// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Tue Dec 13 16:18:04 2022
// Host        : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_enc_clefia_enc_0_0_sim_netlist.v
// Design      : design_enc_clefia_enc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "16'b0000000000000001" *) 
(* ap_ST_fsm_pp0_stage1 = "16'b0000000000000010" *) (* ap_ST_fsm_pp0_stage10 = "16'b0000010000000000" *) (* ap_ST_fsm_pp0_stage11 = "16'b0000100000000000" *) 
(* ap_ST_fsm_pp0_stage12 = "16'b0001000000000000" *) (* ap_ST_fsm_pp0_stage13 = "16'b0010000000000000" *) (* ap_ST_fsm_pp0_stage14 = "16'b0100000000000000" *) 
(* ap_ST_fsm_pp0_stage15 = "16'b1000000000000000" *) (* ap_ST_fsm_pp0_stage2 = "16'b0000000000000100" *) (* ap_ST_fsm_pp0_stage3 = "16'b0000000000001000" *) 
(* ap_ST_fsm_pp0_stage4 = "16'b0000000000010000" *) (* ap_ST_fsm_pp0_stage5 = "16'b0000000000100000" *) (* ap_ST_fsm_pp0_stage6 = "16'b0000000001000000" *) 
(* ap_ST_fsm_pp0_stage7 = "16'b0000000010000000" *) (* ap_ST_fsm_pp0_stage8 = "16'b0000000100000000" *) (* ap_ST_fsm_pp0_stage9 = "16'b0000001000000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce011;
  wire ce16;
  wire ce24;
  wire ce411;
  wire clefia_s0_U_n_100;
  wire clefia_s0_U_n_101;
  wire clefia_s0_U_n_102;
  wire clefia_s0_U_n_111;
  wire clefia_s0_U_n_117;
  wire clefia_s0_U_n_123;
  wire clefia_s0_U_n_124;
  wire clefia_s0_U_n_125;
  wire clefia_s0_U_n_126;
  wire clefia_s0_U_n_127;
  wire clefia_s0_U_n_143;
  wire clefia_s0_U_n_145;
  wire clefia_s0_U_n_146;
  wire clefia_s0_U_n_147;
  wire clefia_s0_U_n_148;
  wire clefia_s0_U_n_149;
  wire clefia_s0_U_n_150;
  wire clefia_s0_U_n_151;
  wire clefia_s0_U_n_152;
  wire clefia_s0_U_n_153;
  wire clefia_s0_U_n_154;
  wire clefia_s0_U_n_155;
  wire clefia_s0_U_n_156;
  wire clefia_s0_U_n_157;
  wire clefia_s0_U_n_158;
  wire clefia_s0_U_n_159;
  wire clefia_s0_U_n_160;
  wire clefia_s0_U_n_161;
  wire clefia_s0_U_n_162;
  wire clefia_s0_U_n_163;
  wire clefia_s0_U_n_164;
  wire clefia_s0_U_n_165;
  wire clefia_s0_U_n_166;
  wire clefia_s0_U_n_167;
  wire clefia_s0_U_n_168;
  wire clefia_s0_U_n_169;
  wire clefia_s0_U_n_170;
  wire clefia_s0_U_n_171;
  wire clefia_s0_U_n_172;
  wire clefia_s0_U_n_173;
  wire clefia_s0_U_n_174;
  wire clefia_s0_U_n_175;
  wire clefia_s0_U_n_176;
  wire clefia_s0_U_n_177;
  wire clefia_s0_U_n_178;
  wire clefia_s0_U_n_179;
  wire clefia_s0_U_n_180;
  wire clefia_s0_U_n_181;
  wire clefia_s0_U_n_182;
  wire clefia_s0_U_n_183;
  wire clefia_s0_U_n_184;
  wire clefia_s0_U_n_249;
  wire clefia_s0_U_n_256;
  wire clefia_s0_U_n_257;
  wire clefia_s0_U_n_258;
  wire clefia_s0_U_n_259;
  wire clefia_s0_U_n_260;
  wire clefia_s0_U_n_261;
  wire clefia_s0_U_n_262;
  wire clefia_s0_U_n_263;
  wire clefia_s0_U_n_264;
  wire clefia_s0_U_n_282;
  wire clefia_s0_U_n_284;
  wire clefia_s0_U_n_285;
  wire clefia_s0_U_n_286;
  wire clefia_s0_U_n_303;
  wire clefia_s0_U_n_304;
  wire clefia_s0_U_n_323;
  wire clefia_s0_U_n_324;
  wire clefia_s0_U_n_345;
  wire clefia_s0_U_n_346;
  wire clefia_s0_U_n_347;
  wire clefia_s0_U_n_348;
  wire clefia_s0_U_n_349;
  wire clefia_s0_U_n_350;
  wire clefia_s0_U_n_351;
  wire clefia_s0_U_n_352;
  wire clefia_s0_U_n_353;
  wire clefia_s0_U_n_383;
  wire clefia_s0_U_n_384;
  wire clefia_s0_U_n_435;
  wire clefia_s0_U_n_438;
  wire clefia_s0_U_n_439;
  wire clefia_s0_U_n_440;
  wire clefia_s0_U_n_441;
  wire clefia_s0_U_n_442;
  wire clefia_s0_U_n_443;
  wire clefia_s0_U_n_444;
  wire clefia_s0_U_n_448;
  wire clefia_s0_U_n_449;
  wire clefia_s0_U_n_450;
  wire clefia_s0_U_n_451;
  wire clefia_s0_U_n_452;
  wire clefia_s0_U_n_453;
  wire clefia_s0_U_n_454;
  wire clefia_s0_U_n_455;
  wire clefia_s0_U_n_456;
  wire clefia_s0_U_n_457;
  wire clefia_s0_U_n_476;
  wire clefia_s0_U_n_477;
  wire clefia_s0_U_n_478;
  wire clefia_s0_U_n_479;
  wire clefia_s0_U_n_498;
  wire clefia_s0_U_n_499;
  wire clefia_s0_U_n_500;
  wire clefia_s0_U_n_501;
  wire clefia_s0_U_n_502;
  wire clefia_s0_U_n_503;
  wire clefia_s0_U_n_511;
  wire clefia_s0_U_n_512;
  wire clefia_s0_U_n_513;
  wire clefia_s0_U_n_514;
  wire clefia_s0_U_n_515;
  wire clefia_s0_U_n_516;
  wire clefia_s0_U_n_517;
  wire clefia_s0_U_n_518;
  wire clefia_s0_U_n_523;
  wire clefia_s0_U_n_524;
  wire clefia_s0_U_n_525;
  wire clefia_s0_U_n_526;
  wire clefia_s0_U_n_527;
  wire clefia_s0_U_n_528;
  wire clefia_s0_U_n_529;
  wire clefia_s0_U_n_530;
  wire clefia_s0_U_n_535;
  wire clefia_s0_U_n_536;
  wire clefia_s0_U_n_537;
  wire clefia_s0_U_n_543;
  wire clefia_s0_U_n_544;
  wire clefia_s0_U_n_545;
  wire clefia_s0_U_n_546;
  wire clefia_s0_U_n_547;
  wire clefia_s0_U_n_548;
  wire clefia_s0_U_n_57;
  wire clefia_s0_U_n_58;
  wire clefia_s0_U_n_59;
  wire clefia_s0_U_n_60;
  wire clefia_s0_U_n_61;
  wire clefia_s0_U_n_62;
  wire clefia_s0_U_n_63;
  wire clefia_s0_U_n_64;
  wire clefia_s0_U_n_65;
  wire clefia_s0_U_n_66;
  wire clefia_s0_U_n_68;
  wire clefia_s0_U_n_69;
  wire clefia_s0_U_n_70;
  wire clefia_s0_U_n_71;
  wire clefia_s0_U_n_72;
  wire clefia_s0_U_n_73;
  wire clefia_s0_U_n_74;
  wire clefia_s0_U_n_75;
  wire clefia_s0_U_n_76;
  wire clefia_s0_U_n_77;
  wire clefia_s0_U_n_78;
  wire clefia_s0_U_n_79;
  wire clefia_s0_U_n_80;
  wire clefia_s0_U_n_81;
  wire clefia_s0_U_n_82;
  wire clefia_s0_U_n_83;
  wire clefia_s0_U_n_84;
  wire clefia_s0_U_n_85;
  wire clefia_s0_U_n_86;
  wire clefia_s0_U_n_90;
  wire clefia_s0_U_n_93;
  wire clefia_s0_U_n_94;
  wire clefia_s0_U_n_95;
  wire clefia_s0_U_n_96;
  wire clefia_s0_U_n_97;
  wire clefia_s0_U_n_98;
  wire clefia_s0_U_n_99;
  wire clefia_s0_address61;
  wire clefia_s0_ce0;
  wire clefia_s0_ce2;
  wire clefia_s0_ce4;
  wire clefia_s0_ce6;
  wire [7:0]clefia_s0_q4;
  wire [7:0]clefia_s0_q5;
  wire [7:0]clefia_s0_q6;
  wire clefia_s1_U_n_100;
  wire clefia_s1_U_n_101;
  wire clefia_s1_U_n_102;
  wire clefia_s1_U_n_103;
  wire clefia_s1_U_n_104;
  wire clefia_s1_U_n_105;
  wire clefia_s1_U_n_106;
  wire clefia_s1_U_n_107;
  wire clefia_s1_U_n_108;
  wire clefia_s1_U_n_109;
  wire clefia_s1_U_n_110;
  wire clefia_s1_U_n_157;
  wire clefia_s1_U_n_202;
  wire clefia_s1_U_n_203;
  wire clefia_s1_U_n_204;
  wire clefia_s1_U_n_205;
  wire clefia_s1_U_n_206;
  wire clefia_s1_U_n_207;
  wire clefia_s1_U_n_208;
  wire clefia_s1_U_n_209;
  wire clefia_s1_U_n_210;
  wire clefia_s1_U_n_211;
  wire clefia_s1_U_n_212;
  wire clefia_s1_U_n_261;
  wire clefia_s1_U_n_262;
  wire clefia_s1_U_n_276;
  wire clefia_s1_U_n_277;
  wire clefia_s1_U_n_278;
  wire clefia_s1_U_n_292;
  wire clefia_s1_U_n_296;
  wire clefia_s1_U_n_297;
  wire clefia_s1_U_n_298;
  wire clefia_s1_U_n_299;
  wire clefia_s1_U_n_300;
  wire clefia_s1_U_n_304;
  wire clefia_s1_U_n_307;
  wire clefia_s1_U_n_308;
  wire clefia_s1_U_n_309;
  wire clefia_s1_U_n_310;
  wire clefia_s1_U_n_311;
  wire clefia_s1_U_n_312;
  wire clefia_s1_U_n_313;
  wire clefia_s1_U_n_314;
  wire clefia_s1_U_n_315;
  wire clefia_s1_U_n_316;
  wire clefia_s1_U_n_317;
  wire clefia_s1_U_n_318;
  wire clefia_s1_U_n_319;
  wire clefia_s1_U_n_320;
  wire clefia_s1_U_n_321;
  wire clefia_s1_U_n_322;
  wire clefia_s1_U_n_329;
  wire clefia_s1_U_n_330;
  wire clefia_s1_U_n_331;
  wire clefia_s1_U_n_332;
  wire clefia_s1_U_n_333;
  wire clefia_s1_U_n_334;
  wire clefia_s1_U_n_335;
  wire clefia_s1_U_n_336;
  wire clefia_s1_U_n_339;
  wire clefia_s1_U_n_367;
  wire clefia_s1_U_n_368;
  wire clefia_s1_U_n_369;
  wire clefia_s1_U_n_370;
  wire clefia_s1_U_n_371;
  wire clefia_s1_U_n_372;
  wire clefia_s1_U_n_373;
  wire clefia_s1_U_n_374;
  wire clefia_s1_U_n_375;
  wire clefia_s1_U_n_376;
  wire clefia_s1_U_n_377;
  wire clefia_s1_U_n_378;
  wire clefia_s1_U_n_379;
  wire clefia_s1_U_n_380;
  wire clefia_s1_U_n_381;
  wire clefia_s1_U_n_382;
  wire clefia_s1_U_n_383;
  wire clefia_s1_U_n_384;
  wire clefia_s1_U_n_385;
  wire clefia_s1_U_n_386;
  wire clefia_s1_U_n_393;
  wire clefia_s1_U_n_394;
  wire clefia_s1_U_n_395;
  wire clefia_s1_U_n_396;
  wire clefia_s1_U_n_397;
  wire clefia_s1_U_n_457;
  wire clefia_s1_U_n_458;
  wire clefia_s1_U_n_459;
  wire clefia_s1_U_n_460;
  wire clefia_s1_U_n_461;
  wire clefia_s1_U_n_462;
  wire clefia_s1_U_n_463;
  wire clefia_s1_U_n_464;
  wire clefia_s1_U_n_473;
  wire clefia_s1_U_n_474;
  wire clefia_s1_U_n_492;
  wire clefia_s1_U_n_493;
  wire clefia_s1_U_n_498;
  wire clefia_s1_U_n_504;
  wire clefia_s1_U_n_505;
  wire clefia_s1_U_n_506;
  wire clefia_s1_U_n_51;
  wire clefia_s1_U_n_512;
  wire clefia_s1_U_n_513;
  wire clefia_s1_U_n_514;
  wire clefia_s1_U_n_515;
  wire clefia_s1_U_n_516;
  wire clefia_s1_U_n_517;
  wire clefia_s1_U_n_522;
  wire clefia_s1_U_n_523;
  wire clefia_s1_U_n_524;
  wire clefia_s1_U_n_527;
  wire clefia_s1_U_n_528;
  wire clefia_s1_U_n_529;
  wire clefia_s1_U_n_530;
  wire clefia_s1_U_n_531;
  wire clefia_s1_U_n_532;
  wire clefia_s1_U_n_533;
  wire clefia_s1_U_n_534;
  wire clefia_s1_U_n_63;
  wire clefia_s1_U_n_64;
  wire clefia_s1_U_n_65;
  wire clefia_s1_U_n_66;
  wire clefia_s1_U_n_67;
  wire clefia_s1_U_n_68;
  wire clefia_s1_U_n_69;
  wire clefia_s1_U_n_70;
  wire clefia_s1_U_n_71;
  wire clefia_s1_U_n_72;
  wire clefia_s1_U_n_73;
  wire clefia_s1_U_n_74;
  wire clefia_s1_U_n_75;
  wire clefia_s1_U_n_76;
  wire clefia_s1_U_n_77;
  wire clefia_s1_U_n_78;
  wire clefia_s1_U_n_87;
  wire clefia_s1_U_n_88;
  wire clefia_s1_U_n_89;
  wire clefia_s1_U_n_90;
  wire clefia_s1_U_n_91;
  wire clefia_s1_U_n_92;
  wire clefia_s1_U_n_93;
  wire clefia_s1_U_n_94;
  wire clefia_s1_U_n_95;
  wire clefia_s1_U_n_96;
  wire clefia_s1_U_n_97;
  wire clefia_s1_U_n_98;
  wire clefia_s1_U_n_99;
  wire clefia_s1_address01;
  wire clefia_s1_address0113_out;
  wire clefia_s1_address0114_out;
  wire clefia_s1_address0115_out;
  wire clefia_s1_address0116_out;
  wire clefia_s1_address0117_out;
  wire clefia_s1_address0119_out;
  wire clefia_s1_address0120_out;
  wire clefia_s1_address0121_out;
  wire clefia_s1_address0122_out;
  wire clefia_s1_address0123_out;
  wire clefia_s1_address21;
  wire clefia_s1_address2110_out;
  wire clefia_s1_address2111_out;
  wire clefia_s1_address2112_out;
  wire clefia_s1_address217_out;
  wire clefia_s1_address218_out;
  wire clefia_s1_address219_out;
  wire clefia_s1_address41;
  wire clefia_s1_address412_out;
  wire clefia_s1_address413_out;
  wire clefia_s1_address414_out;
  wire clefia_s1_address415_out;
  wire clefia_s1_address416_out;
  wire clefia_s1_ce5;
  wire clefia_s1_ce6;
  wire [7:0]clefia_s1_q4;
  wire [7:0]clefia_s1_q5;
  wire [7:0]clefia_s1_q6;
  wire control_s_axi_U_n_0;
  wire control_s_axi_U_n_1;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_102;
  wire control_s_axi_U_n_105;
  wire control_s_axi_U_n_109;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_116;
  wire control_s_axi_U_n_117;
  wire control_s_axi_U_n_118;
  wire control_s_axi_U_n_119;
  wire control_s_axi_U_n_12;
  wire control_s_axi_U_n_120;
  wire control_s_axi_U_n_121;
  wire control_s_axi_U_n_122;
  wire control_s_axi_U_n_124;
  wire control_s_axi_U_n_125;
  wire control_s_axi_U_n_126;
  wire control_s_axi_U_n_127;
  wire control_s_axi_U_n_128;
  wire control_s_axi_U_n_13;
  wire control_s_axi_U_n_14;
  wire control_s_axi_U_n_15;
  wire control_s_axi_U_n_2;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_4;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_9;
  wire control_s_axi_U_n_92;
  wire control_s_axi_U_n_97;
  wire ct_address01;
  wire ct_address0127_out;
  wire ct_address0129_out;
  wire ct_address0130_out;
  wire ct_ce08;
  wire interrupt;
  wire [7:0]or_ln134_100_fu_17680_p3;
  wire [5:2]or_ln134_101_fu_17686_p3;
  wire [7:0]or_ln134_102_fu_17692_p3;
  wire [7:2]or_ln134_107_fu_18817_p3;
  wire [7:0]or_ln134_108_fu_18823_p3;
  wire [5:2]or_ln134_109_fu_18829_p3;
  wire [7:0]or_ln134_10_fu_3985_p3;
  wire [7:0]or_ln134_110_fu_18835_p3;
  wire [7:2]or_ln134_115_fu_19961_p3;
  wire [7:0]or_ln134_116_fu_19967_p3;
  wire [5:2]or_ln134_117_fu_19973_p3;
  wire [7:0]or_ln134_118_fu_19979_p3;
  wire [7:2]or_ln134_11_fu_5671_p3;
  wire [7:0]or_ln134_123_fu_21105_p3;
  wire [7:2]or_ln134_124_fu_21111_p3;
  wire [7:2]or_ln134_125_fu_21117_p3;
  wire [5:2]or_ln134_126_fu_21123_p3;
  wire [7:0]or_ln134_12_reg_32680;
  wire [5:2]or_ln134_131_fu_22550_p3;
  wire [5:2]or_ln134_132_fu_22556_p3;
  wire [7:2]or_ln134_133_fu_22562_p3;
  wire [7:0]or_ln134_134_fu_22568_p3;
  wire [5:2]or_ln134_139_fu_23682_p3;
  wire [5:2]or_ln134_13_fu_5208_p3;
  wire [7:0]or_ln134_140_fu_23688_p3;
  wire [7:2]or_ln134_141_fu_23694_p3;
  wire [7:0]or_ln134_142_fu_23700_p3;
  wire [4:2]or_ln134_143_fu_22726_p3;
  wire [7:0]or_ln134_144_fu_22732_p3;
  wire [7:1]or_ln134_145_fu_22738_p3;
  wire [7:0]or_ln134_146_fu_22744_p3;
  wire [7:0]or_ln134_147_fu_24814_p3;
  wire [7:2]or_ln134_148_fu_24820_p3;
  wire [7:2]or_ln134_149_fu_24826_p3;
  wire [5:2]or_ln134_14_fu_5214_p3;
  wire [5:2]or_ln134_150_fu_24832_p3;
  wire [4:2]or_ln134_151_fu_23858_p3;
  wire [4:2]or_ln134_152_fu_23864_p3;
  wire [7:1]or_ln134_153_fu_23870_p3;
  wire [7:0]or_ln134_154_fu_23876_p3;
  wire [7:2]or_ln134_155_fu_25946_p3;
  wire [7:0]or_ln134_156_fu_25952_p3;
  wire [7:2]or_ln134_157_fu_25958_p3;
  wire [7:0]or_ln134_158_fu_25964_p3;
  wire [7:0]or_ln134_159_fu_24990_p3;
  wire [7:1]or_ln134_160_fu_24996_p3;
  wire [7:1]or_ln134_161_fu_25002_p3;
  wire [4:2]or_ln134_162_fu_25008_p3;
  wire [7:0]or_ln134_163_fu_27078_p3;
  wire [7:2]or_ln134_164_fu_27084_p3;
  wire [7:2]or_ln134_165_fu_27090_p3;
  wire [5:2]or_ln134_166_fu_27096_p3;
  wire [7:2]or_ln134_167_fu_26122_p3;
  wire [7:2]or_ln134_168_fu_26128_p3;
  wire [7:1]or_ln134_169_fu_26134_p3;
  wire [7:1]or_ln134_170_fu_26140_p3;
  wire [7:2]or_ln134_171_fu_28210_p3;
  wire [7:0]or_ln134_172_fu_28216_p3;
  wire [7:2]or_ln134_173_fu_28222_p3;
  wire [7:0]or_ln134_174_fu_28228_p3;
  wire [7:0]or_ln134_175_fu_27254_p3;
  wire [7:1]or_ln134_176_fu_27260_p3;
  wire [7:1]or_ln134_177_fu_27266_p3;
  wire [4:2]or_ln134_178_fu_27272_p3;
  wire [7:0]or_ln134_179_fu_29342_p3;
  wire [7:2]or_ln134_180_fu_29348_p3;
  wire [7:2]or_ln134_181_fu_29354_p3;
  wire [5:2]or_ln134_182_fu_29360_p3;
  wire [7:2]or_ln134_183_fu_28386_p3;
  wire [7:2]or_ln134_184_fu_28392_p3;
  wire [7:1]or_ln134_185_fu_28398_p3;
  wire [7:1]or_ln134_186_fu_28404_p3;
  wire [7:2]or_ln134_187_fu_30475_p3;
  wire [7:2]or_ln134_188_fu_30481_p3;
  wire [7:2]or_ln134_189_fu_30487_p3;
  wire [7:2]or_ln134_190_fu_30493_p3;
  wire [7:0]or_ln134_191_fu_29518_p3;
  wire [7:1]or_ln134_192_fu_29524_p3;
  wire [7:1]or_ln134_193_fu_29530_p3;
  wire [4:2]or_ln134_194_fu_29536_p3;
  wire [7:0]or_ln134_195_fu_31283_p3;
  wire [7:2]or_ln134_196_fu_31289_p3;
  wire [7:2]or_ln134_197_fu_31295_p3;
  wire [5:2]or_ln134_198_fu_31301_p3;
  wire [7:1]or_ln134_199_fu_30651_p3;
  wire [5:2]or_ln134_19_reg_32796;
  wire [7:0]or_ln134_1_fu_3848_p3;
  wire [7:0]or_ln134_1_reg_32487;
  wire [7:1]or_ln134_200_fu_30657_p3;
  wire [7:1]or_ln134_201_fu_30663_p3;
  wire [7:1]or_ln134_202_fu_30669_p3;
  wire [7:0]or_ln134_203_fu_31938_p3;
  wire [7:2]or_ln134_204_fu_31944_p3;
  wire [7:0]or_ln134_205_fu_31950_p3;
  wire [7:2]or_ln134_206_fu_31956_p3;
  wire [5:2]or_ln134_20_reg_32814;
  wire [7:2]or_ln134_21_reg_32826;
  wire [7:0]or_ln134_22_reg_32832;
  wire [7:0]or_ln134_23_reg_32702;
  wire [4:2]or_ln134_24_reg_32713;
  wire [7:0]or_ln134_25_reg_32718;
  wire [7:1]or_ln134_26_reg_32723;
  wire [4:2]or_ln134_27_fu_7115_p3;
  wire [5:2]or_ln134_27_reg_32968;
  wire [5:2]or_ln134_28_reg_32986;
  wire [7:2]or_ln134_29_reg_32998;
  wire [4:2]or_ln134_2_fu_3260_p3;
  wire [7:0]or_ln134_2_reg_32318;
  wire [7:0]or_ln134_30_reg_33004;
  wire [4:2]or_ln134_31_fu_6817_p3;
  wire [7:0]or_ln134_32_fu_6823_p3;
  wire [7:1]or_ln134_33_fu_6829_p3;
  wire [7:0]or_ln134_34_fu_6835_p3;
  wire [5:2]or_ln134_35_fu_8905_p3;
  wire [5:2]or_ln134_36_fu_8911_p3;
  wire [7:2]or_ln134_37_fu_8917_p3;
  wire [7:0]or_ln134_38_fu_8923_p3;
  wire [4:2]or_ln134_39_fu_7949_p3;
  wire [7:0]or_ln134_3_fu_3854_p3;
  wire [7:0]or_ln134_3_reg_32492;
  wire [7:0]or_ln134_40_fu_7955_p3;
  wire [7:1]or_ln134_41_fu_7961_p3;
  wire [7:0]or_ln134_42_fu_7967_p3;
  wire [5:2]or_ln134_43_fu_10037_p3;
  wire [5:2]or_ln134_44_fu_10043_p3;
  wire [7:2]or_ln134_45_fu_10049_p3;
  wire [7:0]or_ln134_46_fu_10055_p3;
  wire [4:2]or_ln134_47_fu_9081_p3;
  wire [7:0]or_ln134_48_fu_9087_p3;
  wire [7:1]or_ln134_49_fu_9093_p3;
  wire [4:2]or_ln134_4_fu_3266_p3;
  wire [7:0]or_ln134_4_reg_32323;
  wire [7:0]or_ln134_50_fu_9099_p3;
  wire [5:2]or_ln134_51_fu_11169_p3;
  wire [5:2]or_ln134_52_fu_11175_p3;
  wire [7:2]or_ln134_53_fu_11181_p3;
  wire [7:0]or_ln134_54_fu_11187_p3;
  wire [4:2]or_ln134_55_fu_10213_p3;
  wire [7:0]or_ln134_56_fu_10219_p3;
  wire [7:1]or_ln134_57_fu_10225_p3;
  wire [7:0]or_ln134_58_fu_10231_p3;
  wire [7:2]or_ln134_59_fu_12295_p3;
  wire [4:2]or_ln134_5_fu_3889_p3;
  wire [7:0]or_ln134_60_fu_12301_p3;
  wire [5:2]or_ln134_61_fu_12307_p3;
  wire [5:2]or_ln134_62_fu_12313_p3;
  wire [4:2]or_ln134_63_fu_11345_p3;
  wire [7:0]or_ln134_64_fu_11351_p3;
  wire [7:1]or_ln134_65_fu_11357_p3;
  wire [7:0]or_ln134_66_fu_11363_p3;
  wire [5:2]or_ln134_67_fu_13427_p3;
  wire [7:2]or_ln134_68_fu_13433_p3;
  wire [7:2]or_ln134_69_fu_13439_p3;
  wire [4:2]or_ln134_6_fu_3471_p3;
  wire [7:0]or_ln134_6_reg_32371;
  wire [7:0]or_ln134_70_fu_13445_p3;
  wire [7:0]or_ln134_71_fu_12471_p3;
  wire [4:2]or_ln134_72_fu_12477_p3;
  wire [7:0]or_ln134_73_fu_12483_p3;
  wire [7:1]or_ln134_74_fu_12489_p3;
  wire [7:2]or_ln134_75_fu_14482_p3;
  wire [7:0]or_ln134_76_fu_14488_p3;
  wire [5:2]or_ln134_77_fu_14494_p3;
  wire [7:0]or_ln134_78_fu_14500_p3;
  wire [4:2]or_ln134_79_fu_13603_p3;
  wire [7:1]or_ln134_80_fu_13609_p3;
  wire [7:1]or_ln134_81_fu_13615_p3;
  wire [7:0]or_ln134_82_fu_13621_p3;
  wire [7:2]or_ln134_83_fu_15386_p3;
  wire [7:0]or_ln134_84_fu_15392_p3;
  wire [5:2]or_ln134_85_fu_15398_p3;
  wire [7:0]or_ln134_86_fu_15404_p3;
  wire [4:2]or_ln134_88_fu_14742_p3;
  wire [7:0]or_ln134_89_fu_14748_p3;
  wire [7:1]or_ln134_8_fu_3979_p3;
  wire [7:1]or_ln134_90_fu_14754_p3;
  wire [7:2]or_ln134_91_fu_16530_p3;
  wire [7:0]or_ln134_92_fu_16536_p3;
  wire [5:2]or_ln134_93_fu_16542_p3;
  wire [7:0]or_ln134_94_fu_16548_p3;
  wire [7:2]or_ln134_99_fu_17674_p3;
  wire [7:0]or_ln134_9_fu_3721_p3;
  wire [7:0]or_ln134_9_reg_32445;
  wire [7:0]or_ln134_s_fu_3727_p3;
  wire [7:0]or_ln134_s_reg_32450;
  wire [7:1]or_ln_fu_3477_p3;
  wire [7:0]or_ln_reg_32376;
  wire p_17_in;
  wire [7:0]p_1_in;
  wire p_40_in;
  wire p_43_in;
  wire p_54_in;
  wire pt_ce01;
  wire pt_ce010;
  wire pt_ce011;
  wire pt_ce012;
  wire pt_ce014;
  wire pt_ce015;
  wire pt_ce01540_out;
  wire pt_ce04;
  wire [7:0]pt_load_10_reg_32252;
  wire [7:0]pt_load_11_reg_32288;
  wire [7:0]pt_load_1_reg_32098;
  wire [7:0]pt_load_2_reg_32129;
  wire [7:0]pt_load_3_reg_32160;
  wire [7:0]pt_load_8_reg_32191;
  wire [7:0]pt_load_9_reg_32222;
  wire [7:0]pt_load_reg_32083;
  wire [7:0]pt_load_reg_32083_pp0_iter1_reg;
  wire [7:0]pt_q0;
  wire [7:0]q0_reg;
  wire [7:0]q0_reg_3;
  wire [7:0]q1_reg;
  wire [7:0]q1_reg_0;
  wire [7:0]q2_reg;
  wire [7:0]q2_reg_2;
  wire [7:0]q3_reg;
  wire [7:0]q3_reg_1;
  wire [7:0]reg_2388;
  wire reg_23880;
  wire [7:0]reg_2392;
  wire reg_23921;
  wire reg_2392133_out;
  wire [7:0]reg_2398;
  wire reg_23981;
  wire reg_2398124_out;
  wire reg_2398132_out;
  wire [7:0]reg_2405;
  wire reg_24051;
  wire reg_2405121_out;
  wire reg_24052;
  wire [7:0]reg_2412;
  wire reg_24121;
  wire reg_2412120_out;
  wire reg_24124;
  wire reg_2419;
  wire reg_24191;
  wire reg_2419119_out;
  wire \reg_2419_reg_n_0_[0] ;
  wire \reg_2419_reg_n_0_[1] ;
  wire \reg_2419_reg_n_0_[2] ;
  wire \reg_2419_reg_n_0_[3] ;
  wire \reg_2419_reg_n_0_[4] ;
  wire \reg_2419_reg_n_0_[5] ;
  wire \reg_2419_reg_n_0_[6] ;
  wire \reg_2419_reg_n_0_[7] ;
  wire reg_2427;
  wire reg_24271;
  wire reg_2427118_out;
  wire \reg_2427_reg_n_0_[0] ;
  wire \reg_2427_reg_n_0_[1] ;
  wire \reg_2427_reg_n_0_[2] ;
  wire \reg_2427_reg_n_0_[3] ;
  wire \reg_2427_reg_n_0_[4] ;
  wire \reg_2427_reg_n_0_[5] ;
  wire \reg_2427_reg_n_0_[6] ;
  wire \reg_2427_reg_n_0_[7] ;
  wire reg_2435;
  wire reg_24351;
  wire reg_2435114_out;
  wire reg_2435115_out;
  wire reg_24352;
  wire reg_24353;
  wire \reg_2435[7]_i_4_n_0 ;
  wire \reg_2435_reg_n_0_[0] ;
  wire \reg_2435_reg_n_0_[1] ;
  wire \reg_2435_reg_n_0_[2] ;
  wire \reg_2435_reg_n_0_[3] ;
  wire \reg_2435_reg_n_0_[4] ;
  wire \reg_2435_reg_n_0_[5] ;
  wire \reg_2435_reg_n_0_[6] ;
  wire \reg_2435_reg_n_0_[7] ;
  wire [7:0]reg_2444;
  wire \reg_2444[7]_i_10_n_0 ;
  wire \reg_2444[7]_i_1_n_0 ;
  wire reg_24521;
  wire \reg_2452[7]_i_1_n_0 ;
  wire \reg_2452_reg_n_0_[0] ;
  wire \reg_2452_reg_n_0_[1] ;
  wire \reg_2452_reg_n_0_[2] ;
  wire \reg_2452_reg_n_0_[3] ;
  wire \reg_2452_reg_n_0_[4] ;
  wire \reg_2452_reg_n_0_[5] ;
  wire \reg_2452_reg_n_0_[6] ;
  wire \reg_2452_reg_n_0_[7] ;
  wire reg_2459;
  wire reg_24590;
  wire reg_24591;
  wire reg_2459112_out;
  wire \reg_2459[7]_i_7_n_0 ;
  wire \reg_2459_reg_n_0_[0] ;
  wire \reg_2459_reg_n_0_[1] ;
  wire \reg_2459_reg_n_0_[2] ;
  wire \reg_2459_reg_n_0_[3] ;
  wire \reg_2459_reg_n_0_[4] ;
  wire \reg_2459_reg_n_0_[5] ;
  wire \reg_2459_reg_n_0_[6] ;
  wire \reg_2459_reg_n_0_[7] ;
  wire [7:0]reg_2468;
  wire reg_24681;
  wire reg_246817_out;
  wire \reg_2468[7]_i_1_n_0 ;
  wire reg_24761;
  wire \reg_2476[7]_i_1_n_0 ;
  wire \reg_2476_reg_n_0_[0] ;
  wire \reg_2476_reg_n_0_[1] ;
  wire \reg_2476_reg_n_0_[2] ;
  wire \reg_2476_reg_n_0_[3] ;
  wire \reg_2476_reg_n_0_[4] ;
  wire \reg_2476_reg_n_0_[5] ;
  wire \reg_2476_reg_n_0_[6] ;
  wire \reg_2476_reg_n_0_[7] ;
  wire [7:0]reg_2483;
  wire reg_24831;
  wire \reg_2483[7]_i_1_n_0 ;
  wire [7:0]reg_2489;
  wire reg_24891;
  wire \reg_2489[7]_i_1_n_0 ;
  wire [7:0]reg_2495;
  wire reg_24951;
  wire \reg_2495[7]_i_1_n_0 ;
  wire [7:0]reg_2500;
  wire \reg_2500[7]_i_1_n_0 ;
  wire [7:0]reg_2505;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]x_74_reg_33668;
  wire [7:0]x_assign_100_reg_33886;
  wire [3:0]x_assign_102_reg_33902;
  wire [7:0]x_assign_103_reg_33908;
  wire [4:2]x_assign_104_fu_12887_p3;
  wire [7:0]x_assign_105_reg_33924;
  wire [7:1]x_assign_108_reg_33762;
  wire [3:1]x_assign_109_reg_33768;
  wire [7:0]x_assign_110_reg_33784;
  wire [3:1]x_assign_111_reg_33800;
  wire [7:0]x_assign_112_reg_34070;
  wire [3:0]x_assign_114_reg_34086;
  wire [3:0]x_assign_115_reg_34092;
  wire [7:0]x_assign_117_reg_34108;
  wire [4:2]x_assign_119_fu_14202_p3;
  wire [3:1]x_assign_120_reg_33950;
  wire [7:0]x_assign_121_reg_33956;
  wire [7:1]x_assign_122_reg_33972;
  wire [7:1]x_assign_123_reg_33988;
  wire [7:0]x_assign_124_reg_34231;
  wire [3:0]x_assign_126_reg_34247;
  wire [3:0]x_assign_127_reg_34253;
  wire [7:0]x_assign_129_reg_34269;
  wire [3:1]x_assign_12_reg_32424;
  wire [7:1]x_assign_132_reg_34139;
  wire [7:0]x_assign_134_reg_34145;
  wire [3:1]x_assign_135_reg_34161;
  wire [7:0]x_assign_136_reg_34359;
  wire [3:0]x_assign_138_reg_34375;
  wire [3:0]x_assign_139_reg_34381;
  wire [7:0]x_assign_13_reg_32466;
  wire [7:0]x_assign_141_reg_34397;
  wire [7:0]x_assign_148_reg_34492;
  wire [3:0]x_assign_150_reg_34508;
  wire [3:0]x_assign_151_reg_34514;
  wire [7:0]x_assign_153_reg_34530;
  wire [7:1]x_assign_15_reg_32392;
  wire [7:0]x_assign_160_reg_34620;
  wire [3:0]x_assign_162_reg_34636;
  wire [3:0]x_assign_163_reg_34642;
  wire [7:0]x_assign_165_reg_34658;
  wire [7:0]x_assign_16_reg_32594;
  wire [7:0]x_assign_172_reg_34748;
  wire [3:0]x_assign_174_reg_34764;
  wire [3:0]x_assign_175_reg_34770;
  wire [7:0]x_assign_177_reg_34786;
  wire [3:0]x_assign_184_reg_34876;
  wire [7:0]x_assign_186_reg_34892;
  wire [7:0]x_assign_187_reg_34898;
  wire [7:0]x_assign_189_reg_34914;
  wire [7:0]x_assign_18_reg_32639;
  wire [7:0]x_assign_196_reg_35055;
  wire [3:0]x_assign_198_reg_35071;
  wire [7:0]x_assign_199_reg_35077;
  wire [3:0]x_assign_19_reg_32675;
  wire [7:0]x_assign_1_reg_32201;
  wire [7:0]x_assign_201_reg_35019;
  wire [7:0]x_assign_208_reg_35227;
  wire [3:0]x_assign_210_reg_35243;
  wire [3:0]x_assign_211_reg_35249;
  wire [7:0]x_assign_213_reg_35265;
  wire [3:1]x_assign_216_reg_35103;
  wire [7:0]x_assign_217_reg_35109;
  wire [3:1]x_assign_218_reg_35125;
  wire [7:1]x_assign_219_reg_35141;
  wire [7:0]x_assign_21_reg_32548;
  wire [3:0]x_assign_220_reg_35415;
  wire [7:0]x_assign_222_reg_35431;
  wire [7:0]x_assign_223_reg_35437;
  wire [7:0]x_assign_225_reg_35453;
  wire [3:1]x_assign_228_reg_35291;
  wire [7:0]x_assign_229_reg_35297;
  wire [7:0]x_assign_230_reg_35313;
  wire [7:1]x_assign_231_reg_35329;
  wire [7:0]x_assign_232_reg_35603;
  wire [7:0]x_assign_234_reg_35619;
  wire [7:0]x_assign_235_reg_35625;
  wire [7:0]x_assign_237_reg_35641;
  wire [7:0]x_assign_240_reg_35479;
  wire [3:1]x_assign_241_reg_35485;
  wire [7:1]x_assign_242_reg_35501;
  wire [7:1]x_assign_243_reg_35517;
  wire [3:0]x_assign_244_reg_35791;
  wire [7:0]x_assign_246_reg_35807;
  wire [7:0]x_assign_247_reg_35813;
  wire [7:0]x_assign_249_reg_35829;
  wire [7:1]x_assign_252_reg_35667;
  wire [7:0]x_assign_253_reg_35673;
  wire [7:0]x_assign_254_reg_35689;
  wire [7:1]x_assign_255_reg_35705;
  wire [7:0]x_assign_256_reg_35979;
  wire [7:0]x_assign_258_reg_35995;
  wire [7:0]x_assign_259_reg_36001;
  wire [7:0]x_assign_261_reg_36017;
  wire [7:0]x_assign_264_reg_35855;
  wire [3:1]x_assign_265_reg_35861;
  wire [7:1]x_assign_266_reg_35877;
  wire [7:1]x_assign_267_reg_35893;
  wire [3:0]x_assign_268_reg_36167;
  wire [7:0]x_assign_270_reg_36183;
  wire [7:0]x_assign_271_reg_36189;
  wire [7:0]x_assign_273_reg_36205;
  wire [7:1]x_assign_276_reg_36043;
  wire [7:0]x_assign_277_reg_36049;
  wire [7:0]x_assign_278_reg_36065;
  wire [7:1]x_assign_279_reg_36081;
  wire [7:0]x_assign_280_reg_36350;
  wire [7:0]x_assign_282_reg_36366;
  wire [7:0]x_assign_283_reg_36372;
  wire [7:0]x_assign_285_reg_36388;
  wire [7:0]x_assign_288_reg_36231;
  wire [3:1]x_assign_289_reg_36237;
  wire [7:0]x_assign_28_reg_32790;
  wire [7:1]x_assign_290_reg_36253;
  wire [7:1]x_assign_291_reg_36269;
  wire [3:0]x_assign_292_reg_36518;
  wire [7:0]x_assign_294_reg_36534;
  wire [7:0]x_assign_295_reg_36540;
  wire [7:0]x_assign_297_reg_36556;
  wire [7:0]x_assign_2_reg_32113;
  wire [7:1]x_assign_300_reg_36414;
  wire [4:2]x_assign_301_fu_30247_p3;
  wire [7:1]x_assign_301_reg_36420;
  wire [4:2]x_assign_302_fu_30323_p3;
  wire [7:1]x_assign_302_reg_36436;
  wire [7:1]x_assign_303_reg_36452;
  wire [7:0]x_assign_306_reg_36627;
  wire [7:0]x_assign_307_reg_36633;
  wire [3:0]x_assign_30_reg_32802;
  wire [4:2]x_assign_311_fu_31890_p3;
  wire [7:0]x_assign_31_reg_32808;
  wire [7:0]x_assign_33_reg_32820;
  wire [7:1]x_assign_36_reg_32696;
  wire [7:0]x_assign_38_reg_32707;
  wire [7:0]x_assign_40_reg_32962;
  wire [3:0]x_assign_42_reg_32974;
  wire [7:0]x_assign_43_reg_32980;
  wire [7:0]x_assign_45_reg_32992;
  wire [4:2]x_assign_48_fu_6403_p3;
  wire [3:1]x_assign_48_reg_32838;
  wire [4:2]x_assign_49_fu_6445_p3;
  wire [7:0]x_assign_49_reg_32844;
  wire [4:2]x_assign_4_fu_3084_p3;
  wire [4:2]x_assign_50_fu_6521_p3;
  wire [3:1]x_assign_50_reg_32860;
  wire [7:1]x_assign_51_reg_32876;
  wire [7:0]x_assign_52_reg_33134;
  wire [3:0]x_assign_54_reg_33150;
  wire [7:0]x_assign_55_reg_33156;
  wire [7:0]x_assign_57_reg_33172;
  wire [3:0]x_assign_5_reg_32298;
  wire [3:1]x_assign_60_reg_33010;
  wire [7:0]x_assign_61_reg_33016;
  wire [3:1]x_assign_62_reg_33032;
  wire [7:1]x_assign_63_reg_33048;
  wire [7:0]x_assign_64_reg_33322;
  wire [3:0]x_assign_66_reg_33338;
  wire [7:0]x_assign_67_reg_33344;
  wire [7:0]x_assign_69_reg_33360;
  wire [7:0]x_assign_6_reg_32175;
  wire [3:1]x_assign_72_reg_33198;
  wire [7:0]x_assign_73_reg_33204;
  wire [3:1]x_assign_74_reg_33220;
  wire [7:1]x_assign_75_reg_33236;
  wire [7:0]x_assign_76_reg_33510;
  wire [3:0]x_assign_78_reg_33526;
  wire [7:0]x_assign_79_reg_33532;
  wire [7:0]x_assign_81_reg_33548;
  wire [3:1]x_assign_84_reg_33386;
  wire [7:0]x_assign_85_reg_33392;
  wire [3:1]x_assign_86_reg_33408;
  wire [7:1]x_assign_87_reg_33424;
  wire [7:0]x_assign_88_reg_33698;
  wire [7:0]x_assign_90_reg_33714;
  wire [3:0]x_assign_91_reg_33720;
  wire [7:0]x_assign_93_reg_33736;
  wire [3:1]x_assign_96_reg_33574;
  wire [7:0]x_assign_97_reg_33580;
  wire [3:1]x_assign_98_reg_33596;
  wire [7:1]x_assign_99_reg_33612;
  wire [3:0]x_assign_9_reg_32237;
  wire [7:1]x_assign_s_reg_32144;
  wire [7:0]xor_ln124_108_fu_9127_p2;
  wire [7:0]xor_ln124_108_reg_33282;
  wire \xor_ln124_108_reg_33282[0]_i_2_n_0 ;
  wire \xor_ln124_108_reg_33282[1]_i_2_n_0 ;
  wire \xor_ln124_108_reg_33282[2]_i_2_n_0 ;
  wire \xor_ln124_108_reg_33282[3]_i_2_n_0 ;
  wire \xor_ln124_108_reg_33282[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_109_fu_9155_p2;
  wire [7:0]xor_ln124_109_reg_33287;
  wire \xor_ln124_109_reg_33287[1]_i_2_n_0 ;
  wire \xor_ln124_109_reg_33287[2]_i_2_n_0 ;
  wire \xor_ln124_109_reg_33287[3]_i_2_n_0 ;
  wire \xor_ln124_109_reg_33287[4]_i_2_n_0 ;
  wire \xor_ln124_109_reg_33287[5]_i_2_n_0 ;
  wire \xor_ln124_109_reg_33287[6]_i_2_n_0 ;
  wire \xor_ln124_109_reg_33287[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_110_fu_9183_p2;
  wire [7:0]xor_ln124_110_reg_33292;
  wire \xor_ln124_110_reg_33292[5]_i_2_n_0 ;
  wire \xor_ln124_110_reg_33292[6]_i_2_n_0 ;
  wire \xor_ln124_110_reg_33292[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_111_fu_9211_p2;
  wire [7:0]xor_ln124_111_reg_33297;
  wire \xor_ln124_111_reg_33297[1]_i_2_n_0 ;
  wire \xor_ln124_111_reg_33297[2]_i_2_n_0 ;
  wire \xor_ln124_111_reg_33297[4]_i_2_n_0 ;
  wire \xor_ln124_111_reg_33297[5]_i_2_n_0 ;
  wire \xor_ln124_111_reg_33297[6]_i_2_n_0 ;
  wire \xor_ln124_111_reg_33297[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_11_fu_3455_p2;
  wire [7:0]xor_ln124_11_reg_32355;
  wire [7:0]xor_ln124_1219_fu_31932_p2;
  wire [7:0]xor_ln124_1219_reg_36669;
  wire [7:0]xor_ln124_124_fu_10259_p2;
  wire [7:0]xor_ln124_124_reg_33470;
  wire \xor_ln124_124_reg_33470[3]_i_2_n_0 ;
  wire \xor_ln124_124_reg_33470[4]_i_2_n_0 ;
  wire \xor_ln124_124_reg_33470[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_125_fu_10287_p2;
  wire [7:0]xor_ln124_125_reg_33475;
  wire \xor_ln124_125_reg_33475[0]_i_2_n_0 ;
  wire \xor_ln124_125_reg_33475[1]_i_2_n_0 ;
  wire \xor_ln124_125_reg_33475[3]_i_2_n_0 ;
  wire \xor_ln124_125_reg_33475[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_126_fu_10315_p2;
  wire [7:0]xor_ln124_126_reg_33480;
  wire \xor_ln124_126_reg_33480[1]_i_2_n_0 ;
  wire \xor_ln124_126_reg_33480[2]_i_2_n_0 ;
  wire \xor_ln124_126_reg_33480[3]_i_2_n_0 ;
  wire \xor_ln124_126_reg_33480[4]_i_2_n_0 ;
  wire \xor_ln124_126_reg_33480[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_127_fu_10343_p2;
  wire [7:0]xor_ln124_127_reg_33485;
  wire \xor_ln124_127_reg_33485[2]_i_2_n_0 ;
  wire \xor_ln124_127_reg_33485[4]_i_2_n_0 ;
  wire \xor_ln124_127_reg_33485[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_140_fu_11391_p2;
  wire [7:0]xor_ln124_140_reg_33658;
  wire \xor_ln124_140_reg_33658[0]_i_2_n_0 ;
  wire \xor_ln124_140_reg_33658[1]_i_2_n_0 ;
  wire \xor_ln124_140_reg_33658[2]_i_2_n_0 ;
  wire \xor_ln124_140_reg_33658[3]_i_2_n_0 ;
  wire \xor_ln124_140_reg_33658[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_141_fu_11419_p2;
  wire [7:0]xor_ln124_141_reg_33663;
  wire \xor_ln124_141_reg_33663[0]_i_2_n_0 ;
  wire \xor_ln124_141_reg_33663[4]_i_2_n_0 ;
  wire \xor_ln124_141_reg_33663[5]_i_2_n_0 ;
  wire \xor_ln124_141_reg_33663[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_143_fu_11475_p2;
  wire [7:0]xor_ln124_143_reg_33673;
  wire \xor_ln124_143_reg_33673[0]_i_2_n_0 ;
  wire \xor_ln124_143_reg_33673[2]_i_2_n_0 ;
  wire \xor_ln124_143_reg_33673[3]_i_2_n_0 ;
  wire \xor_ln124_143_reg_33673[6]_i_2_n_0 ;
  wire \xor_ln124_143_reg_33673[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_14_fu_3511_p2;
  wire [7:0]xor_ln124_14_reg_32381;
  wire [7:0]xor_ln124_155_fu_12517_p2;
  wire [7:0]xor_ln124_155_reg_33846;
  wire \xor_ln124_155_reg_33846[1]_i_2_n_0 ;
  wire \xor_ln124_155_reg_33846[3]_i_2_n_0 ;
  wire \xor_ln124_155_reg_33846[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_156_fu_12545_p2;
  wire [7:0]xor_ln124_156_reg_33851;
  wire \xor_ln124_156_reg_33851[0]_i_2_n_0 ;
  wire \xor_ln124_156_reg_33851[1]_i_2_n_0 ;
  wire \xor_ln124_156_reg_33851[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_157_fu_12573_p2;
  wire [7:0]xor_ln124_157_reg_33856;
  wire \xor_ln124_157_reg_33856[0]_i_2_n_0 ;
  wire \xor_ln124_157_reg_33856[1]_i_2_n_0 ;
  wire \xor_ln124_157_reg_33856[3]_i_2_n_0 ;
  wire \xor_ln124_157_reg_33856[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_158_fu_12601_p2;
  wire [7:0]xor_ln124_158_reg_33861;
  wire \xor_ln124_158_reg_33861[1]_i_2_n_0 ;
  wire \xor_ln124_158_reg_33861[2]_i_2_n_0 ;
  wire \xor_ln124_158_reg_33861[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_15_fu_3629_p2;
  wire [7:0]xor_ln124_15_reg_32413;
  wire [3:3]xor_ln124_163_fu_14527_p2;
  wire [7:0]xor_ln124_171_fu_13649_p2;
  wire [7:0]xor_ln124_171_reg_34034;
  wire \xor_ln124_171_reg_34034[0]_i_2_n_0 ;
  wire \xor_ln124_171_reg_34034[2]_i_2_n_0 ;
  wire \xor_ln124_171_reg_34034[3]_i_2_n_0 ;
  wire \xor_ln124_171_reg_34034[5]_i_2_n_0 ;
  wire \xor_ln124_171_reg_34034[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_172_fu_13677_p2;
  wire [7:0]xor_ln124_172_reg_34039;
  wire \xor_ln124_172_reg_34039[0]_i_2_n_0 ;
  wire \xor_ln124_172_reg_34039[1]_i_2_n_0 ;
  wire \xor_ln124_172_reg_34039[3]_i_2_n_0 ;
  wire \xor_ln124_172_reg_34039[4]_i_2_n_0 ;
  wire \xor_ln124_172_reg_34039[5]_i_2_n_0 ;
  wire \xor_ln124_172_reg_34039[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_173_fu_13705_p2;
  wire [7:0]xor_ln124_173_reg_34044;
  wire \xor_ln124_173_reg_34044[0]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34044[1]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34044[2]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34044[3]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34044[4]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34044[5]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34044[6]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34044[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_174_fu_13733_p2;
  wire [7:0]xor_ln124_174_reg_34050;
  wire \xor_ln124_174_reg_34050[3]_i_2_n_0 ;
  wire \xor_ln124_174_reg_34050[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_187_fu_14782_p2;
  wire [7:0]xor_ln124_187_reg_34207;
  wire \xor_ln124_187_reg_34207[2]_i_2_n_0 ;
  wire \xor_ln124_187_reg_34207[2]_i_3_n_0 ;
  wire \xor_ln124_187_reg_34207[5]_i_2_n_0 ;
  wire \xor_ln124_187_reg_34207[5]_i_3_n_0 ;
  wire [7:0]xor_ln124_188_fu_14811_p2;
  wire [7:0]xor_ln124_188_reg_34213;
  wire \xor_ln124_188_reg_34213[3]_i_2_n_0 ;
  wire \xor_ln124_188_reg_34213[4]_i_2_n_0 ;
  wire \xor_ln124_188_reg_34213[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_189_fu_14839_p2;
  wire [7:0]xor_ln124_189_reg_34219;
  wire [7:0]xor_ln124_190_fu_14868_p2;
  wire [7:0]xor_ln124_190_reg_34225;
  wire \xor_ln124_190_reg_34225[2]_i_2_n_0 ;
  wire \xor_ln124_190_reg_34225[3]_i_2_n_0 ;
  wire \xor_ln124_190_reg_34225[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_203_fu_15922_p2;
  wire [7:0]xor_ln124_203_reg_34335;
  wire [7:0]xor_ln124_204_fu_15952_p2;
  wire [7:0]xor_ln124_204_reg_34341;
  wire [7:0]xor_ln124_205_fu_15982_p2;
  wire [7:0]xor_ln124_205_reg_34347;
  wire [7:0]xor_ln124_206_fu_16012_p2;
  wire [7:0]xor_ln124_206_reg_34353;
  wire \xor_ln124_206_reg_34353[0]_i_2_n_0 ;
  wire \xor_ln124_206_reg_34353[0]_i_3_n_0 ;
  wire \xor_ln124_206_reg_34353[1]_i_2_n_0 ;
  wire \xor_ln124_206_reg_34353[1]_i_3_n_0 ;
  wire \xor_ln124_206_reg_34353[6]_i_2_n_0 ;
  wire \xor_ln124_206_reg_34353[6]_i_3_n_0 ;
  wire \xor_ln124_206_reg_34353[7]_i_2_n_0 ;
  wire \xor_ln124_206_reg_34353[7]_i_3_n_0 ;
  wire [7:0]xor_ln124_20_fu_3756_p2;
  wire [7:0]xor_ln124_20_reg_32455;
  wire [7:0]xor_ln124_219_fu_17066_p2;
  wire [7:0]xor_ln124_219_reg_34463;
  wire [7:0]xor_ln124_21_fu_3883_p2;
  wire [7:0]xor_ln124_21_reg_32497;
  wire [7:0]xor_ln124_220_fu_17096_p2;
  wire [7:0]xor_ln124_220_reg_34469;
  wire [7:0]xor_ln124_221_fu_17126_p2;
  wire [7:0]xor_ln124_221_reg_34475;
  wire [7:0]xor_ln124_222_fu_17156_p2;
  wire [7:0]xor_ln124_222_reg_34481;
  wire \xor_ln124_222_reg_34481[0]_i_2_n_0 ;
  wire \xor_ln124_222_reg_34481[0]_i_3_n_0 ;
  wire \xor_ln124_222_reg_34481[1]_i_2_n_0 ;
  wire \xor_ln124_222_reg_34481[1]_i_3_n_0 ;
  wire \xor_ln124_222_reg_34481[6]_i_2_n_0 ;
  wire \xor_ln124_222_reg_34481[6]_i_3_n_0 ;
  wire \xor_ln124_222_reg_34481[7]_i_2_n_0 ;
  wire \xor_ln124_222_reg_34481[7]_i_3_n_0 ;
  wire [7:0]xor_ln124_22_fu_4132_p2;
  wire [7:0]xor_ln124_22_reg_32537;
  wire [7:0]xor_ln124_235_fu_18209_p2;
  wire [7:0]xor_ln124_235_reg_34596;
  wire [7:0]xor_ln124_236_fu_18239_p2;
  wire [7:0]xor_ln124_236_reg_34602;
  wire [7:0]xor_ln124_237_fu_18269_p2;
  wire [7:0]xor_ln124_237_reg_34608;
  wire [7:0]xor_ln124_238_fu_18299_p2;
  wire [7:0]xor_ln124_238_reg_34614;
  wire \xor_ln124_238_reg_34614[0]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34614[0]_i_3_n_0 ;
  wire \xor_ln124_238_reg_34614[1]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34614[1]_i_3_n_0 ;
  wire \xor_ln124_238_reg_34614[6]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34614[6]_i_3_n_0 ;
  wire \xor_ln124_238_reg_34614[7]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34614[7]_i_3_n_0 ;
  wire [7:0]xor_ln124_23_fu_4327_p2;
  wire [7:0]xor_ln124_23_reg_32584;
  wire [7:0]xor_ln124_251_fu_19353_p2;
  wire [7:0]xor_ln124_251_reg_34724;
  wire [7:0]xor_ln124_252_fu_19383_p2;
  wire [7:0]xor_ln124_252_reg_34730;
  wire [7:0]xor_ln124_253_fu_19413_p2;
  wire [7:0]xor_ln124_253_reg_34736;
  wire [7:0]xor_ln124_254_fu_19443_p2;
  wire [7:0]xor_ln124_254_reg_34742;
  wire \xor_ln124_254_reg_34742[0]_i_2_n_0 ;
  wire \xor_ln124_254_reg_34742[0]_i_3_n_0 ;
  wire \xor_ln124_254_reg_34742[1]_i_2_n_0 ;
  wire \xor_ln124_254_reg_34742[1]_i_3_n_0 ;
  wire \xor_ln124_254_reg_34742[6]_i_2_n_0 ;
  wire \xor_ln124_254_reg_34742[6]_i_3_n_0 ;
  wire \xor_ln124_254_reg_34742[7]_i_2_n_0 ;
  wire \xor_ln124_254_reg_34742[7]_i_3_n_0 ;
  wire [7:0]xor_ln124_260_fu_21177_p2;
  wire [7:0]xor_ln124_260_reg_34960;
  wire [7:0]xor_ln124_261_fu_21204_p2;
  wire [7:0]xor_ln124_261_reg_34965;
  wire [7:0]xor_ln124_262_fu_21231_p2;
  wire [7:0]xor_ln124_262_reg_34970;
  wire [7:0]xor_ln124_267_fu_20497_p2;
  wire [7:0]xor_ln124_267_reg_34852;
  wire [7:0]xor_ln124_268_fu_20527_p2;
  wire [7:0]xor_ln124_268_reg_34858;
  wire [7:0]xor_ln124_269_fu_20557_p2;
  wire [7:0]xor_ln124_269_reg_34864;
  wire [7:0]xor_ln124_270_fu_20587_p2;
  wire [7:0]xor_ln124_270_reg_34870;
  wire \xor_ln124_270_reg_34870[0]_i_2_n_0 ;
  wire \xor_ln124_270_reg_34870[0]_i_3_n_0 ;
  wire \xor_ln124_270_reg_34870[1]_i_2_n_0 ;
  wire \xor_ln124_270_reg_34870[1]_i_3_n_0 ;
  wire \xor_ln124_270_reg_34870[6]_i_2_n_0 ;
  wire \xor_ln124_270_reg_34870[6]_i_3_n_0 ;
  wire \xor_ln124_270_reg_34870[7]_i_2_n_0 ;
  wire \xor_ln124_270_reg_34870[7]_i_3_n_0 ;
  wire [7:0]xor_ln124_283_fu_21608_p2;
  wire [7:0]xor_ln124_283_reg_34980;
  wire [7:0]xor_ln124_284_fu_21638_p2;
  wire [7:0]xor_ln124_284_reg_34986;
  wire [7:0]xor_ln124_285_fu_21668_p2;
  wire [7:0]xor_ln124_285_reg_34992;
  wire [7:0]xor_ln124_286_fu_21698_p2;
  wire [7:0]xor_ln124_286_reg_34998;
  wire \xor_ln124_286_reg_34998[0]_i_2_n_0 ;
  wire \xor_ln124_286_reg_34998[0]_i_4_n_0 ;
  wire \xor_ln124_286_reg_34998[1]_i_2_n_0 ;
  wire \xor_ln124_286_reg_34998[1]_i_4_n_0 ;
  wire \xor_ln124_286_reg_34998[6]_i_2_n_0 ;
  wire \xor_ln124_286_reg_34998[6]_i_4_n_0 ;
  wire \xor_ln124_286_reg_34998[7]_i_2_n_0 ;
  wire \xor_ln124_286_reg_34998[7]_i_4_n_0 ;
  wire [7:0]xor_ln124_28_fu_4013_p2;
  wire [7:0]xor_ln124_28_reg_32503;
  wire [7:0]xor_ln124_299_fu_22772_p2;
  wire [7:0]xor_ln124_299_reg_35187;
  wire \xor_ln124_299_reg_35187[1]_i_2_n_0 ;
  wire \xor_ln124_299_reg_35187[2]_i_2_n_0 ;
  wire \xor_ln124_299_reg_35187[3]_i_2_n_0 ;
  wire \xor_ln124_299_reg_35187[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_29_fu_4040_p2;
  wire [7:0]xor_ln124_29_reg_32509;
  wire \xor_ln124_29_reg_32509[2]_i_2_n_0 ;
  wire \xor_ln124_29_reg_32509[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_300_fu_22800_p2;
  wire [7:0]xor_ln124_300_reg_35192;
  wire \xor_ln124_300_reg_35192[0]_i_2_n_0 ;
  wire \xor_ln124_300_reg_35192[4]_i_2_n_0 ;
  wire \xor_ln124_300_reg_35192[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_301_fu_22828_p2;
  wire [7:0]xor_ln124_301_reg_35197;
  wire \xor_ln124_301_reg_35197[0]_i_2_n_0 ;
  wire \xor_ln124_301_reg_35197[1]_i_2_n_0 ;
  wire \xor_ln124_301_reg_35197[2]_i_2_n_0 ;
  wire \xor_ln124_301_reg_35197[3]_i_2_n_0 ;
  wire \xor_ln124_301_reg_35197[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_302_fu_22856_p2;
  wire [7:0]xor_ln124_302_reg_35202;
  wire \xor_ln124_302_reg_35202[0]_i_2_n_0 ;
  wire \xor_ln124_302_reg_35202[1]_i_2_n_0 ;
  wire \xor_ln124_302_reg_35202[2]_i_2_n_0 ;
  wire \xor_ln124_302_reg_35202[3]_i_2_n_0 ;
  wire \xor_ln124_302_reg_35202[5]_i_2_n_0 ;
  wire \xor_ln124_302_reg_35202[6]_i_2_n_0 ;
  wire \xor_ln124_302_reg_35202[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_30_fu_4068_p2;
  wire [7:0]xor_ln124_30_reg_32515;
  wire \xor_ln124_30_reg_32515[2]_i_2_n_0 ;
  wire \xor_ln124_30_reg_32515[3]_i_2_n_0 ;
  wire \xor_ln124_30_reg_32515[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_315_fu_23904_p2;
  wire [7:0]xor_ln124_315_reg_35375;
  wire \xor_ln124_315_reg_35375[2]_i_2_n_0 ;
  wire \xor_ln124_315_reg_35375[3]_i_2_n_0 ;
  wire \xor_ln124_315_reg_35375[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_316_fu_23932_p2;
  wire [7:0]xor_ln124_316_reg_35380;
  wire \xor_ln124_316_reg_35380[1]_i_2_n_0 ;
  wire \xor_ln124_316_reg_35380[2]_i_2_n_0 ;
  wire \xor_ln124_316_reg_35380[5]_i_2_n_0 ;
  wire \xor_ln124_316_reg_35380[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_317_fu_23960_p2;
  wire [7:0]xor_ln124_317_reg_35385;
  wire \xor_ln124_317_reg_35385[1]_i_2_n_0 ;
  wire \xor_ln124_317_reg_35385[3]_i_2_n_0 ;
  wire \xor_ln124_317_reg_35385[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_318_fu_23988_p2;
  wire [7:0]xor_ln124_318_reg_35390;
  wire \xor_ln124_318_reg_35390[1]_i_2_n_0 ;
  wire \xor_ln124_318_reg_35390[3]_i_2_n_0 ;
  wire \xor_ln124_318_reg_35390[4]_i_2_n_0 ;
  wire \xor_ln124_318_reg_35390[5]_i_2_n_0 ;
  wire \xor_ln124_318_reg_35390[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_31_fu_4095_p2;
  wire [7:0]xor_ln124_31_reg_32521;
  wire [7:0]xor_ln124_331_fu_25036_p2;
  wire [7:0]xor_ln124_331_reg_35563;
  wire \xor_ln124_331_reg_35563[2]_i_2_n_0 ;
  wire \xor_ln124_331_reg_35563[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_332_fu_25064_p2;
  wire [7:0]xor_ln124_332_reg_35568;
  wire \xor_ln124_332_reg_35568[3]_i_2_n_0 ;
  wire \xor_ln124_332_reg_35568[6]_i_2_n_0 ;
  wire \xor_ln124_332_reg_35568[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_333_fu_25092_p2;
  wire [7:0]xor_ln124_333_reg_35573;
  wire \xor_ln124_333_reg_35573[1]_i_2_n_0 ;
  wire \xor_ln124_333_reg_35573[2]_i_2_n_0 ;
  wire \xor_ln124_333_reg_35573[3]_i_2_n_0 ;
  wire \xor_ln124_333_reg_35573[4]_i_2_n_0 ;
  wire \xor_ln124_333_reg_35573[6]_i_2_n_0 ;
  wire \xor_ln124_333_reg_35573[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_334_fu_25120_p2;
  wire [7:0]xor_ln124_334_reg_35578;
  wire \xor_ln124_334_reg_35578[1]_i_2_n_0 ;
  wire \xor_ln124_334_reg_35578[2]_i_2_n_0 ;
  wire \xor_ln124_334_reg_35578[3]_i_2_n_0 ;
  wire \xor_ln124_334_reg_35578[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_347_fu_26168_p2;
  wire [7:0]xor_ln124_347_reg_35751;
  wire \xor_ln124_347_reg_35751[1]_i_2_n_0 ;
  wire \xor_ln124_347_reg_35751[2]_i_2_n_0 ;
  wire \xor_ln124_347_reg_35751[4]_i_2_n_0 ;
  wire \xor_ln124_347_reg_35751[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_348_fu_26196_p2;
  wire [7:0]xor_ln124_348_reg_35756;
  wire \xor_ln124_348_reg_35756[2]_i_2_n_0 ;
  wire \xor_ln124_348_reg_35756[3]_i_2_n_0 ;
  wire \xor_ln124_348_reg_35756[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_349_fu_26224_p2;
  wire [7:0]xor_ln124_349_reg_35761;
  wire \xor_ln124_349_reg_35761[1]_i_2_n_0 ;
  wire \xor_ln124_349_reg_35761[3]_i_2_n_0 ;
  wire \xor_ln124_349_reg_35761[4]_i_2_n_0 ;
  wire \xor_ln124_349_reg_35761[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_350_fu_26252_p2;
  wire [7:0]xor_ln124_350_reg_35766;
  wire \xor_ln124_350_reg_35766[0]_i_2_n_0 ;
  wire \xor_ln124_350_reg_35766[1]_i_2_n_0 ;
  wire \xor_ln124_350_reg_35766[4]_i_2_n_0 ;
  wire \xor_ln124_350_reg_35766[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_363_fu_27300_p2;
  wire [7:0]xor_ln124_363_reg_35939;
  wire \xor_ln124_363_reg_35939[5]_i_2_n_0 ;
  wire \xor_ln124_363_reg_35939[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_364_fu_27328_p2;
  wire [7:0]xor_ln124_364_reg_35944;
  wire \xor_ln124_364_reg_35944[0]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35944[2]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35944[3]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35944[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_365_fu_27356_p2;
  wire [7:0]xor_ln124_365_reg_35949;
  wire \xor_ln124_365_reg_35949[3]_i_2_n_0 ;
  wire \xor_ln124_365_reg_35949[6]_i_2_n_0 ;
  wire \xor_ln124_365_reg_35949[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_366_fu_27384_p2;
  wire [7:0]xor_ln124_366_reg_35954;
  wire \xor_ln124_366_reg_35954[5]_i_2_n_0 ;
  wire \xor_ln124_366_reg_35954[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_379_fu_28432_p2;
  wire [7:0]xor_ln124_379_reg_36127;
  wire \xor_ln124_379_reg_36127[6]_i_2_n_0 ;
  wire \xor_ln124_379_reg_36127[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_37_fu_5242_p2;
  wire [7:0]xor_ln124_37_reg_32686;
  wire \xor_ln124_37_reg_32686[2]_i_2_n_0 ;
  wire \xor_ln124_37_reg_32686[3]_i_2_n_0 ;
  wire \xor_ln124_37_reg_32686[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_380_fu_28460_p2;
  wire [7:0]xor_ln124_380_reg_36132;
  wire \xor_ln124_380_reg_36132[0]_i_2_n_0 ;
  wire \xor_ln124_380_reg_36132[6]_i_2_n_0 ;
  wire \xor_ln124_380_reg_36132[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_381_fu_28488_p2;
  wire [7:0]xor_ln124_381_reg_36137;
  wire \xor_ln124_381_reg_36137[0]_i_2_n_0 ;
  wire \xor_ln124_381_reg_36137[1]_i_2_n_0 ;
  wire \xor_ln124_381_reg_36137[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_382_fu_28516_p2;
  wire [7:0]xor_ln124_382_reg_36142;
  wire \xor_ln124_382_reg_36142[3]_i_2_n_0 ;
  wire \xor_ln124_382_reg_36142[4]_i_2_n_0 ;
  wire \xor_ln124_382_reg_36142[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_396_fu_29593_p2;
  wire [7:0]xor_ln124_396_reg_36315;
  wire \xor_ln124_396_reg_36315[5]_i_2_n_0 ;
  wire \xor_ln124_396_reg_36315[6]_i_2_n_0 ;
  wire \xor_ln124_396_reg_36315[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_397_fu_29621_p2;
  wire [7:0]xor_ln124_397_reg_36320;
  wire \xor_ln124_397_reg_36320[2]_i_2_n_0 ;
  wire \xor_ln124_397_reg_36320[3]_i_2_n_0 ;
  wire \xor_ln124_397_reg_36320[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_398_fu_29649_p2;
  wire [7:0]xor_ln124_398_reg_36325;
  wire \xor_ln124_398_reg_36325[0]_i_2_n_0 ;
  wire \xor_ln124_398_reg_36325[3]_i_2_n_0 ;
  wire \xor_ln124_398_reg_36325[4]_i_2_n_0 ;
  wire \xor_ln124_398_reg_36325[5]_i_2_n_0 ;
  wire \xor_ln124_398_reg_36325[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_39_fu_5269_p2;
  wire [7:0]xor_ln124_39_reg_32691;
  wire [7:7]xor_ln124_403_fu_31328_p2;
  wire [7:0]xor_ln124_404_fu_31356_p2;
  wire [7:0]xor_ln124_404_reg_36582;
  wire [7:0]xor_ln124_405_fu_31383_p2;
  wire [7:0]xor_ln124_405_reg_36587;
  wire [7:0]xor_ln124_406_fu_31410_p2;
  wire [7:0]xor_ln124_406_reg_36592;
  wire [7:0]xor_ln124_422_fu_31978_p2;
  wire [7:0]xor_ln124_422_reg_36675;
  wire [7:0]xor_ln124_423_fu_30703_p2;
  wire [7:0]xor_ln124_423_reg_36498;
  wire \xor_ln124_423_reg_36498[0]_i_2_n_0 ;
  wire \xor_ln124_423_reg_36498[1]_i_2_n_0 ;
  wire \xor_ln124_423_reg_36498[2]_i_2_n_0 ;
  wire \xor_ln124_423_reg_36498[3]_i_2_n_0 ;
  wire \xor_ln124_423_reg_36498[4]_i_2_n_0 ;
  wire \xor_ln124_423_reg_36498[5]_i_2_n_0 ;
  wire \xor_ln124_423_reg_36498[6]_i_2_n_0 ;
  wire \xor_ln124_423_reg_36498[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_424_fu_30737_p2;
  wire [7:0]xor_ln124_424_reg_36503;
  wire \xor_ln124_424_reg_36503[0]_i_2_n_0 ;
  wire \xor_ln124_424_reg_36503[1]_i_2_n_0 ;
  wire \xor_ln124_424_reg_36503[2]_i_2_n_0 ;
  wire \xor_ln124_424_reg_36503[3]_i_2_n_0 ;
  wire \xor_ln124_424_reg_36503[4]_i_2_n_0 ;
  wire \xor_ln124_424_reg_36503[5]_i_2_n_0 ;
  wire \xor_ln124_424_reg_36503[6]_i_2_n_0 ;
  wire \xor_ln124_424_reg_36503[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_425_fu_30771_p2;
  wire [7:0]xor_ln124_425_reg_36508;
  wire \xor_ln124_425_reg_36508[0]_i_2_n_0 ;
  wire \xor_ln124_425_reg_36508[2]_i_2_n_0 ;
  wire [7:0]xor_ln124_426_fu_30805_p2;
  wire [7:0]xor_ln124_426_reg_36513;
  wire \xor_ln124_426_reg_36513[2]_i_2_n_0 ;
  wire [7:0]xor_ln124_427_fu_32011_p2;
  wire [7:0]xor_ln124_427_reg_36680;
  wire [7:0]xor_ln124_428_fu_32044_p2;
  wire [7:0]xor_ln124_428_reg_36685;
  wire [7:0]xor_ln124_429_fu_32072_p2;
  wire [7:0]xor_ln124_429_reg_36690;
  wire [7:0]xor_ln124_42_fu_3424_p2;
  wire [7:0]xor_ln124_42_reg_32344;
  wire [7:0]xor_ln124_44_fu_4820_p2;
  wire [7:0]xor_ln124_44_reg_32610;
  wire [7:0]xor_ln124_45_fu_4849_p2;
  wire [7:0]xor_ln124_45_reg_32616;
  wire [7:0]xor_ln124_46_fu_4878_p2;
  wire [7:0]xor_ln124_46_reg_32622;
  wire [7:0]xor_ln124_47_fu_4908_p2;
  wire [7:0]xor_ln124_47_reg_32628;
  wire [7:0]xor_ln124_5_fu_3300_p2;
  wire [7:0]xor_ln124_5_reg_32328;
  wire [7:0]xor_ln124_60_fu_5791_p2;
  wire [7:0]xor_ln124_60_reg_32760;
  wire \xor_ln124_60_reg_32760[1]_i_2_n_0 ;
  wire \xor_ln124_60_reg_32760[3]_i_2_n_0 ;
  wire \xor_ln124_60_reg_32760[4]_i_2_n_0 ;
  wire \xor_ln124_60_reg_32760[5]_i_2_n_0 ;
  wire \xor_ln124_60_reg_32760[6]_i_2_n_0 ;
  wire \xor_ln124_60_reg_32760[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_61_fu_5635_p2;
  wire [7:0]xor_ln124_61_reg_32728;
  wire [7:0]xor_ln124_62_fu_5817_p2;
  wire [7:0]xor_ln124_62_reg_32765;
  wire \xor_ln124_62_reg_32765[0]_i_2_n_0 ;
  wire \xor_ln124_62_reg_32765[2]_i_2_n_0 ;
  wire \xor_ln124_62_reg_32765[3]_i_2_n_0 ;
  wire \xor_ln124_62_reg_32765[4]_i_2_n_0 ;
  wire \xor_ln124_62_reg_32765[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_63_fu_5665_p2;
  wire [7:0]xor_ln124_63_reg_32734;
  wire [7:0]xor_ln124_64_fu_3126_p2;
  wire [7:0]xor_ln124_64_reg_32277;
  wire [7:0]xor_ln124_76_fu_6863_p2;
  wire [7:0]xor_ln124_76_reg_32922;
  wire \xor_ln124_76_reg_32922[1]_i_2_n_0 ;
  wire \xor_ln124_76_reg_32922[3]_i_2_n_0 ;
  wire \xor_ln124_76_reg_32922[5]_i_2_n_0 ;
  wire \xor_ln124_76_reg_32922[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_77_fu_6891_p2;
  wire [7:0]xor_ln124_77_reg_32927;
  wire \xor_ln124_77_reg_32927[0]_i_2_n_0 ;
  wire \xor_ln124_77_reg_32927[1]_i_2_n_0 ;
  wire \xor_ln124_77_reg_32927[2]_i_2_n_0 ;
  wire \xor_ln124_77_reg_32927[3]_i_2_n_0 ;
  wire \xor_ln124_77_reg_32927[6]_i_2_n_0 ;
  wire \xor_ln124_77_reg_32927[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_78_fu_6919_p2;
  wire [7:0]xor_ln124_78_reg_32932;
  wire \xor_ln124_78_reg_32932[1]_i_2_n_0 ;
  wire \xor_ln124_78_reg_32932[3]_i_2_n_0 ;
  wire \xor_ln124_78_reg_32932[4]_i_2_n_0 ;
  wire \xor_ln124_78_reg_32932[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_79_fu_6947_p2;
  wire [7:0]xor_ln124_79_reg_32937;
  wire \xor_ln124_79_reg_32937[0]_i_2_n_0 ;
  wire \xor_ln124_79_reg_32937[1]_i_2_n_0 ;
  wire \xor_ln124_79_reg_32937[3]_i_2_n_0 ;
  wire \xor_ln124_79_reg_32937[4]_i_2_n_0 ;
  wire \xor_ln124_79_reg_32937[5]_i_2_n_0 ;
  wire \xor_ln124_79_reg_32937[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_92_fu_7995_p2;
  wire [7:0]xor_ln124_92_reg_33094;
  wire \xor_ln124_92_reg_33094[4]_i_2_n_0 ;
  wire \xor_ln124_92_reg_33094[5]_i_2_n_0 ;
  wire \xor_ln124_92_reg_33094[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_93_fu_8023_p2;
  wire [7:0]xor_ln124_93_reg_33099;
  wire \xor_ln124_93_reg_33099[0]_i_2_n_0 ;
  wire \xor_ln124_93_reg_33099[1]_i_2_n_0 ;
  wire \xor_ln124_93_reg_33099[3]_i_2_n_0 ;
  wire \xor_ln124_93_reg_33099[4]_i_2_n_0 ;
  wire \xor_ln124_93_reg_33099[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_94_fu_8051_p2;
  wire [7:0]xor_ln124_94_reg_33104;
  wire \xor_ln124_94_reg_33104[0]_i_2_n_0 ;
  wire \xor_ln124_94_reg_33104[1]_i_2_n_0 ;
  wire \xor_ln124_94_reg_33104[2]_i_2_n_0 ;
  wire \xor_ln124_94_reg_33104[4]_i_2_n_0 ;
  wire \xor_ln124_94_reg_33104[6]_i_2_n_0 ;
  wire \xor_ln124_94_reg_33104[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_95_fu_8079_p2;
  wire [7:0]xor_ln124_95_reg_33109;
  wire \xor_ln124_95_reg_33109[0]_i_2_n_0 ;
  wire \xor_ln124_95_reg_33109[1]_i_2_n_0 ;
  wire \xor_ln124_95_reg_33109[2]_i_2_n_0 ;
  wire \xor_ln124_95_reg_33109[4]_i_2_n_0 ;
  wire \xor_ln124_95_reg_33109[5]_i_2_n_0 ;
  wire [7:0]z_102_reg_34487;
  wire [7:0]zext_ln152_9_fu_11509_p1;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage10),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage6),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_92),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_128),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0080D080)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s0_ROM_AUTO_1R clefia_s0_U
       (.ADDRBWRADDR({control_s_axi_U_n_8,control_s_axi_U_n_9,control_s_axi_U_n_10,control_s_axi_U_n_11,control_s_axi_U_n_12,control_s_axi_U_n_13,control_s_axi_U_n_14,control_s_axi_U_n_15}),
        .D({xor_ln124_47_fu_4908_p2[7:4],xor_ln124_47_fu_4908_p2[2:0]}),
        .DOADO(clefia_s0_q4),
        .DOBDO({q1_reg[7:4],q1_reg[0]}),
        .Q(reg_2388),
        .\ap_CS_fsm_reg[13] (clefia_s0_U_n_102),
        .\ap_CS_fsm_reg[14] (clefia_s0_U_n_58),
        .\ap_CS_fsm_reg[7] (clefia_s0_U_n_529),
        .\ap_CS_fsm_reg[8] (clefia_s0_U_n_57),
        .\ap_CS_fsm_reg[9] (clefia_s0_U_n_143),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(clefia_s0_U_n_530),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ce011(ce011),
        .ce16(ce16),
        .ce24(ce24),
        .ce411(ce411),
        .clefia_s0_address61(clefia_s0_address61),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce2(clefia_s0_ce2),
        .clefia_s0_ce4(clefia_s0_ce4),
        .clefia_s0_ce6(clefia_s0_ce6),
        .clefia_s1_address01(clefia_s1_address01),
        .clefia_s1_address0113_out(clefia_s1_address0113_out),
        .clefia_s1_address0114_out(clefia_s1_address0114_out),
        .clefia_s1_address0115_out(clefia_s1_address0115_out),
        .clefia_s1_address0116_out(clefia_s1_address0116_out),
        .clefia_s1_address0117_out(clefia_s1_address0117_out),
        .clefia_s1_address0119_out(clefia_s1_address0119_out),
        .clefia_s1_address0120_out(clefia_s1_address0120_out),
        .clefia_s1_address0121_out(clefia_s1_address0121_out),
        .clefia_s1_address0122_out(clefia_s1_address0122_out),
        .clefia_s1_address0123_out(clefia_s1_address0123_out),
        .clefia_s1_address21(clefia_s1_address21),
        .clefia_s1_address2110_out(clefia_s1_address2110_out),
        .clefia_s1_address2111_out(clefia_s1_address2111_out),
        .clefia_s1_address2112_out(clefia_s1_address2112_out),
        .clefia_s1_address217_out(clefia_s1_address217_out),
        .clefia_s1_address218_out(clefia_s1_address218_out),
        .clefia_s1_address219_out(clefia_s1_address219_out),
        .clefia_s1_address41(clefia_s1_address41),
        .clefia_s1_address412_out(clefia_s1_address412_out),
        .clefia_s1_address413_out(clefia_s1_address413_out),
        .clefia_s1_address414_out(clefia_s1_address414_out),
        .clefia_s1_address415_out(clefia_s1_address415_out),
        .clefia_s1_address416_out(clefia_s1_address416_out),
        .ct_address0127_out(ct_address0127_out),
        .ct_address0129_out(ct_address0129_out),
        .ct_ce08(ct_ce08),
        .or_ln134_100_fu_17680_p3({or_ln134_100_fu_17680_p3[7:6],or_ln134_100_fu_17680_p3[4:3],or_ln134_100_fu_17680_p3[1:0]}),
        .or_ln134_102_fu_17692_p3(or_ln134_102_fu_17692_p3),
        .or_ln134_107_fu_18817_p3(or_ln134_107_fu_18817_p3),
        .or_ln134_108_fu_18823_p3({or_ln134_108_fu_18823_p3[7:3],or_ln134_108_fu_18823_p3[1:0]}),
        .or_ln134_110_fu_18835_p3(or_ln134_110_fu_18835_p3),
        .or_ln134_115_fu_19961_p3({or_ln134_115_fu_19961_p3[7:6],or_ln134_115_fu_19961_p3[4:3]}),
        .or_ln134_116_fu_19967_p3({or_ln134_116_fu_19967_p3[7:6],or_ln134_116_fu_19967_p3[1:0]}),
        .or_ln134_118_fu_19979_p3(or_ln134_118_fu_19979_p3),
        .or_ln134_11_fu_5671_p3(or_ln134_11_fu_5671_p3),
        .or_ln134_123_fu_21105_p3({or_ln134_123_fu_21105_p3[6],or_ln134_123_fu_21105_p3[4:3]}),
        .or_ln134_124_fu_21111_p3(or_ln134_124_fu_21111_p3[7]),
        .or_ln134_125_fu_21117_p3(or_ln134_125_fu_21117_p3),
        .or_ln134_12_reg_32680(or_ln134_12_reg_32680),
        .or_ln134_133_fu_22562_p3(or_ln134_133_fu_22562_p3),
        .or_ln134_134_fu_22568_p3(or_ln134_134_fu_22568_p3),
        .or_ln134_140_fu_23688_p3(or_ln134_140_fu_23688_p3),
        .or_ln134_141_fu_23694_p3(or_ln134_141_fu_23694_p3),
        .or_ln134_142_fu_23700_p3(or_ln134_142_fu_23700_p3),
        .or_ln134_144_fu_22732_p3(or_ln134_144_fu_22732_p3),
        .or_ln134_145_fu_22738_p3(or_ln134_145_fu_22738_p3),
        .or_ln134_146_fu_22744_p3(or_ln134_146_fu_22744_p3),
        .or_ln134_147_fu_24814_p3(or_ln134_147_fu_24814_p3),
        .or_ln134_148_fu_24820_p3(or_ln134_148_fu_24820_p3),
        .or_ln134_149_fu_24826_p3(or_ln134_149_fu_24826_p3),
        .or_ln134_153_fu_23870_p3(or_ln134_153_fu_23870_p3),
        .or_ln134_154_fu_23876_p3(or_ln134_154_fu_23876_p3),
        .or_ln134_155_fu_25946_p3({or_ln134_155_fu_25946_p3[7],or_ln134_155_fu_25946_p3[5:2]}),
        .or_ln134_156_fu_25952_p3({or_ln134_156_fu_25952_p3[7:2],or_ln134_156_fu_25952_p3[0]}),
        .or_ln134_157_fu_25958_p3(or_ln134_157_fu_25958_p3),
        .or_ln134_158_fu_25964_p3({or_ln134_158_fu_25964_p3[7:2],or_ln134_158_fu_25964_p3[0]}),
        .or_ln134_159_fu_24990_p3(or_ln134_159_fu_24990_p3),
        .or_ln134_160_fu_24996_p3(or_ln134_160_fu_24996_p3),
        .or_ln134_161_fu_25002_p3(or_ln134_161_fu_25002_p3),
        .or_ln134_163_fu_27078_p3(or_ln134_163_fu_27078_p3),
        .or_ln134_164_fu_27084_p3(or_ln134_164_fu_27084_p3),
        .or_ln134_165_fu_27090_p3(or_ln134_165_fu_27090_p3),
        .or_ln134_167_fu_26122_p3({or_ln134_167_fu_26122_p3[7],or_ln134_167_fu_26122_p3[4:2]}),
        .or_ln134_168_fu_26128_p3({or_ln134_168_fu_26128_p3[7],or_ln134_168_fu_26128_p3[4:2]}),
        .or_ln134_169_fu_26134_p3(or_ln134_169_fu_26134_p3),
        .or_ln134_170_fu_26140_p3(or_ln134_170_fu_26140_p3),
        .or_ln134_171_fu_28210_p3({or_ln134_171_fu_28210_p3[7],or_ln134_171_fu_28210_p3[5:2]}),
        .or_ln134_172_fu_28216_p3({or_ln134_172_fu_28216_p3[7:2],or_ln134_172_fu_28216_p3[0]}),
        .or_ln134_173_fu_28222_p3(or_ln134_173_fu_28222_p3),
        .or_ln134_174_fu_28228_p3({or_ln134_174_fu_28228_p3[7:2],or_ln134_174_fu_28228_p3[0]}),
        .or_ln134_175_fu_27254_p3(or_ln134_175_fu_27254_p3),
        .or_ln134_176_fu_27260_p3(or_ln134_176_fu_27260_p3),
        .or_ln134_177_fu_27266_p3(or_ln134_177_fu_27266_p3),
        .or_ln134_179_fu_29342_p3(or_ln134_179_fu_29342_p3),
        .or_ln134_180_fu_29348_p3(or_ln134_180_fu_29348_p3),
        .or_ln134_181_fu_29354_p3(or_ln134_181_fu_29354_p3),
        .or_ln134_183_fu_28386_p3({or_ln134_183_fu_28386_p3[7],or_ln134_183_fu_28386_p3[4:2]}),
        .or_ln134_184_fu_28392_p3({or_ln134_184_fu_28392_p3[7],or_ln134_184_fu_28392_p3[4:2]}),
        .or_ln134_185_fu_28398_p3(or_ln134_185_fu_28398_p3),
        .or_ln134_186_fu_28404_p3(or_ln134_186_fu_28404_p3),
        .or_ln134_187_fu_30475_p3(or_ln134_187_fu_30475_p3[7:6]),
        .or_ln134_188_fu_30481_p3(or_ln134_188_fu_30481_p3[7:6]),
        .or_ln134_189_fu_30487_p3(or_ln134_189_fu_30487_p3),
        .or_ln134_190_fu_30493_p3(or_ln134_190_fu_30493_p3),
        .or_ln134_191_fu_29518_p3({or_ln134_191_fu_29518_p3[7:6],or_ln134_191_fu_29518_p3[3:2]}),
        .or_ln134_192_fu_29524_p3({or_ln134_192_fu_29524_p3[7:5],or_ln134_192_fu_29524_p3[3:1]}),
        .or_ln134_193_fu_29530_p3(or_ln134_193_fu_29530_p3),
        .or_ln134_195_fu_31283_p3({or_ln134_195_fu_31283_p3[7:6],or_ln134_195_fu_31283_p3[1:0]}),
        .or_ln134_196_fu_31289_p3(or_ln134_196_fu_31289_p3[7:6]),
        .or_ln134_197_fu_31295_p3(or_ln134_197_fu_31295_p3),
        .or_ln134_21_reg_32826(or_ln134_21_reg_32826),
        .or_ln134_22_reg_32832(or_ln134_22_reg_32832),
        .or_ln134_26_reg_32723(or_ln134_26_reg_32723),
        .or_ln134_29_reg_32998(or_ln134_29_reg_32998),
        .or_ln134_30_reg_33004(or_ln134_30_reg_33004),
        .or_ln134_32_fu_6823_p3(or_ln134_32_fu_6823_p3),
        .or_ln134_33_fu_6829_p3(or_ln134_33_fu_6829_p3),
        .or_ln134_34_fu_6835_p3(or_ln134_34_fu_6835_p3),
        .or_ln134_37_fu_8917_p3(or_ln134_37_fu_8917_p3),
        .or_ln134_38_fu_8923_p3(or_ln134_38_fu_8923_p3),
        .or_ln134_40_fu_7955_p3(or_ln134_40_fu_7955_p3),
        .or_ln134_41_fu_7961_p3(or_ln134_41_fu_7961_p3),
        .or_ln134_42_fu_7967_p3(or_ln134_42_fu_7967_p3),
        .or_ln134_45_fu_10049_p3(or_ln134_45_fu_10049_p3),
        .or_ln134_46_fu_10055_p3(or_ln134_46_fu_10055_p3),
        .or_ln134_48_fu_9087_p3(or_ln134_48_fu_9087_p3),
        .or_ln134_49_fu_9093_p3(or_ln134_49_fu_9093_p3),
        .or_ln134_50_fu_9099_p3(or_ln134_50_fu_9099_p3),
        .or_ln134_53_fu_11181_p3(or_ln134_53_fu_11181_p3),
        .or_ln134_54_fu_11187_p3(or_ln134_54_fu_11187_p3),
        .or_ln134_56_fu_10219_p3(or_ln134_56_fu_10219_p3),
        .or_ln134_57_fu_10225_p3(or_ln134_57_fu_10225_p3),
        .or_ln134_58_fu_10231_p3(or_ln134_58_fu_10231_p3),
        .or_ln134_59_fu_12295_p3(or_ln134_59_fu_12295_p3),
        .or_ln134_60_fu_12301_p3(or_ln134_60_fu_12301_p3),
        .or_ln134_64_fu_11351_p3(or_ln134_64_fu_11351_p3),
        .or_ln134_65_fu_11357_p3(or_ln134_65_fu_11357_p3),
        .or_ln134_66_fu_11363_p3(or_ln134_66_fu_11363_p3),
        .or_ln134_68_fu_13433_p3(or_ln134_68_fu_13433_p3),
        .or_ln134_69_fu_13439_p3(or_ln134_69_fu_13439_p3),
        .or_ln134_70_fu_13445_p3(or_ln134_70_fu_13445_p3),
        .or_ln134_71_fu_12471_p3(or_ln134_71_fu_12471_p3),
        .or_ln134_73_fu_12483_p3(or_ln134_73_fu_12483_p3),
        .or_ln134_74_fu_12489_p3(or_ln134_74_fu_12489_p3),
        .or_ln134_75_fu_14482_p3(or_ln134_75_fu_14482_p3),
        .or_ln134_76_fu_14488_p3(or_ln134_76_fu_14488_p3),
        .or_ln134_78_fu_14500_p3(or_ln134_78_fu_14500_p3),
        .or_ln134_80_fu_13609_p3(or_ln134_80_fu_13609_p3),
        .or_ln134_82_fu_13621_p3({or_ln134_82_fu_13621_p3[7:5],or_ln134_82_fu_13621_p3[1:0]}),
        .or_ln134_83_fu_15386_p3(or_ln134_83_fu_15386_p3[7:5]),
        .or_ln134_84_fu_15392_p3({or_ln134_84_fu_15392_p3[7:3],or_ln134_84_fu_15392_p3[1:0]}),
        .or_ln134_86_fu_15404_p3(or_ln134_86_fu_15404_p3),
        .or_ln134_89_fu_14748_p3(or_ln134_89_fu_14748_p3),
        .or_ln134_90_fu_14754_p3(or_ln134_90_fu_14754_p3),
        .or_ln134_91_fu_16530_p3({or_ln134_91_fu_16530_p3[7:6],or_ln134_91_fu_16530_p3[4:3]}),
        .or_ln134_92_fu_16536_p3({or_ln134_92_fu_16536_p3[7:6],or_ln134_92_fu_16536_p3[1:0]}),
        .or_ln134_94_fu_16548_p3(or_ln134_94_fu_16548_p3),
        .or_ln134_99_fu_17674_p3(or_ln134_99_fu_17674_p3[7:3]),
        .p_43_in(p_43_in),
        .p_54_in(p_54_in),
        .\pt_load_2_reg_32129_reg[7] ({xor_ln124_62_fu_5817_p2[7:6],xor_ln124_62_fu_5817_p2[1]}),
        .\pt_load_3_reg_32160_reg[7] (xor_ln124_39_fu_5269_p2),
        .pt_q0({pt_q0[7:4],pt_q0[2:0]}),
        .q0_reg_0(q0_reg),
        .q0_reg_1({q2_reg[7:4],q2_reg[0]}),
        .q0_reg_10(clefia_s1_U_n_261),
        .q0_reg_11(clefia_s1_U_n_262),
        .q0_reg_12(clefia_s1_U_n_304),
        .q0_reg_13(clefia_s1_U_n_51),
        .q0_reg_2({clefia_s0_U_n_68,clefia_s0_U_n_69,clefia_s0_U_n_70,clefia_s0_U_n_71,clefia_s0_U_n_72,clefia_s0_U_n_73,clefia_s0_U_n_74,clefia_s0_U_n_75}),
        .q0_reg_3({clefia_s0_U_n_177,clefia_s0_U_n_178,clefia_s0_U_n_179,clefia_s0_U_n_180,clefia_s0_U_n_181,clefia_s0_U_n_182,clefia_s0_U_n_183,clefia_s0_U_n_184}),
        .q0_reg_4({x_assign_104_fu_12887_p3[4],clefia_s0_U_n_535,clefia_s0_U_n_536,clefia_s0_U_n_537}),
        .q0_reg_5(x_assign_104_fu_12887_p3[3:2]),
        .q0_reg_6({clefia_s0_U_n_543,clefia_s0_U_n_544,clefia_s0_U_n_545}),
        .q0_reg_7({clefia_s0_U_n_546,clefia_s0_U_n_547,clefia_s0_U_n_548}),
        .q0_reg_8({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .q0_reg_9(clefia_s1_U_n_276),
        .q0_reg_i_115_0(or_ln134_194_fu_29536_p3),
        .q0_reg_i_116_0(or_ln134_162_fu_25008_p3),
        .q0_reg_i_122__0_0(x_assign_102_reg_33902),
        .q0_reg_i_122__0_1(x_assign_120_reg_33950),
        .q0_reg_i_123__0_0(x_assign_228_reg_35291),
        .q0_reg_i_126_0(x_assign_268_reg_36167),
        .q0_reg_i_127__0_0(x_assign_220_reg_35415),
        .q0_reg_i_159__0_0(xor_ln124_14_reg_32381),
        .q0_reg_i_162_0(xor_ln124_318_reg_35390),
        .q0_reg_i_162_1(xor_ln124_286_reg_34998),
        .q0_reg_i_162_2(xor_ln124_302_reg_35202),
        .q0_reg_i_163_0(xor_ln124_254_reg_34742),
        .q0_reg_i_163_1(xor_ln124_270_reg_34870),
        .q0_reg_i_177_0(or_ln134_166_fu_27096_p3),
        .q0_reg_i_17__0_0(reg_2505),
        .q0_reg_i_17__0_1(xor_ln124_174_reg_34050),
        .q0_reg_i_17__0_2(xor_ln124_158_reg_33861),
        .q0_reg_i_17__0_3(xor_ln124_143_reg_33673),
        .q0_reg_i_189__0_0(x_assign_86_reg_33408),
        .q0_reg_i_194__0_0(x_assign_244_reg_35791),
        .q0_reg_i_19__0_0(xor_ln124_206_reg_34353),
        .q0_reg_i_19__0_1(xor_ln124_190_reg_34225),
        .q0_reg_i_220_0(xor_ln124_317_reg_35385),
        .q0_reg_i_221_0(xor_ln124_301_reg_35197),
        .q0_reg_i_222__0_0(xor_ln124_269_reg_34864),
        .q0_reg_i_26__0_0(or_ln134_67_fu_13427_p3),
        .q0_reg_i_51_0(xor_ln124_95_reg_33109),
        .q0_reg_i_51_1(xor_ln124_109_reg_33287),
        .q0_reg_i_52_0(xor_ln124_334_reg_35578),
        .q0_reg_i_65__0_0(x_assign_84_reg_33386),
        .q3_reg_0({q3_reg[7:2],q3_reg[0]}),
        .q3_reg_1(clefia_s0_q6),
        .q3_reg_10(clefia_s0_U_n_383),
        .q3_reg_11(clefia_s0_U_n_384),
        .q3_reg_12(clefia_s1_U_n_277),
        .q3_reg_13(clefia_s1_U_n_278),
        .q3_reg_14(xor_ln124_46_reg_32622),
        .q3_reg_2({clefia_s0_U_n_169,clefia_s0_U_n_170,clefia_s0_U_n_171,clefia_s0_U_n_172,clefia_s0_U_n_173,clefia_s0_U_n_174,clefia_s0_U_n_175,clefia_s0_U_n_176}),
        .q3_reg_3(clefia_s0_U_n_256),
        .q3_reg_4({clefia_s0_U_n_257,clefia_s0_U_n_258,clefia_s0_U_n_259}),
        .q3_reg_5({clefia_s0_U_n_260,clefia_s0_U_n_261}),
        .q3_reg_6({clefia_s0_U_n_262,clefia_s0_U_n_263,clefia_s0_U_n_264}),
        .q3_reg_7({clefia_s0_U_n_282,x_assign_4_fu_3084_p3[4],clefia_s0_U_n_284,clefia_s0_U_n_285,clefia_s0_U_n_286}),
        .q3_reg_8({clefia_s0_U_n_303,clefia_s0_U_n_304}),
        .q3_reg_9(x_assign_4_fu_3084_p3[3:2]),
        .q3_reg_i_103__0_0(x_assign_54_reg_33150),
        .q3_reg_i_104__0_0(x_assign_48_reg_32838),
        .q3_reg_i_104__0_1(x_assign_30_reg_32802),
        .q3_reg_i_105__0_0(x_assign_19_reg_32675),
        .q3_reg_i_106__0_0(x_assign_78_reg_33526),
        .q3_reg_i_109_0(x_assign_218_reg_35125),
        .q3_reg_i_109_1(x_assign_216_reg_35103),
        .q3_reg_i_176__0_0(x_assign_198_reg_35071),
        .q3_reg_i_25__0_0(or_ln134_23_reg_32702),
        .q3_reg_i_26_0(xor_ln124_93_reg_33099),
        .q3_reg_i_27_0(xor_ln124_332_reg_35568),
        .q3_reg_i_34_0(or_ln134_61_fu_12307_p3),
        .q3_reg_i_34_1(or_ln134_62_fu_12313_p3),
        .q3_reg_i_35_0(or_ln134_182_fu_29360_p3),
        .q3_reg_i_36__0_0(or_ln134_55_fu_10213_p3),
        .q3_reg_i_36__0_1(or_ln134_39_fu_7949_p3),
        .q3_reg_i_41__0_0(x_assign_50_reg_32860),
        .q3_reg_i_75__0_0(xor_ln124_5_reg_32328),
        .q3_reg_i_76_0(reg_2398),
        .q3_reg_i_76_1(pt_load_reg_32083_pp0_iter1_reg),
        .q3_reg_i_78__0_0(xor_ln124_316_reg_35380),
        .q3_reg_i_78__0_1(xor_ln124_284_reg_34986),
        .q3_reg_i_78__0_2(xor_ln124_300_reg_35192),
        .q3_reg_i_79_0(xor_ln124_252_reg_34730),
        .q3_reg_i_79_1(xor_ln124_268_reg_34858),
        .q3_reg_i_93_0(or_ln134_150_fu_24832_p3),
        .q3_reg_i_97__0_0(or_ln134_24_reg_32713),
        .q4_reg_0({clefia_s0_U_n_59,clefia_s0_U_n_60,clefia_s0_U_n_61,clefia_s0_U_n_62,clefia_s0_U_n_63,clefia_s0_U_n_64,clefia_s0_U_n_65,clefia_s0_U_n_66}),
        .q4_reg_1(clefia_s0_U_n_77),
        .q4_reg_10({clefia_s0_U_n_100,clefia_s0_U_n_101}),
        .q4_reg_11({clefia_s0_U_n_145,clefia_s0_U_n_146,clefia_s0_U_n_147,clefia_s0_U_n_148,clefia_s0_U_n_149,clefia_s0_U_n_150,clefia_s0_U_n_151,clefia_s0_U_n_152}),
        .q4_reg_12({clefia_s0_U_n_161,clefia_s0_U_n_162,clefia_s0_U_n_163,clefia_s0_U_n_164,clefia_s0_U_n_165,clefia_s0_U_n_166,clefia_s0_U_n_167,clefia_s0_U_n_168}),
        .q4_reg_13(xor_ln124_1219_fu_31932_p2),
        .q4_reg_14(clefia_s0_U_n_345),
        .q4_reg_15({clefia_s0_U_n_346,clefia_s0_U_n_347,clefia_s0_U_n_348}),
        .q4_reg_16({clefia_s0_U_n_349,clefia_s0_U_n_350}),
        .q4_reg_17({clefia_s0_U_n_351,clefia_s0_U_n_352,clefia_s0_U_n_353}),
        .q4_reg_18(clefia_s0_U_n_435),
        .q4_reg_19(clefia_s0_U_n_440),
        .q4_reg_2(clefia_s0_U_n_79),
        .q4_reg_20(clefia_s0_U_n_441),
        .q4_reg_21(clefia_s0_U_n_498),
        .q4_reg_22(clefia_s0_U_n_499),
        .q4_reg_23(clefia_s0_U_n_503),
        .q4_reg_24(clefia_s0_U_n_512),
        .q4_reg_25(clefia_s0_U_n_513),
        .q4_reg_26(clefia_s0_U_n_523),
        .q4_reg_27(clefia_s0_U_n_524),
        .q4_reg_28(clefia_s0_U_n_525),
        .q4_reg_29({clefia_s0_U_n_526,clefia_s0_U_n_527}),
        .q4_reg_3(clefia_s0_U_n_80),
        .q4_reg_30(clefia_s0_U_n_528),
        .q4_reg_31(xor_ln124_189_reg_34219),
        .q4_reg_32(xor_ln124_30_reg_32515),
        .q4_reg_33(xor_ln124_44_reg_32610),
        .q4_reg_34(xor_ln124_39_reg_32691),
        .q4_reg_4(clefia_s0_U_n_81),
        .q4_reg_5(clefia_s0_U_n_82),
        .q4_reg_6(clefia_s0_U_n_83),
        .q4_reg_7(clefia_s0_U_n_84),
        .q4_reg_8(clefia_s0_U_n_95),
        .q4_reg_9({clefia_s0_U_n_96,clefia_s0_U_n_97,clefia_s0_U_n_98,clefia_s0_U_n_99}),
        .q4_reg_i_157__0_0(xor_ln124_348_reg_35756),
        .q4_reg_i_157__0_1({xor_ln124_331_reg_35563[7:6],xor_ln124_331_reg_35563[3:2]}),
        .q4_reg_i_194_0(x_assign_211_reg_35249),
        .q4_reg_i_20__0_0(xor_ln124_31_reg_32521),
        .q4_reg_i_20__0_1(xor_ln124_47_reg_32628),
        .q4_reg_i_20__0_2(xor_ln124_15_reg_32413),
        .q4_reg_i_228_0(xor_ln124_315_reg_35375),
        .q4_reg_i_23_0(xor_ln124_63_reg_32734),
        .q4_reg_i_23_1(xor_ln124_79_reg_32937),
        .q4_reg_i_24_0(xor_ln124_205_reg_34347),
        .q4_reg_i_24_1(xor_ln124_221_reg_34475),
        .q4_reg_i_24_2(xor_ln124_262_reg_34970),
        .q4_reg_i_24_3(xor_ln124_238_reg_34614),
        .q4_reg_i_54__0_0(xor_ln124_111_reg_33297),
        .q4_reg_i_64__0_0(control_s_axi_U_n_124),
        .q4_reg_i_68__0_0(control_s_axi_U_n_125),
        .q4_reg_i_69_0(x_assign_126_reg_34247),
        .q4_reg_i_69_1(x_assign_139_reg_34381),
        .q4_reg_i_69_2(x_assign_138_reg_34375),
        .q4_reg_i_69_3(x_assign_127_reg_34253),
        .q4_reg_i_70__0_0(x_assign_115_reg_34092),
        .q4_reg_i_70__0_1(x_assign_91_reg_33720),
        .q4_reg_i_71_0(x_assign_210_reg_35243),
        .q4_reg_i_71_1(x_assign_163_reg_34642),
        .q4_reg_i_71_2(x_assign_175_reg_34770),
        .q4_reg_i_80_0(control_s_axi_U_n_126),
        .q4_reg_i_84_0(control_s_axi_U_n_127),
        .q5_reg_0(clefia_s0_q5),
        .q5_reg_1(clefia_s0_U_n_85),
        .q5_reg_10({xor_ln124_252_fu_19383_p2[7:5],xor_ln124_252_fu_19383_p2[2:0]}),
        .q5_reg_11({xor_ln124_268_fu_20527_p2[7:5],xor_ln124_268_fu_20527_p2[2:0]}),
        .q5_reg_12({xor_ln124_204_fu_15952_p2[7:5],xor_ln124_204_fu_15952_p2[2:0]}),
        .q5_reg_13({xor_ln124_236_fu_18239_p2[7:5],xor_ln124_236_fu_18239_p2[2:0]}),
        .q5_reg_14({xor_ln124_284_fu_21638_p2[7:5],xor_ln124_284_fu_21638_p2[2:0]}),
        .q5_reg_15({xor_ln124_220_fu_17096_p2[7:5],xor_ln124_220_fu_17096_p2[2:0]}),
        .q5_reg_16(clefia_s0_U_n_442),
        .q5_reg_17(clefia_s0_U_n_448),
        .q5_reg_18(clefia_s0_U_n_449),
        .q5_reg_19(clefia_s0_U_n_450),
        .q5_reg_2({clefia_s0_U_n_86,or_ln134_27_fu_7115_p3}),
        .q5_reg_20(clefia_s0_U_n_451),
        .q5_reg_21(clefia_s0_U_n_452),
        .q5_reg_22(clefia_s0_U_n_453),
        .q5_reg_23(clefia_s0_U_n_454),
        .q5_reg_24(clefia_s0_U_n_455),
        .q5_reg_25(clefia_s0_U_n_456),
        .q5_reg_26(clefia_s0_U_n_457),
        .q5_reg_27(clefia_s0_U_n_476),
        .q5_reg_28(clefia_s0_U_n_477),
        .q5_reg_29(clefia_s0_U_n_478),
        .q5_reg_3(clefia_s0_U_n_90),
        .q5_reg_30(clefia_s0_U_n_479),
        .q5_reg_31(clefia_s0_U_n_500),
        .q5_reg_32(clefia_s0_U_n_501),
        .q5_reg_33(clefia_s0_U_n_502),
        .q5_reg_34(clefia_s0_U_n_511),
        .q5_reg_35(clefia_s0_U_n_514),
        .q5_reg_36({clefia_s0_U_n_515,clefia_s0_U_n_516}),
        .q5_reg_37(clefia_s0_U_n_517),
        .q5_reg_38(clefia_s0_U_n_518),
        .q5_reg_39(xor_ln124_187_reg_34207),
        .q5_reg_4({clefia_s0_U_n_153,clefia_s0_U_n_154,clefia_s0_U_n_155,clefia_s0_U_n_156,clefia_s0_U_n_157,clefia_s0_U_n_158,clefia_s0_U_n_159,clefia_s0_U_n_160}),
        .q5_reg_40(xor_ln124_28_reg_32503),
        .q5_reg_41(xor_ln124_37_reg_32686),
        .q5_reg_42(xor_ln124_23_reg_32584),
        .q5_reg_5(xor_ln124_63_fu_5665_p2),
        .q5_reg_6(xor_ln124_37_fu_5242_p2),
        .q5_reg_7({xor_ln124_61_fu_5635_p2[7:5],xor_ln124_61_fu_5635_p2[2:0]}),
        .q5_reg_8(clefia_s0_U_n_323),
        .q5_reg_9(clefia_s0_U_n_324),
        .q5_reg_i_11_0(xor_ln124_61_reg_32728),
        .q5_reg_i_11_1(xor_ln124_77_reg_32927),
        .q5_reg_i_12_0(xor_ln124_203_reg_34335),
        .q5_reg_i_12_1(xor_ln124_219_reg_34463),
        .q5_reg_i_12_2(xor_ln124_260_reg_34960),
        .q5_reg_i_12_3(xor_ln124_236_reg_34602),
        .q5_reg_i_27__0_0(x_assign_66_reg_33338),
        .q5_reg_i_9__0_0(xor_ln124_29_reg_32509),
        .q5_reg_i_9__0_1(xor_ln124_45_reg_32616),
        .q5_reg_i_9__0_2(xor_ln124_11_reg_32355),
        .\reg_2388_reg[3] (clefia_s0_U_n_249),
        .\reg_2388_reg[4] (clefia_s0_U_n_94),
        .\reg_2392_reg[5] (xor_ln124_379_fu_28432_p2[5:0]),
        .\reg_2392_reg[7] ({xor_ln124_155_fu_12517_p2[7],xor_ln124_155_fu_12517_p2[5:4],xor_ln124_155_fu_12517_p2[2],xor_ln124_155_fu_12517_p2[0]}),
        .reg_2398124_out(reg_2398124_out),
        .reg_2398132_out(reg_2398132_out),
        .\reg_2398_reg[2] ({xor_ln124_60_fu_5791_p2[2],xor_ln124_60_fu_5791_p2[0]}),
        .\reg_2405_reg[6] ({xor_ln124_76_fu_6863_p2[6],xor_ln124_76_fu_6863_p2[4],xor_ln124_76_fu_6863_p2[2],xor_ln124_76_fu_6863_p2[0]}),
        .\reg_2405_reg[7] ({xor_ln124_140_fu_11391_p2[7:6],xor_ln124_140_fu_11391_p2[4]}),
        .\reg_2405_reg[7]_0 ({xor_ln124_315_fu_23904_p2[7:6],xor_ln124_315_fu_23904_p2[4],xor_ln124_315_fu_23904_p2[1:0]}),
        .\reg_2412_reg[6] ({xor_ln124_78_fu_6919_p2[6:5],xor_ln124_78_fu_6919_p2[2],xor_ln124_78_fu_6919_p2[0]}),
        .\reg_2412_reg[7] ({xor_ln124_331_fu_25036_p2[7:5],xor_ln124_331_fu_25036_p2[3],xor_ln124_331_fu_25036_p2[1:0]}),
        .reg_24191(reg_24191),
        .reg_2419119_out(reg_2419119_out),
        .\reg_2419_reg[0] (clefia_s0_U_n_111),
        .\reg_2419_reg[1] (clefia_s0_U_n_117),
        .\reg_2419_reg[3] (clefia_s0_U_n_123),
        .\reg_2419_reg[4] (clefia_s0_U_n_124),
        .\reg_2419_reg[5] (clefia_s0_U_n_125),
        .\reg_2419_reg[6] (clefia_s0_U_n_126),
        .\reg_2419_reg[7] (clefia_s0_U_n_127),
        .\reg_2427_reg[6] ({xor_ln124_92_fu_7995_p2[6],xor_ln124_92_fu_7995_p2[3:0]}),
        .\reg_2427_reg[7] ({xor_ln124_347_fu_26168_p2[7],xor_ln124_347_fu_26168_p2[5],xor_ln124_347_fu_26168_p2[3],xor_ln124_347_fu_26168_p2[0]}),
        .reg_24351(reg_24351),
        .reg_2435114_out(reg_2435114_out),
        .reg_2435115_out(reg_2435115_out),
        .\reg_2435_reg[0] (\reg_2435[7]_i_4_n_0 ),
        .reg_24521(reg_24521),
        .\reg_2452_reg[7] (xor_ln124_404_fu_31356_p2),
        .\reg_2459_reg[7] ({xor_ln124_126_fu_10315_p2[7:6],xor_ln124_126_fu_10315_p2[0]}),
        .\reg_2459_reg[7]_0 ({xor_ln124_349_fu_26224_p2[7],xor_ln124_349_fu_26224_p2[5],xor_ln124_349_fu_26224_p2[2],xor_ln124_349_fu_26224_p2[0]}),
        .\reg_2468_reg[4] (xor_ln124_110_fu_9183_p2[4:0]),
        .\reg_2468_reg[5] ({xor_ln124_365_fu_27356_p2[5:4],xor_ln124_365_fu_27356_p2[2:0]}),
        .reg_24831(reg_24831),
        .\tmp_429_reg_34264_reg[0] (clefia_s0_U_n_444),
        .\trunc_ln134_17_reg_32242_reg[0] (xor_ln124_64_fu_3126_p2),
        .\trunc_ln134_19_reg_32303_reg[0] (xor_ln124_42_fu_3424_p2),
        .\trunc_ln134_210_reg_34237_reg[4] (clefia_s0_U_n_93),
        .\trunc_ln134_214_reg_34259_reg[0] (clefia_s0_U_n_443),
        .\trunc_ln134_214_reg_34259_reg[5] (clefia_s0_U_n_439),
        .\trunc_ln134_214_reg_34259_reg[6] (clefia_s0_U_n_438),
        .\trunc_ln134_219_reg_34285_reg[6] ({xor_ln124_206_fu_16012_p2[7:6],xor_ln124_206_fu_16012_p2[2:0]}),
        .\trunc_ln134_250_reg_34498_reg[6] (clefia_s0_U_n_78),
        .\trunc_ln134_270_reg_34626_reg[4] (clefia_s0_U_n_76),
        .\trunc_ln134_274_reg_34648_reg[3] (xor_ln124_253_fu_19413_p2[4:3]),
        .\trunc_ln134_299_reg_34802_reg[6] ({xor_ln124_270_fu_20587_p2[7:6],xor_ln124_270_fu_20587_p2[2:0]}),
        .\trunc_ln134_317_reg_34920_reg[6] ({xor_ln124_286_fu_21698_p2[7:6],xor_ln124_286_fu_21698_p2[2:0]}),
        .\x_74_reg_33668_reg[3] (x_assign_96_reg_33574),
        .\x_74_reg_33668_reg[3]_0 (x_assign_98_reg_33596),
        .\x_74_reg_33668_reg[5] (or_ln134_52_fu_11175_p3),
        .\x_74_reg_33668_reg[5]_0 (or_ln134_51_fu_11169_p3),
        .\x_74_reg_33668_reg[7] (xor_ln124_78_reg_32932),
        .x_assign_100_reg_33886(x_assign_100_reg_33886),
        .x_assign_103_reg_33908({x_assign_103_reg_33908[7:6],x_assign_103_reg_33908[3:0]}),
        .x_assign_105_reg_33924({x_assign_105_reg_33924[7:6],x_assign_105_reg_33924[3:0]}),
        .x_assign_108_reg_33762({x_assign_108_reg_33762[7],x_assign_108_reg_33762[3:1]}),
        .x_assign_110_reg_33784(x_assign_110_reg_33784),
        .x_assign_112_reg_34070({x_assign_112_reg_34070[7:6],x_assign_112_reg_34070[3:0]}),
        .x_assign_117_reg_34108(x_assign_117_reg_34108),
        .x_assign_121_reg_33956({x_assign_121_reg_33956[7:4],x_assign_121_reg_33956[0]}),
        .x_assign_122_reg_33972({x_assign_122_reg_33972[7],x_assign_122_reg_33972[3:1]}),
        .x_assign_124_reg_34231({x_assign_124_reg_34231[7:6],x_assign_124_reg_34231[3:0]}),
        .x_assign_129_reg_34269(x_assign_129_reg_34269),
        .x_assign_132_reg_34139({x_assign_132_reg_34139[7],x_assign_132_reg_34139[3:1]}),
        .x_assign_134_reg_34145(x_assign_134_reg_34145),
        .x_assign_136_reg_34359({x_assign_136_reg_34359[7:6],x_assign_136_reg_34359[3:0]}),
        .x_assign_141_reg_34397(x_assign_141_reg_34397),
        .\x_assign_141_reg_34397_reg[7] ({xor_ln124_222_fu_17156_p2[7:6],xor_ln124_222_fu_17156_p2[2:0]}),
        .x_assign_148_reg_34492({x_assign_148_reg_34492[7:6],x_assign_148_reg_34492[3:0]}),
        .x_assign_153_reg_34530(x_assign_153_reg_34530),
        .\x_assign_153_reg_34530_reg[4] (xor_ln124_237_fu_18269_p2[4:3]),
        .\x_assign_153_reg_34530_reg[5] ({xor_ln124_238_fu_18299_p2[7:6],xor_ln124_238_fu_18299_p2[2:0]}),
        .x_assign_160_reg_34620({x_assign_160_reg_34620[7:6],x_assign_160_reg_34620[3:0]}),
        .x_assign_165_reg_34658(x_assign_165_reg_34658),
        .\x_assign_165_reg_34658_reg[5] ({xor_ln124_254_fu_19443_p2[7:6],xor_ln124_254_fu_19443_p2[2:0]}),
        .x_assign_16_reg_32594({x_assign_16_reg_32594[7:6],x_assign_16_reg_32594[3:0]}),
        .x_assign_172_reg_34748({x_assign_172_reg_34748[7:6],x_assign_172_reg_34748[3:0]}),
        .x_assign_177_reg_34786(x_assign_177_reg_34786),
        .x_assign_186_reg_34892({x_assign_186_reg_34892[7:4],x_assign_186_reg_34892[1:0]}),
        .x_assign_187_reg_34898({x_assign_187_reg_34898[7:6],x_assign_187_reg_34898[2:0]}),
        .x_assign_189_reg_34914({x_assign_189_reg_34914[7:6],x_assign_189_reg_34914[2]}),
        .x_assign_18_reg_32639(x_assign_18_reg_32639),
        .x_assign_196_reg_35055(x_assign_196_reg_35055),
        .x_assign_199_reg_35077(x_assign_199_reg_35077),
        .x_assign_201_reg_35019({x_assign_201_reg_35019[7:6],x_assign_201_reg_35019[3:0]}),
        .x_assign_208_reg_35227(x_assign_208_reg_35227),
        .x_assign_213_reg_35265({x_assign_213_reg_35265[7:6],x_assign_213_reg_35265[3:0]}),
        .x_assign_217_reg_35109({x_assign_217_reg_35109[7:4],x_assign_217_reg_35109[0]}),
        .x_assign_219_reg_35141(x_assign_219_reg_35141[7]),
        .x_assign_21_reg_32548(x_assign_21_reg_32548),
        .x_assign_222_reg_35431(x_assign_222_reg_35431),
        .x_assign_223_reg_35437({x_assign_223_reg_35437[7:6],x_assign_223_reg_35437[3:0]}),
        .x_assign_225_reg_35453({x_assign_225_reg_35453[7:6],x_assign_225_reg_35453[3:0]}),
        .x_assign_229_reg_35297({x_assign_229_reg_35297[7:4],x_assign_229_reg_35297[0]}),
        .x_assign_230_reg_35313(x_assign_230_reg_35313),
        .x_assign_231_reg_35329(x_assign_231_reg_35329[7]),
        .x_assign_232_reg_35603({x_assign_232_reg_35603[7:6],x_assign_232_reg_35603[4:0]}),
        .x_assign_234_reg_35619({x_assign_234_reg_35619[7],x_assign_234_reg_35619[3:0]}),
        .x_assign_235_reg_35625({x_assign_235_reg_35625[7],x_assign_235_reg_35625[3:0]}),
        .x_assign_237_reg_35641({x_assign_237_reg_35641[7:6],x_assign_237_reg_35641[3:0]}),
        .x_assign_240_reg_35479(x_assign_240_reg_35479),
        .x_assign_242_reg_35501({x_assign_242_reg_35501[7],x_assign_242_reg_35501[3:1]}),
        .x_assign_243_reg_35517(x_assign_243_reg_35517[7]),
        .x_assign_246_reg_35807(x_assign_246_reg_35807),
        .x_assign_247_reg_35813({x_assign_247_reg_35813[7:6],x_assign_247_reg_35813[3:0]}),
        .x_assign_249_reg_35829({x_assign_249_reg_35829[7:6],x_assign_249_reg_35829[3:0]}),
        .x_assign_252_reg_35667({x_assign_252_reg_35667[7],x_assign_252_reg_35667[3:1]}),
        .x_assign_253_reg_35673({x_assign_253_reg_35673[7],x_assign_253_reg_35673[5:4],x_assign_253_reg_35673[0]}),
        .x_assign_254_reg_35689({x_assign_254_reg_35689[7],x_assign_254_reg_35689[5:0]}),
        .x_assign_255_reg_35705(x_assign_255_reg_35705[7]),
        .x_assign_256_reg_35979({x_assign_256_reg_35979[7:6],x_assign_256_reg_35979[4:0]}),
        .x_assign_258_reg_35995({x_assign_258_reg_35995[7],x_assign_258_reg_35995[3:0]}),
        .x_assign_259_reg_36001({x_assign_259_reg_36001[7],x_assign_259_reg_36001[3:0]}),
        .x_assign_261_reg_36017({x_assign_261_reg_36017[7:6],x_assign_261_reg_36017[3:0]}),
        .x_assign_264_reg_35855(x_assign_264_reg_35855),
        .x_assign_266_reg_35877({x_assign_266_reg_35877[7],x_assign_266_reg_35877[3:1]}),
        .x_assign_267_reg_35893(x_assign_267_reg_35893[7]),
        .x_assign_270_reg_36183(x_assign_270_reg_36183),
        .x_assign_271_reg_36189({x_assign_271_reg_36189[7:6],x_assign_271_reg_36189[3:0]}),
        .x_assign_273_reg_36205({x_assign_273_reg_36205[7:6],x_assign_273_reg_36205[3:0]}),
        .x_assign_276_reg_36043({x_assign_276_reg_36043[7],x_assign_276_reg_36043[3:1]}),
        .x_assign_277_reg_36049({x_assign_277_reg_36049[7],x_assign_277_reg_36049[5:4],x_assign_277_reg_36049[0]}),
        .x_assign_278_reg_36065({x_assign_278_reg_36065[7],x_assign_278_reg_36065[5:0]}),
        .x_assign_279_reg_36081(x_assign_279_reg_36081[7]),
        .x_assign_280_reg_36350({x_assign_280_reg_36350[7:6],x_assign_280_reg_36350[3:0]}),
        .x_assign_282_reg_36366({x_assign_282_reg_36366[7:6],x_assign_282_reg_36366[3:0]}),
        .x_assign_283_reg_36372({x_assign_283_reg_36372[7:6],x_assign_283_reg_36372[3:0]}),
        .x_assign_285_reg_36388({x_assign_285_reg_36388[7:6],x_assign_285_reg_36388[3:0]}),
        .x_assign_288_reg_36231(x_assign_288_reg_36231),
        .x_assign_28_reg_32790(x_assign_28_reg_32790),
        .x_assign_290_reg_36253({x_assign_290_reg_36253[7],x_assign_290_reg_36253[3:1]}),
        .x_assign_291_reg_36269(x_assign_291_reg_36269[7]),
        .x_assign_294_reg_36534(x_assign_294_reg_36534),
        .x_assign_295_reg_36540({x_assign_295_reg_36540[7:6],x_assign_295_reg_36540[3:0]}),
        .x_assign_297_reg_36556({x_assign_297_reg_36556[7:6],x_assign_297_reg_36556[3:0]}),
        .x_assign_301_fu_30247_p3(x_assign_301_fu_30247_p3),
        .x_assign_31_reg_32808(x_assign_31_reg_32808),
        .x_assign_33_reg_32820({x_assign_33_reg_32820[7:6],x_assign_33_reg_32820[3:0]}),
        .x_assign_36_reg_32696({x_assign_36_reg_32696[7],x_assign_36_reg_32696[3:1]}),
        .x_assign_38_reg_32707(x_assign_38_reg_32707),
        .x_assign_40_reg_32962(x_assign_40_reg_32962),
        .x_assign_43_reg_32980(x_assign_43_reg_32980),
        .x_assign_45_reg_32992({x_assign_45_reg_32992[7:6],x_assign_45_reg_32992[3:0]}),
        .x_assign_49_fu_6445_p3(x_assign_49_fu_6445_p3),
        .x_assign_49_reg_32844({x_assign_49_reg_32844[7:4],x_assign_49_reg_32844[0]}),
        .x_assign_51_reg_32876(x_assign_51_reg_32876[7]),
        .x_assign_52_reg_33134(x_assign_52_reg_33134),
        .x_assign_55_reg_33156(x_assign_55_reg_33156),
        .x_assign_57_reg_33172({x_assign_57_reg_33172[7:6],x_assign_57_reg_33172[3:0]}),
        .x_assign_61_reg_33016({x_assign_61_reg_33016[7:4],x_assign_61_reg_33016[0]}),
        .x_assign_63_reg_33048(x_assign_63_reg_33048[7]),
        .x_assign_64_reg_33322(x_assign_64_reg_33322),
        .x_assign_67_reg_33344(x_assign_67_reg_33344),
        .x_assign_69_reg_33360({x_assign_69_reg_33360[7:6],x_assign_69_reg_33360[3:0]}),
        .x_assign_73_reg_33204({x_assign_73_reg_33204[7:4],x_assign_73_reg_33204[0]}),
        .x_assign_75_reg_33236(x_assign_75_reg_33236[7]),
        .x_assign_76_reg_33510(x_assign_76_reg_33510),
        .x_assign_79_reg_33532(x_assign_79_reg_33532),
        .x_assign_81_reg_33548({x_assign_81_reg_33548[7:6],x_assign_81_reg_33548[3:0]}),
        .x_assign_85_reg_33392({x_assign_85_reg_33392[7:4],x_assign_85_reg_33392[0]}),
        .x_assign_87_reg_33424(x_assign_87_reg_33424[7]),
        .x_assign_88_reg_33698({x_assign_88_reg_33698[7:6],x_assign_88_reg_33698[3:0]}),
        .x_assign_90_reg_33714(x_assign_90_reg_33714),
        .x_assign_93_reg_33736(x_assign_93_reg_33736),
        .x_assign_97_reg_33580({x_assign_97_reg_33580[7:4],x_assign_97_reg_33580[0]}),
        .x_assign_99_reg_33612(x_assign_99_reg_33612[7]),
        .\xor_ln124_108_reg_33282_reg[4] (or_ln134_47_fu_9081_p3),
        .\xor_ln124_108_reg_33282_reg[5] (or_ln134_36_fu_8911_p3),
        .\xor_ln124_108_reg_33282_reg[5]_0 (or_ln134_35_fu_8905_p3),
        .\xor_ln124_108_reg_33282_reg[7] ({xor_ln124_171_fu_13649_p2[7],xor_ln124_171_fu_13649_p2[4],xor_ln124_171_fu_13649_p2[1]}),
        .\xor_ln124_110_reg_33292_reg[3] (x_assign_74_reg_33220),
        .\xor_ln124_110_reg_33292_reg[3]_0 (x_assign_72_reg_33198),
        .\xor_ln124_1219_reg_36669_reg[4] (q1_reg_0),
        .\xor_ln124_124_reg_33470_reg[5] (or_ln134_44_fu_10043_p3),
        .\xor_ln124_124_reg_33470_reg[5]_0 (or_ln134_43_fu_10037_p3),
        .\xor_ln124_124_reg_33470_reg[7] (xor_ln124_187_fu_14782_p2),
        .\xor_ln124_124_reg_33470_reg[7]_0 (reg_2392),
        .\xor_ln124_124_reg_33470_reg[7]_1 (xor_ln124_60_reg_32760),
        .\xor_ln124_125_reg_33475_reg[7] (xor_ln124_188_fu_14811_p2),
        .\xor_ln124_126_reg_33480_reg[7] (xor_ln124_189_fu_14839_p2),
        .\xor_ln124_126_reg_33480_reg[7]_0 ({\reg_2459_reg_n_0_[7] ,\reg_2459_reg_n_0_[6] ,\reg_2459_reg_n_0_[5] ,\reg_2459_reg_n_0_[4] ,\reg_2459_reg_n_0_[3] ,\reg_2459_reg_n_0_[2] ,\reg_2459_reg_n_0_[1] ,\reg_2459_reg_n_0_[0] }),
        .\xor_ln124_126_reg_33480_reg[7]_1 (xor_ln124_62_reg_32765),
        .\xor_ln124_127_reg_33485_reg[7] (xor_ln124_190_fu_14868_p2),
        .\xor_ln124_140_reg_33658_reg[4] (or_ln134_63_fu_11345_p3),
        .\xor_ln124_140_reg_33658_reg[7] (xor_ln124_76_reg_32922),
        .\xor_ln124_155_reg_33846_reg[4] (or_ln134_72_fu_12477_p3),
        .\xor_ln124_155_reg_33846_reg[7] (xor_ln124_92_reg_33094),
        .\xor_ln124_157_reg_33856_reg[7] (xor_ln124_94_reg_33104),
        .xor_ln124_163_fu_14527_p2(xor_ln124_163_fu_14527_p2),
        .\xor_ln124_171_reg_34034_reg[4] (xor_ln124_235_fu_18209_p2[4:3]),
        .\xor_ln124_171_reg_34034_reg[4]_0 (or_ln134_79_fu_13603_p3),
        .\xor_ln124_171_reg_34034_reg[7] (xor_ln124_108_reg_33282),
        .\xor_ln124_187_reg_34207_reg[2] (\xor_ln124_187_reg_34207[2]_i_2_n_0 ),
        .\xor_ln124_187_reg_34207_reg[2]_0 (\xor_ln124_187_reg_34207[2]_i_3_n_0 ),
        .\xor_ln124_187_reg_34207_reg[4] (clefia_s1_U_n_397),
        .\xor_ln124_187_reg_34207_reg[5] (\xor_ln124_187_reg_34207[5]_i_2_n_0 ),
        .\xor_ln124_187_reg_34207_reg[5]_0 (\xor_ln124_187_reg_34207[5]_i_3_n_0 ),
        .\xor_ln124_187_reg_34207_reg[7] ({xor_ln124_124_reg_33470[7:6],xor_ln124_124_reg_33470[1:0]}),
        .\xor_ln124_187_reg_34207_reg[7]_0 ({\reg_2452_reg_n_0_[7] ,\reg_2452_reg_n_0_[6] ,\reg_2452_reg_n_0_[5] ,\reg_2452_reg_n_0_[4] ,\reg_2452_reg_n_0_[3] ,\reg_2452_reg_n_0_[2] ,\reg_2452_reg_n_0_[1] ,\reg_2452_reg_n_0_[0] }),
        .\xor_ln124_188_reg_34213_reg[3] (\xor_ln124_188_reg_34213[3]_i_2_n_0 ),
        .\xor_ln124_188_reg_34213_reg[3]_0 (x_assign_114_reg_34086),
        .\xor_ln124_188_reg_34213_reg[4] (or_ln134_88_fu_14742_p3),
        .\xor_ln124_188_reg_34213_reg[4]_0 (\xor_ln124_188_reg_34213[4]_i_2_n_0 ),
        .\xor_ln124_188_reg_34213_reg[5] (\xor_ln124_188_reg_34213[5]_i_2_n_0 ),
        .\xor_ln124_188_reg_34213_reg[7] (xor_ln124_125_reg_33475),
        .\xor_ln124_188_reg_34213_reg[7]_0 ({\reg_2435_reg_n_0_[7] ,\reg_2435_reg_n_0_[6] ,\reg_2435_reg_n_0_[5] ,\reg_2435_reg_n_0_[4] ,\reg_2435_reg_n_0_[3] ,\reg_2435_reg_n_0_[2] ,\reg_2435_reg_n_0_[1] ,\reg_2435_reg_n_0_[0] }),
        .\xor_ln124_189_reg_34219_reg[7] (xor_ln124_126_reg_33480),
        .\xor_ln124_189_reg_34219_reg[7]_0 ({\reg_2427_reg_n_0_[7] ,\reg_2427_reg_n_0_[6] ,\reg_2427_reg_n_0_[5] ,\reg_2427_reg_n_0_[4] ,\reg_2427_reg_n_0_[3] ,\reg_2427_reg_n_0_[2] ,\reg_2427_reg_n_0_[1] ,\reg_2427_reg_n_0_[0] }),
        .\xor_ln124_190_reg_34225_reg[2] (\xor_ln124_190_reg_34225[2]_i_2_n_0 ),
        .\xor_ln124_190_reg_34225_reg[3] (x_assign_135_reg_34161),
        .\xor_ln124_190_reg_34225_reg[3]_0 (\xor_ln124_190_reg_34225[3]_i_2_n_0 ),
        .\xor_ln124_190_reg_34225_reg[4] (\xor_ln124_190_reg_34225[4]_i_2_n_0 ),
        .\xor_ln124_190_reg_34225_reg[5] (or_ln134_77_fu_14494_p3),
        .\xor_ln124_190_reg_34225_reg[7] (reg_2444),
        .\xor_ln124_190_reg_34225_reg[7]_0 (xor_ln124_127_reg_33485),
        .\xor_ln124_190_reg_34225_reg[7]_1 (reg_2468),
        .\xor_ln124_203_reg_34335_reg[4] (xor_ln124_140_reg_33658[4:3]),
        .\xor_ln124_204_reg_34341_reg[2] (clefia_s1_U_n_498),
        .\xor_ln124_204_reg_34341_reg[5] (or_ln134_85_fu_15398_p3),
        .\xor_ln124_204_reg_34341_reg[7] (xor_ln124_141_reg_33663),
        .\xor_ln124_206_reg_34353_reg[0] (\xor_ln124_206_reg_34353[0]_i_2_n_0 ),
        .\xor_ln124_206_reg_34353_reg[0]_0 (\xor_ln124_206_reg_34353[0]_i_3_n_0 ),
        .\xor_ln124_206_reg_34353_reg[1] (\xor_ln124_206_reg_34353[1]_i_2_n_0 ),
        .\xor_ln124_206_reg_34353_reg[1]_0 (\xor_ln124_206_reg_34353[1]_i_3_n_0 ),
        .\xor_ln124_206_reg_34353_reg[2] (clefia_s1_U_n_330),
        .\xor_ln124_206_reg_34353_reg[6] (\xor_ln124_206_reg_34353[6]_i_2_n_0 ),
        .\xor_ln124_206_reg_34353_reg[6]_0 (\xor_ln124_206_reg_34353[6]_i_3_n_0 ),
        .\xor_ln124_206_reg_34353_reg[7] (\xor_ln124_206_reg_34353[7]_i_2_n_0 ),
        .\xor_ln124_206_reg_34353_reg[7]_0 (\xor_ln124_206_reg_34353[7]_i_3_n_0 ),
        .\xor_ln124_21_reg_32497_reg[7] ({xor_ln124_45_fu_4849_p2[7:5],xor_ln124_45_fu_4849_p2[2:0]}),
        .\xor_ln124_220_reg_34469_reg[2] (clefia_s1_U_n_473),
        .\xor_ln124_220_reg_34469_reg[5] (or_ln134_93_fu_16542_p3),
        .\xor_ln124_220_reg_34469_reg[7] (reg_2483),
        .\xor_ln124_220_reg_34469_reg[7]_0 (xor_ln124_156_reg_33851),
        .\xor_ln124_222_reg_34481_reg[0] (\xor_ln124_222_reg_34481[0]_i_2_n_0 ),
        .\xor_ln124_222_reg_34481_reg[0]_0 (\xor_ln124_222_reg_34481[0]_i_3_n_0 ),
        .\xor_ln124_222_reg_34481_reg[1] (\xor_ln124_222_reg_34481[1]_i_2_n_0 ),
        .\xor_ln124_222_reg_34481_reg[1]_0 (\xor_ln124_222_reg_34481[1]_i_3_n_0 ),
        .\xor_ln124_222_reg_34481_reg[2] (clefia_s1_U_n_333),
        .\xor_ln124_222_reg_34481_reg[6] (\xor_ln124_222_reg_34481[6]_i_2_n_0 ),
        .\xor_ln124_222_reg_34481_reg[6]_0 (\xor_ln124_222_reg_34481[6]_i_3_n_0 ),
        .\xor_ln124_222_reg_34481_reg[7] (\xor_ln124_222_reg_34481[7]_i_2_n_0 ),
        .\xor_ln124_222_reg_34481_reg[7]_0 (\xor_ln124_222_reg_34481[7]_i_3_n_0 ),
        .\xor_ln124_235_reg_34596_reg[3] (clefia_s1_U_n_208),
        .\xor_ln124_235_reg_34596_reg[3]_0 (x_assign_150_reg_34508),
        .\xor_ln124_235_reg_34596_reg[4] (clefia_s1_U_n_203),
        .\xor_ln124_235_reg_34596_reg[4]_0 (xor_ln124_171_reg_34034[4:3]),
        .\xor_ln124_235_reg_34596_reg[4]_1 (reg_2500[4:3]),
        .\xor_ln124_235_reg_34596_reg[7] ({xor_ln124_299_fu_22772_p2[7],xor_ln124_299_fu_22772_p2[5:4],xor_ln124_299_fu_22772_p2[0]}),
        .\xor_ln124_236_reg_34602_reg[2] (clefia_s1_U_n_492),
        .\xor_ln124_236_reg_34602_reg[3] (x_assign_151_reg_34514),
        .\xor_ln124_236_reg_34602_reg[5] (or_ln134_101_fu_17686_p3),
        .\xor_ln124_236_reg_34602_reg[7] (xor_ln124_172_reg_34039),
        .\xor_ln124_237_reg_34608_reg[3] (clefia_s1_U_n_385),
        .\xor_ln124_237_reg_34608_reg[4] (clefia_s1_U_n_383),
        .\xor_ln124_237_reg_34608_reg[7] (xor_ln124_301_fu_22828_p2[7:5]),
        .\xor_ln124_238_reg_34614_reg[0] (\xor_ln124_238_reg_34614[0]_i_2_n_0 ),
        .\xor_ln124_238_reg_34614_reg[0]_0 (\xor_ln124_238_reg_34614[0]_i_3_n_0 ),
        .\xor_ln124_238_reg_34614_reg[1] (\xor_ln124_238_reg_34614[1]_i_2_n_0 ),
        .\xor_ln124_238_reg_34614_reg[1]_0 (\xor_ln124_238_reg_34614[1]_i_3_n_0 ),
        .\xor_ln124_238_reg_34614_reg[2] (clefia_s1_U_n_331),
        .\xor_ln124_238_reg_34614_reg[6] (\xor_ln124_238_reg_34614[6]_i_2_n_0 ),
        .\xor_ln124_238_reg_34614_reg[6]_0 (\xor_ln124_238_reg_34614[6]_i_3_n_0 ),
        .\xor_ln124_238_reg_34614_reg[7] (\xor_ln124_238_reg_34614[7]_i_2_n_0 ),
        .\xor_ln124_238_reg_34614_reg[7]_0 (\xor_ln124_238_reg_34614[7]_i_3_n_0 ),
        .\xor_ln124_252_reg_34730_reg[2] (clefia_s1_U_n_396),
        .\xor_ln124_252_reg_34730_reg[3] (x_assign_162_reg_34636),
        .\xor_ln124_252_reg_34730_reg[5] (or_ln134_109_fu_18829_p3),
        .\xor_ln124_252_reg_34730_reg[7] (xor_ln124_188_reg_34213),
        .\xor_ln124_252_reg_34730_reg[7]_0 (reg_2495),
        .\xor_ln124_253_reg_34736_reg[3] (clefia_s1_U_n_386),
        .\xor_ln124_253_reg_34736_reg[4] (clefia_s1_U_n_384),
        .\xor_ln124_253_reg_34736_reg[7] ({xor_ln124_317_fu_23960_p2[7],xor_ln124_317_fu_23960_p2[5:4],xor_ln124_317_fu_23960_p2[2],xor_ln124_317_fu_23960_p2[0]}),
        .\xor_ln124_254_reg_34742_reg[0] (\xor_ln124_254_reg_34742[0]_i_2_n_0 ),
        .\xor_ln124_254_reg_34742_reg[0]_0 (\xor_ln124_254_reg_34742[0]_i_3_n_0 ),
        .\xor_ln124_254_reg_34742_reg[1] (\xor_ln124_254_reg_34742[1]_i_2_n_0 ),
        .\xor_ln124_254_reg_34742_reg[1]_0 (\xor_ln124_254_reg_34742[1]_i_3_n_0 ),
        .\xor_ln124_254_reg_34742_reg[2] (clefia_s1_U_n_334),
        .\xor_ln124_254_reg_34742_reg[6] (\xor_ln124_254_reg_34742[6]_i_2_n_0 ),
        .\xor_ln124_254_reg_34742_reg[6]_0 (\xor_ln124_254_reg_34742[6]_i_3_n_0 ),
        .\xor_ln124_254_reg_34742_reg[7] (\xor_ln124_254_reg_34742[7]_i_2_n_0 ),
        .\xor_ln124_254_reg_34742_reg[7]_0 (\xor_ln124_254_reg_34742[7]_i_3_n_0 ),
        .\xor_ln124_268_reg_34858_reg[2] (clefia_s1_U_n_493),
        .\xor_ln124_268_reg_34858_reg[3] (x_assign_174_reg_34764),
        .\xor_ln124_268_reg_34858_reg[5] (or_ln134_117_fu_19973_p3),
        .\xor_ln124_268_reg_34858_reg[7] (xor_ln124_204_reg_34341),
        .\xor_ln124_269_reg_34864_reg[5] ({xor_ln124_333_fu_25092_p2[5],xor_ln124_333_fu_25092_p2[0]}),
        .\xor_ln124_270_reg_34870_reg[0] (\xor_ln124_270_reg_34870[0]_i_2_n_0 ),
        .\xor_ln124_270_reg_34870_reg[0]_0 (\xor_ln124_270_reg_34870[0]_i_3_n_0 ),
        .\xor_ln124_270_reg_34870_reg[1] (\xor_ln124_270_reg_34870[1]_i_2_n_0 ),
        .\xor_ln124_270_reg_34870_reg[1]_0 (\xor_ln124_270_reg_34870[1]_i_3_n_0 ),
        .\xor_ln124_270_reg_34870_reg[2] (clefia_s1_U_n_329),
        .\xor_ln124_270_reg_34870_reg[6] (\xor_ln124_270_reg_34870[6]_i_2_n_0 ),
        .\xor_ln124_270_reg_34870_reg[6]_0 (\xor_ln124_270_reg_34870[6]_i_3_n_0 ),
        .\xor_ln124_270_reg_34870_reg[7] (\xor_ln124_270_reg_34870[7]_i_2_n_0 ),
        .\xor_ln124_270_reg_34870_reg[7]_0 (\xor_ln124_270_reg_34870[7]_i_3_n_0 ),
        .\xor_ln124_284_reg_34986_reg[2] (clefia_s1_U_n_474),
        .\xor_ln124_284_reg_34986_reg[5] (or_ln134_126_fu_21123_p3),
        .\xor_ln124_284_reg_34986_reg[7] ({xor_ln124_220_reg_34469[7:5],xor_ln124_220_reg_34469[1:0]}),
        .\xor_ln124_286_reg_34998_reg[0] (\xor_ln124_286_reg_34998[0]_i_2_n_0 ),
        .\xor_ln124_286_reg_34998_reg[0]_0 (\xor_ln124_286_reg_34998[0]_i_4_n_0 ),
        .\xor_ln124_286_reg_34998_reg[1] (\xor_ln124_286_reg_34998[1]_i_2_n_0 ),
        .\xor_ln124_286_reg_34998_reg[1]_0 (\xor_ln124_286_reg_34998[1]_i_4_n_0 ),
        .\xor_ln124_286_reg_34998_reg[2] (clefia_s1_U_n_332),
        .\xor_ln124_286_reg_34998_reg[3] (x_assign_184_reg_34876[3:2]),
        .\xor_ln124_286_reg_34998_reg[6] (\xor_ln124_286_reg_34998[6]_i_2_n_0 ),
        .\xor_ln124_286_reg_34998_reg[6]_0 (\xor_ln124_286_reg_34998[6]_i_4_n_0 ),
        .\xor_ln124_286_reg_34998_reg[7] (\xor_ln124_286_reg_34998[7]_i_2_n_0 ),
        .\xor_ln124_286_reg_34998_reg[7]_0 (\xor_ln124_286_reg_34998[7]_i_4_n_0 ),
        .\xor_ln124_299_reg_35187_reg[4] (or_ln134_143_fu_22726_p3),
        .\xor_ln124_299_reg_35187_reg[5] (or_ln134_132_fu_22556_p3),
        .\xor_ln124_299_reg_35187_reg[7] ({xor_ln124_363_fu_27300_p2[7],xor_ln124_363_fu_27300_p2[4:0]}),
        .\xor_ln124_299_reg_35187_reg[7]_0 (xor_ln124_235_reg_34596),
        .\xor_ln124_301_reg_35197_reg[5] (or_ln134_131_fu_22550_p3),
        .\xor_ln124_301_reg_35197_reg[7] (xor_ln124_237_reg_34608),
        .\xor_ln124_30_reg_32515_reg[5] ({xor_ln124_94_fu_8051_p2[5],xor_ln124_94_fu_8051_p2[3]}),
        .\xor_ln124_315_reg_35375_reg[4] (or_ln134_152_fu_23864_p3),
        .\xor_ln124_315_reg_35375_reg[4]_0 (or_ln134_151_fu_23858_p3),
        .\xor_ln124_315_reg_35375_reg[7] (xor_ln124_251_reg_34724),
        .\xor_ln124_317_reg_35385_reg[5] (or_ln134_139_fu_23682_p3),
        .\xor_ln124_317_reg_35385_reg[6] (xor_ln124_381_fu_28488_p2[6:2]),
        .\xor_ln124_317_reg_35385_reg[7] (xor_ln124_253_reg_34736),
        .\xor_ln124_317_reg_35385_reg[7]_0 (reg_2412),
        .\xor_ln124_331_reg_35563_reg[7] (xor_ln124_267_reg_34852),
        .\xor_ln124_333_reg_35573_reg[7] ({xor_ln124_397_fu_29621_p2[7:5],xor_ln124_397_fu_29621_p2[1:0]}),
        .\xor_ln124_347_reg_35751_reg[7] (xor_ln124_283_reg_34980),
        .\xor_ln124_349_reg_35761_reg[7] (xor_ln124_285_reg_34992),
        .\xor_ln124_363_reg_35939_reg[7] (xor_ln124_299_reg_35187),
        .\xor_ln124_365_reg_35949_reg[4] (or_ln134_178_fu_27272_p3),
        .\xor_ln124_366_reg_35954_reg[7] (xor_ln124_406_fu_31410_p2),
        .\xor_ln124_37_reg_32686_reg[2] (\xor_ln124_37_reg_32686[2]_i_2_n_0 ),
        .\xor_ln124_37_reg_32686_reg[3] (\xor_ln124_37_reg_32686[3]_i_2_n_0 ),
        .\xor_ln124_37_reg_32686_reg[4] (\xor_ln124_37_reg_32686[4]_i_2_n_0 ),
        .\xor_ln124_37_reg_32686_reg[5] (or_ln134_13_fu_5208_p3),
        .\xor_ln124_37_reg_32686_reg[5]_0 (or_ln134_14_fu_5214_p3),
        .\xor_ln124_37_reg_32686_reg[7] (pt_load_1_reg_32098),
        .\xor_ln124_397_reg_36320_reg[7] (xor_ln124_333_reg_35573),
        .\xor_ln124_404_reg_36582_reg[5] (or_ln134_198_fu_31301_p3),
        .\xor_ln124_404_reg_36582_reg[7] (xor_ln124_364_reg_35944),
        .\xor_ln124_406_reg_36592_reg[3] (x_assign_292_reg_36518),
        .\xor_ln124_406_reg_36592_reg[7] (xor_ln124_366_reg_35954),
        .\xor_ln124_426_reg_36513_reg[7] (xor_ln124_350_reg_35766),
        .\xor_ln124_42_reg_32344_reg[3] (x_assign_5_reg_32298),
        .\xor_ln124_42_reg_32344_reg[5] ({or_ln134_3_fu_3854_p3[7:6],or_ln134_3_fu_3854_p3[1:0]}),
        .\xor_ln124_44_reg_32610_reg[6] (xor_ln124_108_fu_9127_p2[6:4]),
        .\xor_ln124_45_reg_32616_reg[7] ({xor_ln124_21_reg_32497[7:5],xor_ln124_21_reg_32497[2:0]}),
        .\xor_ln124_47_reg_32628_reg[4] ({clefia_s1_q6[7:4],clefia_s1_q6[2:0]}),
        .\xor_ln124_47_reg_32628_reg[5] (clefia_s1_U_n_157),
        .\xor_ln124_47_reg_32628_reg[7] (clefia_s1_q5),
        .\xor_ln124_47_reg_32628_reg[7]_0 ({xor_ln124_64_reg_32277[7:4],xor_ln124_64_reg_32277[2:0]}),
        .\xor_ln124_47_reg_32628_reg[7]_1 ({or_ln134_3_reg_32492[7:4],or_ln134_3_reg_32492[2:0]}),
        .\xor_ln124_47_reg_32628_reg[7]_2 ({or_ln134_1_reg_32487[7:4],or_ln134_1_reg_32487[2:0]}),
        .\xor_ln124_60_reg_32760_reg[7] ({xor_ln124_124_fu_10259_p2[7],xor_ln124_124_fu_10259_p2[5],xor_ln124_124_fu_10259_p2[2:0]}),
        .\xor_ln124_61_reg_32728_reg[5] (clefia_s1_U_n_395),
        .\xor_ln124_62_reg_32765_reg[7] ({\reg_2419_reg_n_0_[7] ,\reg_2419_reg_n_0_[6] ,\reg_2419_reg_n_0_[5] ,\reg_2419_reg_n_0_[4] ,\reg_2419_reg_n_0_[3] ,\reg_2419_reg_n_0_[2] ,\reg_2419_reg_n_0_[1] ,\reg_2419_reg_n_0_[0] }),
        .\xor_ln124_62_reg_32765_reg[7]_0 (pt_load_2_reg_32129),
        .\xor_ln124_62_reg_32765_reg[7]_1 (reg_2405),
        .\xor_ln124_62_reg_32765_reg[7]_2 (or_ln134_25_reg_32718),
        .\xor_ln124_63_reg_32734_reg[2] (clefia_s1_U_n_335),
        .\xor_ln124_63_reg_32734_reg[3] (clefia_s1_U_n_339),
        .\xor_ln124_63_reg_32734_reg[4] (clefia_s1_U_n_336),
        .\xor_ln124_63_reg_32734_reg[7] (clefia_s1_q4),
        .\xor_ln124_63_reg_32734_reg[7]_0 (pt_load_3_reg_32160),
        .\xor_ln124_64_reg_32277_reg[3] (x_assign_9_reg_32237),
        .\xor_ln124_64_reg_32277_reg[5] ({or_ln134_1_fu_3848_p3[7:6],or_ln134_1_fu_3848_p3[1:0]}),
        .\xor_ln124_76_reg_32922_reg[4] (or_ln134_31_fu_6817_p3),
        .\xor_ln124_78_reg_32932_reg[5] (or_ln134_19_reg_32796),
        .\xor_ln124_78_reg_32932_reg[5]_0 (or_ln134_20_reg_32814),
        .\xor_ln124_78_reg_32932_reg[7] (zext_ln152_9_fu_11509_p1),
        .\xor_ln124_92_reg_33094_reg[3] (x_assign_42_reg_32974),
        .\xor_ln124_94_reg_33104_reg[3] (x_assign_62_reg_33032),
        .\xor_ln124_94_reg_33104_reg[3]_0 (x_assign_60_reg_33010),
        .\xor_ln124_94_reg_33104_reg[5] (or_ln134_27_reg_32968),
        .\xor_ln124_94_reg_33104_reg[5]_0 (or_ln134_28_reg_32986),
        .\xor_ln124_94_reg_33104_reg[7] ({xor_ln124_157_fu_12573_p2[7:6],xor_ln124_157_fu_12573_p2[4],xor_ln124_157_fu_12573_p2[2]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s1_ROM_AUTO_1R clefia_s1_U
       (.ADDRBWRADDR({control_s_axi_U_n_0,control_s_axi_U_n_1,control_s_axi_U_n_2,control_s_axi_U_n_3,control_s_axi_U_n_4,control_s_axi_U_n_5,control_s_axi_U_n_6,control_s_axi_U_n_7}),
        .D(xor_ln124_47_fu_4908_p2[3]),
        .DOADO(q0_reg_3),
        .DOBDO({q2_reg_2[7:4],q2_reg_2[0]}),
        .Q(xor_ln124_220_reg_34469),
        .\ap_CS_fsm_reg[15] ({clefia_s1_U_n_307,clefia_s1_U_n_308,clefia_s1_U_n_309,clefia_s1_U_n_310,clefia_s1_U_n_311,clefia_s1_U_n_312,clefia_s1_U_n_313,clefia_s1_U_n_314}),
        .\ap_CS_fsm_reg[1] (clefia_s1_U_n_276),
        .\ap_CS_fsm_reg[3] (clefia_s1_U_n_304),
        .\ap_CS_fsm_reg[9] ({clefia_s1_U_n_71,clefia_s1_U_n_72,clefia_s1_U_n_73,clefia_s1_U_n_74,clefia_s1_U_n_75,clefia_s1_U_n_76,clefia_s1_U_n_77,clefia_s1_U_n_78}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(clefia_s1_U_n_51),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg({clefia_s1_U_n_103,clefia_s1_U_n_104,clefia_s1_U_n_105,clefia_s1_U_n_106,clefia_s1_U_n_107,clefia_s1_U_n_108,clefia_s1_U_n_109,clefia_s1_U_n_110}),
        .ap_enable_reg_pp0_iter3_reg_0(clefia_s1_U_n_261),
        .ap_enable_reg_pp0_iter3_reg_1(clefia_s1_U_n_277),
        .ap_enable_reg_pp0_iter3_reg_2(clefia_s1_U_n_278),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter4_reg(clefia_s1_U_n_262),
        .ce011(ce011),
        .ce16(ce16),
        .ce24(ce24),
        .ce411(ce411),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce2(clefia_s0_ce2),
        .clefia_s1_address01(clefia_s1_address01),
        .clefia_s1_address0113_out(clefia_s1_address0113_out),
        .clefia_s1_address0114_out(clefia_s1_address0114_out),
        .clefia_s1_address0115_out(clefia_s1_address0115_out),
        .clefia_s1_address0116_out(clefia_s1_address0116_out),
        .clefia_s1_address0117_out(clefia_s1_address0117_out),
        .clefia_s1_address0119_out(clefia_s1_address0119_out),
        .clefia_s1_address0120_out(clefia_s1_address0120_out),
        .clefia_s1_address0121_out(clefia_s1_address0121_out),
        .clefia_s1_address0122_out(clefia_s1_address0122_out),
        .clefia_s1_address0123_out(clefia_s1_address0123_out),
        .clefia_s1_address21(clefia_s1_address21),
        .clefia_s1_address2110_out(clefia_s1_address2110_out),
        .clefia_s1_address2111_out(clefia_s1_address2111_out),
        .clefia_s1_address2112_out(clefia_s1_address2112_out),
        .clefia_s1_address217_out(clefia_s1_address217_out),
        .clefia_s1_address218_out(clefia_s1_address218_out),
        .clefia_s1_address219_out(clefia_s1_address219_out),
        .clefia_s1_address41(clefia_s1_address41),
        .clefia_s1_address412_out(clefia_s1_address412_out),
        .clefia_s1_address413_out(clefia_s1_address413_out),
        .clefia_s1_address414_out(clefia_s1_address414_out),
        .clefia_s1_address415_out(clefia_s1_address415_out),
        .clefia_s1_address416_out(clefia_s1_address416_out),
        .clefia_s1_ce5(clefia_s1_ce5),
        .clefia_s1_ce6(clefia_s1_ce6),
        .ct_address0127_out(ct_address0127_out),
        .ct_address0129_out(ct_address0129_out),
        .ct_ce08(ct_ce08),
        .or_ln134_100_fu_17680_p3(or_ln134_100_fu_17680_p3),
        .or_ln134_102_fu_17692_p3(or_ln134_102_fu_17692_p3),
        .or_ln134_107_fu_18817_p3(or_ln134_107_fu_18817_p3),
        .or_ln134_108_fu_18823_p3(or_ln134_108_fu_18823_p3),
        .or_ln134_10_fu_3985_p3(or_ln134_10_fu_3985_p3),
        .or_ln134_110_fu_18835_p3(or_ln134_110_fu_18835_p3),
        .or_ln134_115_fu_19961_p3(or_ln134_115_fu_19961_p3),
        .or_ln134_116_fu_19967_p3(or_ln134_116_fu_19967_p3),
        .or_ln134_118_fu_19979_p3(or_ln134_118_fu_19979_p3),
        .or_ln134_11_fu_5671_p3(or_ln134_11_fu_5671_p3),
        .or_ln134_123_fu_21105_p3(or_ln134_123_fu_21105_p3),
        .or_ln134_124_fu_21111_p3(or_ln134_124_fu_21111_p3),
        .or_ln134_125_fu_21117_p3(or_ln134_125_fu_21117_p3[7:3]),
        .or_ln134_12_reg_32680(or_ln134_12_reg_32680),
        .or_ln134_133_fu_22562_p3(or_ln134_133_fu_22562_p3),
        .or_ln134_134_fu_22568_p3(or_ln134_134_fu_22568_p3),
        .or_ln134_140_fu_23688_p3(or_ln134_140_fu_23688_p3),
        .or_ln134_141_fu_23694_p3(or_ln134_141_fu_23694_p3),
        .or_ln134_142_fu_23700_p3(or_ln134_142_fu_23700_p3),
        .or_ln134_144_fu_22732_p3(or_ln134_144_fu_22732_p3),
        .or_ln134_145_fu_22738_p3(or_ln134_145_fu_22738_p3),
        .or_ln134_146_fu_22744_p3(or_ln134_146_fu_22744_p3),
        .or_ln134_147_fu_24814_p3(or_ln134_147_fu_24814_p3),
        .or_ln134_148_fu_24820_p3(or_ln134_148_fu_24820_p3),
        .or_ln134_149_fu_24826_p3(or_ln134_149_fu_24826_p3),
        .or_ln134_153_fu_23870_p3(or_ln134_153_fu_23870_p3),
        .or_ln134_154_fu_23876_p3(or_ln134_154_fu_23876_p3),
        .or_ln134_155_fu_25946_p3({or_ln134_155_fu_25946_p3[7],or_ln134_155_fu_25946_p3[5:2]}),
        .or_ln134_156_fu_25952_p3({or_ln134_156_fu_25952_p3[7:2],or_ln134_156_fu_25952_p3[0]}),
        .or_ln134_157_fu_25958_p3(or_ln134_157_fu_25958_p3),
        .or_ln134_158_fu_25964_p3({or_ln134_158_fu_25964_p3[7:2],or_ln134_158_fu_25964_p3[0]}),
        .or_ln134_159_fu_24990_p3(or_ln134_159_fu_24990_p3),
        .or_ln134_160_fu_24996_p3(or_ln134_160_fu_24996_p3),
        .or_ln134_161_fu_25002_p3(or_ln134_161_fu_25002_p3),
        .or_ln134_163_fu_27078_p3(or_ln134_163_fu_27078_p3),
        .or_ln134_164_fu_27084_p3(or_ln134_164_fu_27084_p3),
        .or_ln134_165_fu_27090_p3(or_ln134_165_fu_27090_p3),
        .or_ln134_167_fu_26122_p3({or_ln134_167_fu_26122_p3[7],or_ln134_167_fu_26122_p3[4:2]}),
        .or_ln134_168_fu_26128_p3({or_ln134_168_fu_26128_p3[7],or_ln134_168_fu_26128_p3[4:2]}),
        .or_ln134_169_fu_26134_p3(or_ln134_169_fu_26134_p3),
        .or_ln134_170_fu_26140_p3(or_ln134_170_fu_26140_p3),
        .or_ln134_171_fu_28210_p3({or_ln134_171_fu_28210_p3[7],or_ln134_171_fu_28210_p3[5:2]}),
        .or_ln134_172_fu_28216_p3({or_ln134_172_fu_28216_p3[7:2],or_ln134_172_fu_28216_p3[0]}),
        .or_ln134_173_fu_28222_p3(or_ln134_173_fu_28222_p3),
        .or_ln134_174_fu_28228_p3({or_ln134_174_fu_28228_p3[7:2],or_ln134_174_fu_28228_p3[0]}),
        .or_ln134_175_fu_27254_p3(or_ln134_175_fu_27254_p3),
        .or_ln134_176_fu_27260_p3(or_ln134_176_fu_27260_p3),
        .or_ln134_177_fu_27266_p3(or_ln134_177_fu_27266_p3),
        .or_ln134_179_fu_29342_p3(or_ln134_179_fu_29342_p3),
        .or_ln134_180_fu_29348_p3(or_ln134_180_fu_29348_p3),
        .or_ln134_181_fu_29354_p3(or_ln134_181_fu_29354_p3),
        .or_ln134_183_fu_28386_p3({or_ln134_183_fu_28386_p3[7],or_ln134_183_fu_28386_p3[4:2]}),
        .or_ln134_184_fu_28392_p3({or_ln134_184_fu_28392_p3[7],or_ln134_184_fu_28392_p3[4:2]}),
        .or_ln134_185_fu_28398_p3(or_ln134_185_fu_28398_p3),
        .or_ln134_186_fu_28404_p3(or_ln134_186_fu_28404_p3),
        .or_ln134_187_fu_30475_p3(or_ln134_187_fu_30475_p3),
        .or_ln134_188_fu_30481_p3(or_ln134_188_fu_30481_p3),
        .or_ln134_189_fu_30487_p3(or_ln134_189_fu_30487_p3[7:6]),
        .or_ln134_190_fu_30493_p3(or_ln134_190_fu_30493_p3[7:6]),
        .or_ln134_191_fu_29518_p3(or_ln134_191_fu_29518_p3),
        .or_ln134_192_fu_29524_p3(or_ln134_192_fu_29524_p3),
        .or_ln134_193_fu_29530_p3(or_ln134_193_fu_29530_p3),
        .or_ln134_195_fu_31283_p3(or_ln134_195_fu_31283_p3),
        .or_ln134_196_fu_31289_p3(or_ln134_196_fu_31289_p3),
        .or_ln134_197_fu_31295_p3(or_ln134_197_fu_31295_p3[7:6]),
        .or_ln134_21_reg_32826(or_ln134_21_reg_32826),
        .or_ln134_22_reg_32832(or_ln134_22_reg_32832),
        .or_ln134_29_reg_32998(or_ln134_29_reg_32998),
        .or_ln134_30_reg_33004(or_ln134_30_reg_33004),
        .or_ln134_32_fu_6823_p3(or_ln134_32_fu_6823_p3),
        .or_ln134_33_fu_6829_p3(or_ln134_33_fu_6829_p3),
        .or_ln134_34_fu_6835_p3(or_ln134_34_fu_6835_p3),
        .or_ln134_37_fu_8917_p3(or_ln134_37_fu_8917_p3),
        .or_ln134_38_fu_8923_p3(or_ln134_38_fu_8923_p3),
        .or_ln134_40_fu_7955_p3(or_ln134_40_fu_7955_p3),
        .or_ln134_41_fu_7961_p3(or_ln134_41_fu_7961_p3),
        .or_ln134_42_fu_7967_p3(or_ln134_42_fu_7967_p3),
        .or_ln134_45_fu_10049_p3(or_ln134_45_fu_10049_p3),
        .or_ln134_46_fu_10055_p3(or_ln134_46_fu_10055_p3),
        .or_ln134_48_fu_9087_p3(or_ln134_48_fu_9087_p3),
        .or_ln134_49_fu_9093_p3(or_ln134_49_fu_9093_p3),
        .or_ln134_50_fu_9099_p3(or_ln134_50_fu_9099_p3),
        .or_ln134_53_fu_11181_p3(or_ln134_53_fu_11181_p3),
        .or_ln134_54_fu_11187_p3(or_ln134_54_fu_11187_p3),
        .or_ln134_56_fu_10219_p3(or_ln134_56_fu_10219_p3),
        .or_ln134_57_fu_10225_p3(or_ln134_57_fu_10225_p3),
        .or_ln134_58_fu_10231_p3(or_ln134_58_fu_10231_p3),
        .or_ln134_59_fu_12295_p3(or_ln134_59_fu_12295_p3),
        .or_ln134_60_fu_12301_p3(or_ln134_60_fu_12301_p3),
        .or_ln134_64_fu_11351_p3(or_ln134_64_fu_11351_p3),
        .or_ln134_65_fu_11357_p3(or_ln134_65_fu_11357_p3),
        .or_ln134_66_fu_11363_p3(or_ln134_66_fu_11363_p3),
        .or_ln134_68_fu_13433_p3(or_ln134_68_fu_13433_p3),
        .or_ln134_69_fu_13439_p3(or_ln134_69_fu_13439_p3),
        .or_ln134_70_fu_13445_p3(or_ln134_70_fu_13445_p3),
        .or_ln134_71_fu_12471_p3(or_ln134_71_fu_12471_p3),
        .or_ln134_73_fu_12483_p3(or_ln134_73_fu_12483_p3),
        .or_ln134_74_fu_12489_p3(or_ln134_74_fu_12489_p3),
        .or_ln134_75_fu_14482_p3(or_ln134_75_fu_14482_p3),
        .or_ln134_76_fu_14488_p3(or_ln134_76_fu_14488_p3),
        .or_ln134_78_fu_14500_p3({or_ln134_78_fu_14500_p3[7:6],or_ln134_78_fu_14500_p3[1:0]}),
        .or_ln134_80_fu_13609_p3(or_ln134_80_fu_13609_p3),
        .or_ln134_81_fu_13615_p3(or_ln134_81_fu_13615_p3),
        .or_ln134_82_fu_13621_p3(or_ln134_82_fu_13621_p3),
        .or_ln134_83_fu_15386_p3(or_ln134_83_fu_15386_p3),
        .or_ln134_84_fu_15392_p3(or_ln134_84_fu_15392_p3),
        .or_ln134_86_fu_15404_p3({or_ln134_86_fu_15404_p3[7:3],or_ln134_86_fu_15404_p3[1:0]}),
        .or_ln134_8_fu_3979_p3(or_ln134_8_fu_3979_p3),
        .or_ln134_91_fu_16530_p3(or_ln134_91_fu_16530_p3),
        .or_ln134_92_fu_16536_p3(or_ln134_92_fu_16536_p3),
        .or_ln134_94_fu_16548_p3({or_ln134_94_fu_16548_p3[7:3],or_ln134_94_fu_16548_p3[1:0]}),
        .or_ln134_99_fu_17674_p3(or_ln134_99_fu_17674_p3),
        .p_40_in(p_40_in),
        .p_43_in(p_43_in),
        .p_54_in(p_54_in),
        .\pt_load_11_reg_32288_reg[7] (xor_ln124_31_fu_4095_p2),
        .\pt_load_8_reg_32191_reg[7] (xor_ln124_28_fu_4013_p2),
        .\pt_load_9_reg_32222_reg[7] (xor_ln124_29_fu_4040_p2),
        .q0_reg_0({clefia_s1_U_n_63,clefia_s1_U_n_64,clefia_s1_U_n_65,clefia_s1_U_n_66,clefia_s1_U_n_67,clefia_s1_U_n_68,clefia_s1_U_n_69,clefia_s1_U_n_70}),
        .q0_reg_1({clefia_s1_U_n_95,clefia_s1_U_n_96,clefia_s1_U_n_97,clefia_s1_U_n_98,clefia_s1_U_n_99,clefia_s1_U_n_100,clefia_s1_U_n_101,clefia_s1_U_n_102}),
        .q0_reg_2({x_assign_311_fu_31890_p3[4],clefia_s1_U_n_504,clefia_s1_U_n_505,clefia_s1_U_n_506}),
        .q0_reg_3(x_assign_311_fu_31890_p3[3:2]),
        .q0_reg_4({x_assign_119_fu_14202_p3[4],clefia_s1_U_n_522,clefia_s1_U_n_523,clefia_s1_U_n_524}),
        .q0_reg_5(x_assign_119_fu_14202_p3[3:2]),
        .q0_reg_i_147_0(or_ln134_194_fu_29536_p3),
        .q0_reg_i_148_0(or_ln134_162_fu_25008_p3),
        .q0_reg_i_158_0(x_assign_268_reg_36167),
        .q0_reg_i_186__0_0(xor_ln124_79_reg_32937),
        .q0_reg_i_189_0(xor_ln124_15_reg_32413),
        .q0_reg_i_193_0(xor_ln124_317_reg_35385),
        .q0_reg_i_193_1(xor_ln124_285_reg_34992),
        .q0_reg_i_193_2(xor_ln124_301_reg_35197),
        .q0_reg_i_194_0(xor_ln124_253_reg_34736),
        .q0_reg_i_194_1(xor_ln124_269_reg_34864),
        .q0_reg_i_223_0(x_assign_220_reg_35415),
        .q0_reg_i_249_0({\reg_2452_reg_n_0_[7] ,\reg_2452_reg_n_0_[6] ,\reg_2452_reg_n_0_[5] ,\reg_2452_reg_n_0_[4] ,\reg_2452_reg_n_0_[3] ,\reg_2452_reg_n_0_[2] ,\reg_2452_reg_n_0_[1] ,\reg_2452_reg_n_0_[0] }),
        .q0_reg_i_249_1(xor_ln124_334_reg_35578),
        .q0_reg_i_284__0_0(xor_ln124_238_reg_34614),
        .q0_reg_i_29__0_0(xor_ln124_126_reg_33480),
        .q0_reg_i_64__0_0(xor_ln124_110_reg_33292),
        .q0_reg_i_66_0(xor_ln124_333_reg_35573),
        .q0_reg_i_73_0(or_ln134_67_fu_13427_p3),
        .q3_reg_0({q3_reg_1[7:4],q3_reg_1[0]}),
        .q3_reg_1(q1_reg_0),
        .q3_reg_10({clefia_s1_U_n_515,clefia_s1_U_n_516,clefia_s1_U_n_517}),
        .q3_reg_11({clefia_s1_U_n_527,clefia_s1_U_n_528,clefia_s1_U_n_529,clefia_s1_U_n_530,clefia_s1_U_n_531,clefia_s1_U_n_532,clefia_s1_U_n_533,clefia_s1_U_n_534}),
        .q3_reg_12(clefia_s0_U_n_102),
        .q3_reg_13(control_s_axi_U_n_116),
        .q3_reg_14(control_s_axi_U_n_117),
        .q3_reg_15(control_s_axi_U_n_118),
        .q3_reg_16(control_s_axi_U_n_119),
        .q3_reg_17(control_s_axi_U_n_120),
        .q3_reg_18(control_s_axi_U_n_121),
        .q3_reg_19(control_s_axi_U_n_122),
        .q3_reg_2(p_1_in),
        .q3_reg_20(xor_ln124_284_reg_34986),
        .q3_reg_21(clefia_s0_U_n_529),
        .q3_reg_3({clefia_s1_U_n_87,clefia_s1_U_n_88,clefia_s1_U_n_89,clefia_s1_U_n_90,clefia_s1_U_n_91,clefia_s1_U_n_92,clefia_s1_U_n_93,clefia_s1_U_n_94}),
        .q3_reg_4({clefia_s1_U_n_315,clefia_s1_U_n_316,clefia_s1_U_n_317,clefia_s1_U_n_318,clefia_s1_U_n_319,clefia_s1_U_n_320,clefia_s1_U_n_321,clefia_s1_U_n_322}),
        .q3_reg_5(clefia_s1_U_n_367),
        .q3_reg_6({clefia_s1_U_n_368,clefia_s1_U_n_369,clefia_s1_U_n_370}),
        .q3_reg_7({clefia_s1_U_n_371,clefia_s1_U_n_372}),
        .q3_reg_8({clefia_s1_U_n_373,clefia_s1_U_n_374,clefia_s1_U_n_375}),
        .q3_reg_9({clefia_s1_U_n_512,clefia_s1_U_n_513,clefia_s1_U_n_514}),
        .q3_reg_i_104_0(or_ln134_139_fu_23682_p3),
        .q3_reg_i_113_0(or_ln134_143_fu_22726_p3),
        .q3_reg_i_115__0_0(x_assign_54_reg_33150),
        .q3_reg_i_117_0(x_assign_42_reg_32974),
        .q3_reg_i_153_0(xor_ln124_347_reg_35751),
        .q3_reg_i_181_0(x_assign_102_reg_33902),
        .q3_reg_i_185__0_0(x_assign_241_reg_35485),
        .q3_reg_i_20__0_0(xor_ln124_94_reg_33104),
        .q3_reg_i_20__0_1(xor_ln124_108_reg_33282),
        .q3_reg_i_216_0(xor_ln124_236_reg_34602),
        .q3_reg_i_21__0_0(xor_ln124_331_reg_35563),
        .q3_reg_i_280_0(xor_ln124_316_reg_35380),
        .q3_reg_i_281_0(xor_ln124_332_reg_35568),
        .q3_reg_i_282_0(xor_ln124_300_reg_35192),
        .q3_reg_i_283_0(xor_ln124_268_reg_34858),
        .q3_reg_i_294_0(or_ln134_182_fu_29360_p3),
        .q3_reg_i_30__0_0(or_ln134_55_fu_10213_p3),
        .q3_reg_i_30__0_1(or_ln134_63_fu_11345_p3),
        .q3_reg_i_30__0_2(or_ln134_47_fu_9081_p3),
        .q3_reg_i_31__0_0(or_ln134_39_fu_7949_p3),
        .q3_reg_i_52__0_0(xor_ln124_124_reg_33470),
        .q3_reg_i_64__0_0(or_ln134_79_fu_13603_p3),
        .q3_reg_i_67_0(x_assign_151_reg_34514),
        .q3_reg_i_69_0(x_assign_162_reg_34636),
        .q3_reg_i_84__0_0(xor_ln124_11_reg_32355),
        .q3_reg_i_87_0(xor_ln124_315_reg_35375),
        .q3_reg_i_87_1(xor_ln124_283_reg_34980),
        .q3_reg_i_87_2(xor_ln124_299_reg_35187),
        .q3_reg_i_88_0(xor_ln124_251_reg_34724),
        .q3_reg_i_88_1(xor_ln124_267_reg_34852),
        .q4_reg_0(clefia_s1_q4),
        .q4_reg_1({clefia_s1_q6[7:4],clefia_s1_q6[2:0]}),
        .q4_reg_10(clefia_s1_U_n_331),
        .q4_reg_11(clefia_s1_U_n_332),
        .q4_reg_12(clefia_s1_U_n_333),
        .q4_reg_13(clefia_s1_U_n_334),
        .q4_reg_14(xor_ln124_45_fu_4849_p2[4:3]),
        .q4_reg_15(clefia_s1_U_n_376),
        .q4_reg_16({clefia_s1_U_n_377,clefia_s1_U_n_378,clefia_s1_U_n_379,clefia_s1_U_n_380}),
        .q4_reg_17({clefia_s1_U_n_381,clefia_s1_U_n_382}),
        .q4_reg_18({clefia_s1_U_n_393,clefia_s1_U_n_394}),
        .q4_reg_19(clefia_s1_U_n_395),
        .q4_reg_2({xor_ln124_253_fu_19413_p2[7:5],xor_ln124_253_fu_19413_p2[2:0]}),
        .q4_reg_20({clefia_s1_U_n_457,clefia_s1_U_n_458,clefia_s1_U_n_459}),
        .q4_reg_21({clefia_s1_U_n_460,clefia_s1_U_n_461}),
        .q4_reg_22({clefia_s1_U_n_462,clefia_s1_U_n_463,clefia_s1_U_n_464}),
        .q4_reg_23(clefia_s0_U_n_57),
        .q4_reg_24(clefia_s0_U_n_58),
        .q4_reg_25(clefia_s0_U_n_143),
        .q4_reg_26(xor_ln124_190_reg_34225),
        .q4_reg_27(xor_ln124_47_reg_32628),
        .q4_reg_28(clefia_s0_U_n_530),
        .q4_reg_3(xor_ln124_46_fu_4878_p2),
        .q4_reg_4(clefia_s1_U_n_157),
        .q4_reg_5({xor_ln124_237_fu_18269_p2[7:5],xor_ln124_237_fu_18269_p2[2:0]}),
        .q4_reg_6(clefia_s1_U_n_203),
        .q4_reg_7(clefia_s1_U_n_208),
        .q4_reg_8(clefia_s1_U_n_329),
        .q4_reg_9(clefia_s1_U_n_330),
        .q4_reg_i_26_0(xor_ln124_62_reg_32765),
        .q4_reg_i_26_1(xor_ln124_30_reg_32515),
        .q4_reg_i_26_2(xor_ln124_46_reg_32622),
        .q4_reg_i_28__0_0(pt_load_2_reg_32129),
        .q4_reg_i_28__0_1(xor_ln124_14_reg_32381),
        .q4_reg_i_29_0(xor_ln124_92_reg_33094),
        .q4_reg_i_29_1(xor_ln124_78_reg_32932),
        .q4_reg_i_31_0(xor_ln124_206_reg_34353),
        .q4_reg_i_31_1(xor_ln124_222_reg_34481),
        .q4_reg_i_31_2(xor_ln124_261_reg_34965),
        .q4_reg_i_31_3(xor_ln124_237_reg_34608),
        .q4_reg_i_36__0_0(or_ln134_43_fu_10037_p3),
        .q4_reg_i_36__0_1(or_ln134_44_fu_10043_p3),
        .q5_reg_0(clefia_s1_q5),
        .q5_reg_1(clefia_s1_U_n_202),
        .q5_reg_10(xor_ln124_61_fu_5635_p2[4:3]),
        .q5_reg_11(clefia_s1_U_n_335),
        .q5_reg_12(clefia_s1_U_n_336),
        .q5_reg_13(clefia_s1_U_n_339),
        .q5_reg_14(xor_ln124_45_reg_32616),
        .q5_reg_2({clefia_s1_U_n_204,clefia_s1_U_n_205,clefia_s1_U_n_206,clefia_s1_U_n_207}),
        .q5_reg_3({clefia_s1_U_n_209,clefia_s1_U_n_210}),
        .q5_reg_4({clefia_s1_U_n_211,clefia_s1_U_n_212}),
        .q5_reg_5({xor_ln124_235_fu_18209_p2[7:5],xor_ln124_235_fu_18209_p2[2:0]}),
        .q5_reg_6(xor_ln124_203_fu_15922_p2),
        .q5_reg_7(xor_ln124_267_fu_20497_p2),
        .q5_reg_8(xor_ln124_283_fu_21608_p2),
        .q5_reg_9(xor_ln124_219_fu_17066_p2),
        .q5_reg_i_10_0(reg_2405),
        .q5_reg_i_10_1(xor_ln124_28_reg_32503),
        .q5_reg_i_10_2(xor_ln124_5_reg_32328),
        .q5_reg_i_10_3(pt_load_reg_32083_pp0_iter1_reg),
        .q5_reg_i_13_0(xor_ln124_60_reg_32760),
        .q5_reg_i_13_1(xor_ln124_44_reg_32610),
        .q5_reg_i_13_2(xor_ln124_76_reg_32922),
        .q5_reg_i_15_0(xor_ln124_188_reg_34213),
        .q5_reg_i_15_1(xor_ln124_204_reg_34341),
        .q5_reg_i_15_2(xor_ln124_235_reg_34596),
        .q5_reg_i_20__0_0(or_ln134_28_reg_32986),
        .q5_reg_i_20__0_1(or_ln134_27_reg_32968),
        .q5_reg_i_20__0_2(or_ln134_20_reg_32814),
        .q5_reg_i_20__0_3(or_ln134_19_reg_32796),
        .q5_reg_i_22_0(or_ln134_36_fu_8911_p3),
        .q5_reg_i_22_1(or_ln134_35_fu_8905_p3),
        .q5_reg_i_22_2(or_ln134_52_fu_11175_p3),
        .q5_reg_i_22_3(or_ln134_51_fu_11169_p3),
        .q5_reg_i_23_0(or_ln134_132_fu_22556_p3),
        .q5_reg_i_23_1(or_ln134_131_fu_22550_p3),
        .q5_reg_i_28__0_0(x_assign_30_reg_32802),
        .q5_reg_i_28__0_1(x_assign_19_reg_32675),
        .q5_reg_i_30_0(x_assign_66_reg_33338),
        .reg_2392133_out(reg_2392133_out),
        .\reg_2398_reg[7] ({xor_ln124_316_fu_23932_p2[7],xor_ln124_316_fu_23932_p2[4:3],xor_ln124_316_fu_23932_p2[0]}),
        .\reg_2398_reg[7]_0 ({xor_ln124_172_fu_13677_p2[7],xor_ln124_172_fu_13677_p2[2]}),
        .reg_24051(reg_24051),
        .reg_2405121_out(reg_2405121_out),
        .\reg_2405_reg[0] ({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .reg_24121(reg_24121),
        .reg_2412120_out(reg_2412120_out),
        .\reg_2412_reg[1] (clefia_s1_U_n_292),
        .\reg_2412_reg[3] (clefia_s1_U_n_296),
        .\reg_2412_reg[3]_0 (xor_ln124_163_fu_14527_p2),
        .\reg_2412_reg[4] (clefia_s1_U_n_297),
        .\reg_2412_reg[4]_0 (clefia_s1_U_n_397),
        .\reg_2412_reg[5] (clefia_s1_U_n_298),
        .\reg_2412_reg[6] (clefia_s1_U_n_299),
        .\reg_2412_reg[7] (clefia_s1_U_n_300),
        .\reg_2419_reg[5] (xor_ln124_77_fu_6891_p2[5:4]),
        .\reg_2419_reg[7] ({xor_ln124_318_fu_23988_p2[7],xor_ln124_318_fu_23988_p2[2],xor_ln124_318_fu_23988_p2[0]}),
        .\reg_2419_reg[7]_0 ({xor_ln124_93_fu_8023_p2[7],xor_ln124_93_fu_8023_p2[5],xor_ln124_93_fu_8023_p2[2]}),
        .reg_24271(reg_24271),
        .reg_2427118_out(reg_2427118_out),
        .\reg_2435_reg[0] (xor_ln124_109_fu_9155_p2[0]),
        .\reg_2435_reg[5] (xor_ln124_380_fu_28460_p2[5:1]),
        .\reg_2435_reg[6] ({xor_ln124_364_fu_27328_p2[6:4],xor_ln124_364_fu_27328_p2[1]}),
        .\reg_2435_reg[6]_0 ({xor_ln124_348_fu_26196_p2[6:4],xor_ln124_348_fu_26196_p2[1:0]}),
        .\reg_2435_reg[7] (xor_ln124_30_fu_4068_p2),
        .\reg_2435_reg[7]_0 ({xor_ln124_95_fu_8079_p2[7:6],xor_ln124_95_fu_8079_p2[3]}),
        .\reg_2435_reg[7]_1 ({xor_ln124_334_fu_25120_p2[7:5],xor_ln124_334_fu_25120_p2[0]}),
        .\reg_2444_reg[3] ({xor_ln124_111_fu_9211_p2[3],xor_ln124_111_fu_9211_p2[0]}),
        .\reg_2444_reg[4] (xor_ln124_396_fu_29593_p2[4:0]),
        .\reg_2444_reg[7] ({xor_ln124_366_fu_27384_p2[7],xor_ln124_366_fu_27384_p2[4:0]}),
        .\reg_2452_reg[2] (clefia_s1_U_n_474),
        .\reg_2452_reg[6] ({xor_ln124_398_fu_29649_p2[6],xor_ln124_398_fu_29649_p2[2:1]}),
        .reg_24591(reg_24591),
        .reg_2459112_out(reg_2459112_out),
        .\reg_2459_reg[0] (\reg_2459[7]_i_7_n_0 ),
        .reg_24681(reg_24681),
        .reg_246817_out(reg_246817_out),
        .reg_24761(reg_24761),
        .\reg_2476_reg[7] (xor_ln124_285_fu_21668_p2),
        .\reg_2483_reg[2] (clefia_s1_U_n_498),
        .reg_24891(reg_24891),
        .\reg_2489_reg[7] (xor_ln124_251_fu_19353_p2),
        .\reg_2489_reg[7]_0 (xor_ln124_405_fu_31383_p2),
        .\reg_2495_reg[2] (clefia_s1_U_n_396),
        .\reg_2495_reg[2]_0 (clefia_s1_U_n_492),
        .\reg_2495_reg[2]_1 (clefia_s1_U_n_493),
        .\reg_2495_reg[5] (xor_ln124_206_fu_16012_p2[5:3]),
        .\reg_2500_reg[3] (clefia_s1_U_n_386),
        .\reg_2500_reg[4] (clefia_s1_U_n_384),
        .\reg_2500_reg[7] (xor_ln124_269_fu_20557_p2),
        .\reg_2500_reg[7]_0 (xor_ln124_221_fu_17126_p2),
        .\trunc_ln134_219_reg_34285_reg[3] (xor_ln124_204_fu_15952_p2[4:3]),
        .\trunc_ln134_239_reg_34413_reg[3] (xor_ln124_220_fu_17096_p2[4:3]),
        .\trunc_ln134_259_reg_34546_reg[5] (xor_ln124_236_fu_18239_p2[4:3]),
        .\trunc_ln134_274_reg_34648_reg[5] (xor_ln124_252_fu_19383_p2[4:3]),
        .\trunc_ln134_294_reg_34776_reg[5] (xor_ln124_268_fu_20527_p2[4:3]),
        .\trunc_ln134_317_reg_34920_reg[3] (xor_ln124_284_fu_21638_p2[4:3]),
        .\x_74_reg_33668_reg[7] (xor_ln124_205_fu_15982_p2),
        .x_assign_100_reg_33886(x_assign_100_reg_33886),
        .x_assign_103_reg_33908({x_assign_103_reg_33908[7:6],x_assign_103_reg_33908[3:0]}),
        .x_assign_105_reg_33924({x_assign_105_reg_33924[7:6],x_assign_105_reg_33924[3:0]}),
        .x_assign_108_reg_33762(x_assign_108_reg_33762[7]),
        .x_assign_110_reg_33784({x_assign_110_reg_33784[7:4],x_assign_110_reg_33784[0]}),
        .x_assign_112_reg_34070({x_assign_112_reg_34070[7:6],x_assign_112_reg_34070[3:0]}),
        .x_assign_117_reg_34108(x_assign_117_reg_34108),
        .x_assign_121_reg_33956(x_assign_121_reg_33956),
        .x_assign_122_reg_33972(x_assign_122_reg_33972[7]),
        .x_assign_123_reg_33988({x_assign_123_reg_33988[7],x_assign_123_reg_33988[3:1]}),
        .x_assign_124_reg_34231({x_assign_124_reg_34231[7:6],x_assign_124_reg_34231[3:0]}),
        .x_assign_129_reg_34269(x_assign_129_reg_34269),
        .x_assign_136_reg_34359({x_assign_136_reg_34359[7:6],x_assign_136_reg_34359[3:0]}),
        .x_assign_13_reg_32466(x_assign_13_reg_32466),
        .x_assign_141_reg_34397(x_assign_141_reg_34397),
        .x_assign_148_reg_34492({x_assign_148_reg_34492[7:6],x_assign_148_reg_34492[3:0]}),
        .x_assign_153_reg_34530(x_assign_153_reg_34530),
        .x_assign_15_reg_32392({x_assign_15_reg_32392[7],x_assign_15_reg_32392[3:1]}),
        .x_assign_160_reg_34620({x_assign_160_reg_34620[7:6],x_assign_160_reg_34620[3:0]}),
        .x_assign_165_reg_34658(x_assign_165_reg_34658),
        .x_assign_16_reg_32594({x_assign_16_reg_32594[7:6],x_assign_16_reg_32594[3:0]}),
        .x_assign_172_reg_34748({x_assign_172_reg_34748[7:6],x_assign_172_reg_34748[3:0]}),
        .x_assign_177_reg_34786(x_assign_177_reg_34786),
        .x_assign_186_reg_34892(x_assign_186_reg_34892),
        .x_assign_187_reg_34898({x_assign_187_reg_34898[7:6],x_assign_187_reg_34898[3:0]}),
        .x_assign_189_reg_34914({x_assign_189_reg_34914[7:6],x_assign_189_reg_34914[3:0]}),
        .x_assign_18_reg_32639(x_assign_18_reg_32639),
        .x_assign_196_reg_35055(x_assign_196_reg_35055),
        .x_assign_199_reg_35077(x_assign_199_reg_35077),
        .x_assign_201_reg_35019({x_assign_201_reg_35019[7:6],x_assign_201_reg_35019[3:0]}),
        .x_assign_208_reg_35227(x_assign_208_reg_35227),
        .x_assign_213_reg_35265({x_assign_213_reg_35265[7:6],x_assign_213_reg_35265[3:0]}),
        .x_assign_217_reg_35109(x_assign_217_reg_35109),
        .x_assign_219_reg_35141({x_assign_219_reg_35141[7],x_assign_219_reg_35141[3:1]}),
        .x_assign_21_reg_32548(x_assign_21_reg_32548),
        .x_assign_222_reg_35431(x_assign_222_reg_35431),
        .x_assign_223_reg_35437({x_assign_223_reg_35437[7:6],x_assign_223_reg_35437[3:0]}),
        .x_assign_225_reg_35453({x_assign_225_reg_35453[7:6],x_assign_225_reg_35453[3:0]}),
        .x_assign_229_reg_35297(x_assign_229_reg_35297),
        .x_assign_230_reg_35313({x_assign_230_reg_35313[7:4],x_assign_230_reg_35313[0]}),
        .x_assign_231_reg_35329({x_assign_231_reg_35329[7],x_assign_231_reg_35329[3:1]}),
        .x_assign_232_reg_35603({x_assign_232_reg_35603[7:6],x_assign_232_reg_35603[4:0]}),
        .x_assign_234_reg_35619({x_assign_234_reg_35619[7],x_assign_234_reg_35619[3:0]}),
        .x_assign_235_reg_35625({x_assign_235_reg_35625[7],x_assign_235_reg_35625[3:0]}),
        .x_assign_237_reg_35641({x_assign_237_reg_35641[7:6],x_assign_237_reg_35641[3:0]}),
        .x_assign_240_reg_35479({x_assign_240_reg_35479[7:4],x_assign_240_reg_35479[0]}),
        .x_assign_242_reg_35501(x_assign_242_reg_35501[7]),
        .x_assign_243_reg_35517({x_assign_243_reg_35517[7],x_assign_243_reg_35517[3:1]}),
        .x_assign_246_reg_35807(x_assign_246_reg_35807),
        .x_assign_247_reg_35813({x_assign_247_reg_35813[7:6],x_assign_247_reg_35813[3:0]}),
        .x_assign_249_reg_35829({x_assign_249_reg_35829[7:6],x_assign_249_reg_35829[3:0]}),
        .x_assign_252_reg_35667(x_assign_252_reg_35667[7]),
        .x_assign_253_reg_35673({x_assign_253_reg_35673[7],x_assign_253_reg_35673[5:0]}),
        .x_assign_254_reg_35689({x_assign_254_reg_35689[7],x_assign_254_reg_35689[5:4],x_assign_254_reg_35689[0]}),
        .x_assign_255_reg_35705({x_assign_255_reg_35705[7],x_assign_255_reg_35705[3:1]}),
        .x_assign_256_reg_35979({x_assign_256_reg_35979[7:6],x_assign_256_reg_35979[4:0]}),
        .x_assign_258_reg_35995({x_assign_258_reg_35995[7],x_assign_258_reg_35995[3:0]}),
        .x_assign_259_reg_36001({x_assign_259_reg_36001[7],x_assign_259_reg_36001[3:0]}),
        .x_assign_261_reg_36017({x_assign_261_reg_36017[7:6],x_assign_261_reg_36017[3:0]}),
        .x_assign_264_reg_35855({x_assign_264_reg_35855[7:4],x_assign_264_reg_35855[0]}),
        .x_assign_266_reg_35877(x_assign_266_reg_35877[7]),
        .x_assign_267_reg_35893({x_assign_267_reg_35893[7],x_assign_267_reg_35893[3:1]}),
        .x_assign_270_reg_36183(x_assign_270_reg_36183),
        .x_assign_271_reg_36189({x_assign_271_reg_36189[7:6],x_assign_271_reg_36189[3:0]}),
        .x_assign_273_reg_36205({x_assign_273_reg_36205[7:6],x_assign_273_reg_36205[3:0]}),
        .x_assign_276_reg_36043(x_assign_276_reg_36043[7]),
        .x_assign_277_reg_36049({x_assign_277_reg_36049[7],x_assign_277_reg_36049[5:0]}),
        .x_assign_278_reg_36065({x_assign_278_reg_36065[7],x_assign_278_reg_36065[5:4],x_assign_278_reg_36065[0]}),
        .x_assign_279_reg_36081({x_assign_279_reg_36081[7],x_assign_279_reg_36081[3:1]}),
        .x_assign_280_reg_36350({x_assign_280_reg_36350[7:6],x_assign_280_reg_36350[3:0]}),
        .x_assign_282_reg_36366({x_assign_282_reg_36366[7:6],x_assign_282_reg_36366[3:0]}),
        .x_assign_283_reg_36372({x_assign_283_reg_36372[7:6],x_assign_283_reg_36372[3:0]}),
        .x_assign_285_reg_36388({x_assign_285_reg_36388[7:6],x_assign_285_reg_36388[3:0]}),
        .x_assign_288_reg_36231({x_assign_288_reg_36231[7:4],x_assign_288_reg_36231[0]}),
        .x_assign_28_reg_32790(x_assign_28_reg_32790),
        .x_assign_290_reg_36253(x_assign_290_reg_36253[7]),
        .x_assign_291_reg_36269({x_assign_291_reg_36269[7],x_assign_291_reg_36269[3:1]}),
        .x_assign_295_reg_36540(x_assign_295_reg_36540[7:6]),
        .x_assign_297_reg_36556({x_assign_297_reg_36556[7:6],x_assign_297_reg_36556[3:0]}),
        .x_assign_302_fu_30323_p3(x_assign_302_fu_30323_p3),
        .x_assign_31_reg_32808(x_assign_31_reg_32808),
        .x_assign_33_reg_32820({x_assign_33_reg_32820[7:6],x_assign_33_reg_32820[3:0]}),
        .x_assign_40_reg_32962(x_assign_40_reg_32962),
        .x_assign_43_reg_32980(x_assign_43_reg_32980),
        .x_assign_45_reg_32992({x_assign_45_reg_32992[7:6],x_assign_45_reg_32992[3:0]}),
        .x_assign_48_fu_6403_p3(x_assign_48_fu_6403_p3),
        .x_assign_49_reg_32844(x_assign_49_reg_32844),
        .x_assign_50_fu_6521_p3(x_assign_50_fu_6521_p3),
        .x_assign_51_reg_32876({x_assign_51_reg_32876[7],x_assign_51_reg_32876[3:1]}),
        .x_assign_52_reg_33134(x_assign_52_reg_33134),
        .x_assign_55_reg_33156(x_assign_55_reg_33156),
        .x_assign_57_reg_33172({x_assign_57_reg_33172[7:6],x_assign_57_reg_33172[3:0]}),
        .x_assign_61_reg_33016(x_assign_61_reg_33016),
        .x_assign_63_reg_33048({x_assign_63_reg_33048[7],x_assign_63_reg_33048[3:1]}),
        .x_assign_64_reg_33322(x_assign_64_reg_33322),
        .x_assign_67_reg_33344(x_assign_67_reg_33344),
        .x_assign_69_reg_33360({x_assign_69_reg_33360[7:6],x_assign_69_reg_33360[3:0]}),
        .x_assign_73_reg_33204(x_assign_73_reg_33204),
        .x_assign_75_reg_33236({x_assign_75_reg_33236[7],x_assign_75_reg_33236[3:1]}),
        .x_assign_76_reg_33510(x_assign_76_reg_33510),
        .x_assign_79_reg_33532(x_assign_79_reg_33532),
        .x_assign_81_reg_33548({x_assign_81_reg_33548[7:6],x_assign_81_reg_33548[3:0]}),
        .x_assign_85_reg_33392(x_assign_85_reg_33392),
        .x_assign_87_reg_33424({x_assign_87_reg_33424[7],x_assign_87_reg_33424[3:1]}),
        .x_assign_88_reg_33698({x_assign_88_reg_33698[7:6],x_assign_88_reg_33698[3:0]}),
        .x_assign_90_reg_33714(x_assign_90_reg_33714),
        .x_assign_93_reg_33736(x_assign_93_reg_33736),
        .x_assign_97_reg_33580(x_assign_97_reg_33580),
        .x_assign_99_reg_33612({x_assign_99_reg_33612[7],x_assign_99_reg_33612[3:1]}),
        .\xor_ln124_111_reg_33297_reg[7] ({xor_ln124_174_fu_13733_p2[7:6],xor_ln124_174_fu_13733_p2[4],xor_ln124_174_fu_13733_p2[2:0]}),
        .\xor_ln124_125_reg_33475_reg[7] (xor_ln124_61_reg_32728),
        .\xor_ln124_125_reg_33475_reg[7]_0 ({\reg_2435_reg_n_0_[7] ,\reg_2435_reg_n_0_[6] ,\reg_2435_reg_n_0_[5] ,\reg_2435_reg_n_0_[4] ,\reg_2435_reg_n_0_[3] ,\reg_2435_reg_n_0_[2] ,\reg_2435_reg_n_0_[1] ,\reg_2435_reg_n_0_[0] }),
        .\xor_ln124_127_reg_33485_reg[7] (xor_ln124_63_reg_32734),
        .\xor_ln124_127_reg_33485_reg[7]_0 (reg_2444),
        .\xor_ln124_141_reg_33663_reg[3] (x_assign_78_reg_33526),
        .\xor_ln124_141_reg_33663_reg[7] (xor_ln124_77_reg_32927),
        .\xor_ln124_156_reg_33851_reg[2] (clefia_s1_U_n_473),
        .\xor_ln124_156_reg_33851_reg[3] (x_assign_91_reg_33720),
        .\xor_ln124_156_reg_33851_reg[4] (or_ln134_72_fu_12477_p3),
        .\xor_ln124_156_reg_33851_reg[7] (xor_ln124_93_reg_33099),
        .\xor_ln124_158_reg_33861_reg[3] (x_assign_109_reg_33768),
        .\xor_ln124_158_reg_33861_reg[3]_0 (x_assign_111_reg_33800),
        .\xor_ln124_158_reg_33861_reg[5] (xor_ln124_222_fu_17156_p2[5:3]),
        .\xor_ln124_158_reg_33861_reg[5]_0 (or_ln134_62_fu_12313_p3),
        .\xor_ln124_158_reg_33861_reg[5]_1 (or_ln134_61_fu_12307_p3),
        .\xor_ln124_158_reg_33861_reg[7] ({\reg_2459_reg_n_0_[7] ,\reg_2459_reg_n_0_[6] ,\reg_2459_reg_n_0_[5] ,\reg_2459_reg_n_0_[4] ,\reg_2459_reg_n_0_[3] ,\reg_2459_reg_n_0_[2] ,\reg_2459_reg_n_0_[1] ,\reg_2459_reg_n_0_[0] }),
        .\xor_ln124_158_reg_33861_reg[7]_0 (xor_ln124_95_reg_33109),
        .\xor_ln124_15_reg_32413_reg[6] ({xor_ln124_79_fu_6947_p2[6],xor_ln124_79_fu_6947_p2[2]}),
        .\xor_ln124_172_reg_34039_reg[7] ({\reg_2427_reg_n_0_[7] ,\reg_2427_reg_n_0_[6] ,\reg_2427_reg_n_0_[5] ,\reg_2427_reg_n_0_[4] ,\reg_2427_reg_n_0_[3] ,\reg_2427_reg_n_0_[2] ,\reg_2427_reg_n_0_[1] ,\reg_2427_reg_n_0_[0] }),
        .\xor_ln124_172_reg_34039_reg[7]_0 (xor_ln124_109_reg_33287),
        .\xor_ln124_174_reg_34050_reg[5] (xor_ln124_238_fu_18299_p2[5:3]),
        .\xor_ln124_174_reg_34050_reg[7] (xor_ln124_111_reg_33297),
        .\xor_ln124_187_reg_34207_reg[3] (x_assign_115_reg_34092),
        .\xor_ln124_187_reg_34207_reg[3]_0 (x_assign_114_reg_34086),
        .\xor_ln124_190_reg_34225_reg[5] (xor_ln124_254_fu_19443_p2[5:3]),
        .\xor_ln124_203_reg_34335_reg[0] (clefia_s0_U_n_444),
        .\xor_ln124_203_reg_34335_reg[1] (clefia_s0_U_n_443),
        .\xor_ln124_203_reg_34335_reg[3] (clefia_s0_U_n_524),
        .\xor_ln124_203_reg_34335_reg[4] (clefia_s0_U_n_523),
        .\xor_ln124_203_reg_34335_reg[5] (clefia_s0_U_n_93),
        .\xor_ln124_203_reg_34335_reg[6] (clefia_s0_U_n_439),
        .\xor_ln124_203_reg_34335_reg[7] (reg_2468),
        .\xor_ln124_203_reg_34335_reg[7]_0 (clefia_s0_U_n_438),
        .\xor_ln124_203_reg_34335_reg[7]_1 (xor_ln124_140_reg_33658),
        .\xor_ln124_204_reg_34341_reg[3] (x_assign_127_reg_34253),
        .\xor_ln124_204_reg_34341_reg[3]_0 (clefia_s0_U_n_513),
        .\xor_ln124_204_reg_34341_reg[3]_1 (x_assign_126_reg_34247),
        .\xor_ln124_204_reg_34341_reg[4] (clefia_s0_U_n_84),
        .\xor_ln124_204_reg_34341_reg[4]_0 (xor_ln124_141_reg_33663[4:2]),
        .\xor_ln124_205_reg_34347_reg[3] (clefia_s0_U_n_517),
        .\xor_ln124_205_reg_34347_reg[4] (clefia_s0_U_n_511),
        .\xor_ln124_205_reg_34347_reg[7] (x_74_reg_33668),
        .\xor_ln124_206_reg_34353_reg[3] (clefia_s0_U_n_456),
        .\xor_ln124_206_reg_34353_reg[4] (clefia_s0_U_n_452),
        .\xor_ln124_206_reg_34353_reg[5] (xor_ln124_270_fu_20587_p2[5:3]),
        .\xor_ln124_206_reg_34353_reg[5]_0 (reg_2495[5:2]),
        .\xor_ln124_206_reg_34353_reg[5]_1 (or_ln134_85_fu_15398_p3),
        .\xor_ln124_206_reg_34353_reg[5]_2 (xor_ln124_143_reg_33673[5:2]),
        .\xor_ln124_20_reg_32455_reg[7] (xor_ln124_44_fu_4820_p2),
        .\xor_ln124_219_reg_34463_reg[3] (clefia_s0_U_n_528),
        .\xor_ln124_219_reg_34463_reg[7] (clefia_s0_q5),
        .\xor_ln124_219_reg_34463_reg[7]_0 (xor_ln124_155_reg_33846),
        .\xor_ln124_220_reg_34469_reg[3] (clefia_s0_U_n_498),
        .\xor_ln124_220_reg_34469_reg[3]_0 (x_assign_139_reg_34381),
        .\xor_ln124_220_reg_34469_reg[3]_1 (x_assign_138_reg_34375),
        .\xor_ln124_220_reg_34469_reg[4] (clefia_s0_U_n_82),
        .\xor_ln124_220_reg_34469_reg[4]_0 (xor_ln124_156_reg_33851[4:2]),
        .\xor_ln124_221_reg_34475_reg[3] (clefia_s0_U_n_477),
        .\xor_ln124_221_reg_34475_reg[4] (clefia_s0_U_n_476),
        .\xor_ln124_221_reg_34475_reg[7] (xor_ln124_157_reg_33856),
        .\xor_ln124_222_reg_34481_reg[3] (clefia_s0_U_n_449),
        .\xor_ln124_222_reg_34481_reg[4] (clefia_s0_U_n_448),
        .\xor_ln124_222_reg_34481_reg[5] (xor_ln124_286_fu_21698_p2[5:3]),
        .\xor_ln124_222_reg_34481_reg[5]_0 (xor_ln124_158_reg_33861[5:2]),
        .\xor_ln124_222_reg_34481_reg[5]_1 (or_ln134_93_fu_16542_p3[5]),
        .\xor_ln124_235_reg_34596_reg[7] (xor_ln124_171_reg_34034),
        .\xor_ln124_236_reg_34602_reg[3] (clefia_s0_U_n_503),
        .\xor_ln124_236_reg_34602_reg[3]_0 (x_assign_150_reg_34508),
        .\xor_ln124_236_reg_34602_reg[4] (clefia_s0_U_n_80),
        .\xor_ln124_236_reg_34602_reg[4]_0 (xor_ln124_172_reg_34039[4:2]),
        .\xor_ln124_236_reg_34602_reg[6] ({xor_ln124_300_fu_22800_p2[6:5],xor_ln124_300_fu_22800_p2[3:1]}),
        .\xor_ln124_237_reg_34608_reg[5] (clefia_s0_U_n_78),
        .\xor_ln124_237_reg_34608_reg[7] (z_102_reg_34487),
        .\xor_ln124_237_reg_34608_reg[7]_0 (xor_ln124_173_reg_34044),
        .\xor_ln124_238_reg_34614_reg[3] (clefia_s0_U_n_455),
        .\xor_ln124_238_reg_34614_reg[4] (xor_ln124_302_fu_22856_p2[4]),
        .\xor_ln124_238_reg_34614_reg[4]_0 (clefia_s0_U_n_451),
        .\xor_ln124_238_reg_34614_reg[5] (xor_ln124_174_reg_34050[5:2]),
        .\xor_ln124_238_reg_34614_reg[5]_0 (or_ln134_101_fu_17686_p3),
        .\xor_ln124_251_reg_34724_reg[2] (clefia_s0_U_n_442),
        .\xor_ln124_251_reg_34724_reg[3] (clefia_s0_U_n_441),
        .\xor_ln124_251_reg_34724_reg[4] (clefia_s0_U_n_440),
        .\xor_ln124_251_reg_34724_reg[7] (xor_ln124_187_reg_34207),
        .\xor_ln124_251_reg_34724_reg[7]_0 (reg_2489),
        .\xor_ln124_252_reg_34730_reg[3] (clefia_s0_U_n_435),
        .\xor_ln124_252_reg_34730_reg[3]_0 (x_assign_163_reg_34642),
        .\xor_ln124_252_reg_34730_reg[4] (clefia_s0_U_n_83),
        .\xor_ln124_253_reg_34736_reg[5] (clefia_s0_U_n_76),
        .\xor_ln124_253_reg_34736_reg[7] (reg_2500),
        .\xor_ln124_253_reg_34736_reg[7]_0 (xor_ln124_189_reg_34219),
        .\xor_ln124_254_reg_34742_reg[3] (clefia_s0_U_n_324),
        .\xor_ln124_254_reg_34742_reg[4] (clefia_s0_q4),
        .\xor_ln124_254_reg_34742_reg[4]_0 (clefia_s0_U_n_323),
        .\xor_ln124_254_reg_34742_reg[5] (reg_2505[5:2]),
        .\xor_ln124_254_reg_34742_reg[5]_0 (or_ln134_109_fu_18829_p3),
        .\xor_ln124_267_reg_34852_reg[3] (x_assign_174_reg_34764),
        .\xor_ln124_267_reg_34852_reg[7] (xor_ln124_203_reg_34335),
        .\xor_ln124_268_reg_34858_reg[3] (clefia_s0_U_n_512),
        .\xor_ln124_268_reg_34858_reg[3]_0 (x_assign_175_reg_34770),
        .\xor_ln124_268_reg_34858_reg[4] (clefia_s0_U_n_79),
        .\xor_ln124_268_reg_34858_reg[5] ({xor_ln124_332_fu_25064_p2[5:4],xor_ln124_332_fu_25064_p2[2:0]}),
        .\xor_ln124_269_reg_34864_reg[3] (clefia_s0_U_n_518),
        .\xor_ln124_269_reg_34864_reg[4] (clefia_s0_U_n_514),
        .\xor_ln124_269_reg_34864_reg[5] (clefia_s0_U_n_77),
        .\xor_ln124_269_reg_34864_reg[7] (xor_ln124_205_reg_34347),
        .\xor_ln124_270_reg_34870_reg[3] (clefia_s0_U_n_457),
        .\xor_ln124_270_reg_34870_reg[4] (clefia_s0_U_n_453),
        .\xor_ln124_270_reg_34870_reg[5] (or_ln134_117_fu_19973_p3),
        .\xor_ln124_270_reg_34870_reg[5]_0 (clefia_s0_U_n_90),
        .\xor_ln124_283_reg_34980_reg[4] (clefia_s0_U_n_525),
        .\xor_ln124_283_reg_34980_reg[7] (xor_ln124_219_reg_34463),
        .\xor_ln124_284_reg_34986_reg[3] (clefia_s0_U_n_499),
        .\xor_ln124_284_reg_34986_reg[4] (clefia_s0_U_n_81),
        .\xor_ln124_285_reg_34992_reg[2] (x_assign_184_reg_34876[2:0]),
        .\xor_ln124_285_reg_34992_reg[3] (clefia_s0_U_n_479),
        .\xor_ln124_285_reg_34992_reg[4] (clefia_s0_U_n_478),
        .\xor_ln124_285_reg_34992_reg[7] (xor_ln124_221_reg_34475),
        .\xor_ln124_286_reg_34998_reg[3] (clefia_s0_U_n_454),
        .\xor_ln124_286_reg_34998_reg[4] (clefia_s0_U_n_450),
        .\xor_ln124_286_reg_34998_reg[5] (or_ln134_126_fu_21123_p3),
        .\xor_ln124_286_reg_34998_reg[5]_0 (reg_2483[5:2]),
        .\xor_ln124_286_reg_34998_reg[7] ({xor_ln124_350_fu_26252_p2[7:6],xor_ln124_350_fu_26252_p2[3:2]}),
        .\xor_ln124_28_reg_32503_reg[4] (or_ln134_5_fu_3889_p3),
        .\xor_ln124_28_reg_32503_reg[7] (pt_load_8_reg_32191),
        .\xor_ln124_29_reg_32509_reg[2] (\xor_ln124_29_reg_32509[2]_i_2_n_0 ),
        .\xor_ln124_29_reg_32509_reg[5] (\xor_ln124_29_reg_32509[5]_i_2_n_0 ),
        .\xor_ln124_29_reg_32509_reg[7] (reg_2392),
        .\xor_ln124_29_reg_32509_reg[7]_0 (pt_load_9_reg_32222),
        .\xor_ln124_300_reg_35192_reg[3] (x_assign_198_reg_35071),
        .\xor_ln124_30_reg_32515_reg[2] (\xor_ln124_30_reg_32515[2]_i_2_n_0 ),
        .\xor_ln124_30_reg_32515_reg[3] (x_assign_12_reg_32424),
        .\xor_ln124_30_reg_32515_reg[3]_0 (\xor_ln124_30_reg_32515[3]_i_2_n_0 ),
        .\xor_ln124_30_reg_32515_reg[4] (\xor_ln124_30_reg_32515[4]_i_2_n_0 ),
        .\xor_ln124_30_reg_32515_reg[7] (pt_load_10_reg_32252),
        .\xor_ln124_316_reg_35380_reg[3] (x_assign_211_reg_35249),
        .\xor_ln124_316_reg_35380_reg[3]_0 (x_assign_210_reg_35243),
        .\xor_ln124_316_reg_35380_reg[4] (or_ln134_152_fu_23864_p3),
        .\xor_ln124_316_reg_35380_reg[4]_0 (or_ln134_151_fu_23858_p3),
        .\xor_ln124_316_reg_35380_reg[7] (xor_ln124_252_reg_34730),
        .\xor_ln124_316_reg_35380_reg[7]_0 (reg_2398),
        .\xor_ln124_318_reg_35390_reg[7] ({xor_ln124_382_fu_28516_p2[7],xor_ln124_382_fu_28516_p2[5],xor_ln124_382_fu_28516_p2[2:0]}),
        .\xor_ln124_318_reg_35390_reg[7]_0 (xor_ln124_254_reg_34742),
        .\xor_ln124_318_reg_35390_reg[7]_1 ({\reg_2419_reg_n_0_[7] ,\reg_2419_reg_n_0_[6] ,\reg_2419_reg_n_0_[5] ,\reg_2419_reg_n_0_[4] ,\reg_2419_reg_n_0_[3] ,\reg_2419_reg_n_0_[2] ,\reg_2419_reg_n_0_[1] ,\reg_2419_reg_n_0_[0] }),
        .\xor_ln124_31_reg_32521_reg[7] (pt_load_11_reg_32288),
        .\xor_ln124_332_reg_35568_reg[5] (or_ln134_150_fu_24832_p3),
        .\xor_ln124_334_reg_35578_reg[7] (xor_ln124_270_reg_34870),
        .\xor_ln124_350_reg_35766_reg[7] (xor_ln124_286_reg_34998),
        .\xor_ln124_364_reg_35944_reg[5] (or_ln134_166_fu_27096_p3),
        .\xor_ln124_366_reg_35954_reg[3] (x_assign_244_reg_35791),
        .\xor_ln124_366_reg_35954_reg[3]_0 (x_assign_265_reg_35861),
        .\xor_ln124_366_reg_35954_reg[4] (or_ln134_178_fu_27272_p3),
        .\xor_ln124_366_reg_35954_reg[7] (xor_ln124_302_reg_35202),
        .\xor_ln124_382_reg_36142_reg[7] ({\reg_2476_reg_n_0_[7] ,\reg_2476_reg_n_0_[6] ,\reg_2476_reg_n_0_[5] ,\reg_2476_reg_n_0_[4] ,\reg_2476_reg_n_0_[3] ,\reg_2476_reg_n_0_[2] ,\reg_2476_reg_n_0_[1] ,\reg_2476_reg_n_0_[0] }),
        .\xor_ln124_382_reg_36142_reg[7]_0 (xor_ln124_318_reg_35390),
        .\xor_ln124_396_reg_36315_reg[3] (x_assign_289_reg_36237),
        .xor_ln124_403_fu_31328_p2(xor_ln124_403_fu_31328_p2),
        .\xor_ln124_405_reg_36587_reg[3] (x_assign_292_reg_36518),
        .\xor_ln124_405_reg_36587_reg[7] (xor_ln124_365_reg_35949),
        .\xor_ln124_425_reg_36508_reg[7] (reg_2412),
        .\xor_ln124_425_reg_36508_reg[7]_0 (xor_ln124_349_reg_35761),
        .\xor_ln124_44_reg_32610_reg[5] (clefia_s0_U_n_95),
        .\xor_ln124_44_reg_32610_reg[7] (xor_ln124_20_reg_32455),
        .\xor_ln124_45_reg_32616_reg[4] (xor_ln124_21_reg_32497[4:3]),
        .\xor_ln124_46_reg_32622_reg[3] (clefia_s0_U_n_502),
        .\xor_ln124_46_reg_32622_reg[4] (clefia_s0_U_n_501),
        .\xor_ln124_46_reg_32622_reg[5] (clefia_s0_U_n_85),
        .\xor_ln124_46_reg_32622_reg[7] (xor_ln124_22_reg_32537),
        .\xor_ln124_47_reg_32628_reg[3] (xor_ln124_23_fu_4327_p2[3]),
        .\xor_ln124_47_reg_32628_reg[3]_0 (clefia_s0_U_n_500),
        .\xor_ln124_61_reg_32728_reg[3] (clefia_s0_U_n_384),
        .\xor_ln124_61_reg_32728_reg[3]_0 (clefia_s0_U_n_249),
        .\xor_ln124_61_reg_32728_reg[4] (clefia_s0_U_n_383),
        .\xor_ln124_61_reg_32728_reg[4]_0 (clefia_s0_U_n_94),
        .\xor_ln124_61_reg_32728_reg[5] ({q3_reg[7],q3_reg[3:2]}),
        .\xor_ln124_61_reg_32728_reg[7] ({xor_ln124_125_fu_10287_p2[7:5],xor_ln124_125_fu_10287_p2[2]}),
        .\xor_ln124_63_reg_32734_reg[4] (or_ln134_13_fu_5208_p3[4:2]),
        .\xor_ln124_63_reg_32734_reg[4]_0 (or_ln134_14_fu_5214_p3[4:2]),
        .\xor_ln124_63_reg_32734_reg[7] ({xor_ln124_127_fu_10343_p2[7:6],xor_ln124_127_fu_10343_p2[3],xor_ln124_127_fu_10343_p2[1:0]}),
        .\xor_ln124_77_reg_32927_reg[4] (or_ln134_31_fu_6817_p3),
        .\xor_ln124_77_reg_32927_reg[7] ({xor_ln124_141_fu_11419_p2[7],xor_ln124_141_fu_11419_p2[3:1]}),
        .\xor_ln124_79_reg_32937_reg[5] ({xor_ln124_143_fu_11475_p2[5:4],xor_ln124_143_fu_11475_p2[1]}),
        .\xor_ln124_93_reg_33099_reg[7] ({xor_ln124_156_fu_12545_p2[7:6],xor_ln124_156_fu_12545_p2[4:2]}),
        .\xor_ln124_93_reg_33099_reg[7]_0 (xor_ln124_29_reg_32509),
        .\xor_ln124_95_reg_33109_reg[7] ({xor_ln124_158_fu_12601_p2[7:5],xor_ln124_158_fu_12601_p2[3],xor_ln124_158_fu_12601_p2[0]}),
        .\xor_ln124_95_reg_33109_reg[7]_0 (xor_ln124_31_reg_32521),
        .\z_102_reg_34487_reg[3] (clefia_s1_U_n_385),
        .\z_102_reg_34487_reg[4] (clefia_s1_U_n_383));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi control_s_axi_U
       (.ADDRBWRADDR({control_s_axi_U_n_0,control_s_axi_U_n_1,control_s_axi_U_n_2,control_s_axi_U_n_3,control_s_axi_U_n_4,control_s_axi_U_n_5,control_s_axi_U_n_6,control_s_axi_U_n_7}),
        .D(xor_ln124_23_fu_4327_p2),
        .E(pt_ce04),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[13] ({control_s_axi_U_n_92,ap_NS_fsm}),
        .\ap_CS_fsm_reg[15] (control_s_axi_U_n_97),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_4_n_0 ),
        .\ap_CS_fsm_reg[4] (control_s_axi_U_n_105),
        .\ap_CS_fsm_reg[6] (reg_2427),
        .\ap_CS_fsm_reg[7] (reg_2419),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(pt_ce014),
        .ap_enable_reg_pp0_iter0_reg_reg_0(pt_ce011),
        .ap_enable_reg_pp0_iter0_reg_reg_1(pt_ce010),
        .ap_enable_reg_pp0_iter0_reg_reg_2(pt_ce015),
        .ap_enable_reg_pp0_iter0_reg_reg_3(pt_ce012),
        .ap_enable_reg_pp0_iter0_reg_reg_4(pt_ce01),
        .ap_enable_reg_pp0_iter0_reg_reg_5(reg_2435),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(reg_23880),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(control_s_axi_U_n_102),
        .ap_enable_reg_pp0_iter3_reg_0(control_s_axi_U_n_109),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce24(ce24),
        .clefia_s0_address61(clefia_s0_address61),
        .clefia_s0_ce4(clefia_s0_ce4),
        .clefia_s0_ce6(clefia_s0_ce6),
        .clefia_s1_address2111_out(clefia_s1_address2111_out),
        .clefia_s1_address2112_out(clefia_s1_address2112_out),
        .clefia_s1_ce5(clefia_s1_ce5),
        .clefia_s1_ce6(clefia_s1_ce6),
        .ct_address01(ct_address01),
        .ct_address0127_out(ct_address0127_out),
        .ct_address0129_out(ct_address0129_out),
        .ct_address0130_out(ct_address0130_out),
        .ct_ce08(ct_ce08),
        .int_ap_start_reg_0(control_s_axi_U_n_128),
        .interrupt(interrupt),
        .mem_reg_0_3_7_7_i_1(xor_ln124_422_reg_36675),
        .mem_reg_0_3_7_7_i_1_0(xor_ln124_404_reg_36582),
        .mem_reg_0_3_7_7_i_1_1(xor_ln124_398_reg_36325),
        .mem_reg_0_3_7_7_i_1_2(xor_ln124_423_reg_36498),
        .mem_reg_0_3_7_7_i_1_3(xor_ln124_405_reg_36587),
        .mem_reg_0_3_7_7_i_1_4(xor_ln124_406_reg_36592),
        .mem_reg_0_3_7_7_i_1_5(xor_ln124_397_reg_36320),
        .mem_reg_0_3_7_7_i_1_6(xor_ln124_396_reg_36315),
        .mem_reg_0_3_7_7_i_3(reg_2483),
        .mem_reg_0_3_7_7_i_5(xor_ln124_426_reg_36513),
        .mem_reg_0_3_7_7_i_5_0(xor_ln124_424_reg_36503),
        .mem_reg_0_3_7_7_i_5_1(xor_ln124_425_reg_36508),
        .mem_reg_0_3_7_7_i_5_2(xor_ln124_429_reg_36690),
        .mem_reg_0_3_7_7_i_5_3(xor_ln124_427_reg_36680),
        .mem_reg_0_3_7_7_i_5_4(xor_ln124_428_reg_36685),
        .mem_reg_0_3_7_7_i_7(xor_ln124_331_reg_35563),
        .or_ln134_179_fu_29342_p3(or_ln134_179_fu_29342_p3),
        .or_ln134_180_fu_29348_p3(or_ln134_180_fu_29348_p3),
        .or_ln134_191_fu_29518_p3(or_ln134_191_fu_29518_p3),
        .or_ln134_192_fu_29524_p3(or_ln134_192_fu_29524_p3),
        .or_ln134_195_fu_31283_p3(or_ln134_195_fu_31283_p3),
        .or_ln134_196_fu_31289_p3(or_ln134_196_fu_31289_p3),
        .\or_ln134_9_reg_32445_reg[7] (xor_ln124_22_fu_4132_p2),
        .or_ln_fu_3477_p3(or_ln_fu_3477_p3),
        .p_40_in(p_40_in),
        .pt_ce01540_out(pt_ce01540_out),
        .pt_q0(pt_q0),
        .q3_reg(xor_ln124_21_reg_32497),
        .q3_reg_0(xor_ln124_173_reg_34044),
        .q3_reg_1(xor_ln124_14_reg_32381),
        .q3_reg_2(xor_ln124_5_reg_32328),
        .q3_reg_i_54(xor_ln124_363_reg_35939),
        .q3_reg_i_54_0({\reg_2476_reg_n_0_[7] ,\reg_2476_reg_n_0_[6] ,\reg_2476_reg_n_0_[5] ,\reg_2476_reg_n_0_[4] ,\reg_2476_reg_n_0_[3] ,\reg_2476_reg_n_0_[2] ,\reg_2476_reg_n_0_[1] ,\reg_2476_reg_n_0_[0] }),
        .q4_reg(xor_ln124_20_reg_32455),
        .q4_reg_0(xor_ln124_29_reg_32509),
        .q4_reg_1(xor_ln124_15_reg_32413),
        .q4_reg_2(xor_ln124_11_reg_32355),
        .\reg_2388_reg[7] (xor_ln124_5_fu_3300_p2),
        .reg_23921(reg_23921),
        .reg_2392133_out(reg_2392133_out),
        .reg_23981(reg_23981),
        .reg_2398124_out(reg_2398124_out),
        .reg_2398132_out(reg_2398132_out),
        .\reg_2398_reg[7] (xor_ln124_14_fu_3511_p2),
        .reg_24051(reg_24051),
        .reg_2405121_out(reg_2405121_out),
        .\reg_2405_reg[7] (xor_ln124_15_fu_3629_p2),
        .reg_24121(reg_24121),
        .reg_2412120_out(reg_2412120_out),
        .reg_24191(reg_24191),
        .reg_2419119_out(reg_2419119_out),
        .reg_24271(reg_24271),
        .reg_2427118_out(reg_2427118_out),
        .reg_24351(reg_24351),
        .reg_2435114_out(reg_2435114_out),
        .reg_2435115_out(reg_2435115_out),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\trunc_ln134_10_reg_32267_reg[6] (xor_ln124_20_fu_3756_p2),
        .\trunc_ln134_17_reg_32242_reg[6] (xor_ln124_21_fu_3883_p2),
        .\trunc_ln134_494_reg_36546_reg[1] (control_s_axi_U_n_118),
        .\trunc_ln134_494_reg_36546_reg[2] (control_s_axi_U_n_119),
        .\trunc_ln134_494_reg_36546_reg[3] (control_s_axi_U_n_120),
        .\trunc_ln134_494_reg_36546_reg[4] (control_s_axi_U_n_121),
        .\trunc_ln134_494_reg_36546_reg[5] (control_s_axi_U_n_122),
        .x_assign_1_reg_32201(x_assign_1_reg_32201),
        .x_assign_270_reg_36183(x_assign_270_reg_36183),
        .\x_assign_270_reg_36183_reg[0] (control_s_axi_U_n_127),
        .\x_assign_270_reg_36183_reg[1] (control_s_axi_U_n_126),
        .\x_assign_270_reg_36183_reg[4] (control_s_axi_U_n_125),
        .\x_assign_270_reg_36183_reg[5] (control_s_axi_U_n_124),
        .x_assign_271_reg_36189({x_assign_271_reg_36189[7:6],x_assign_271_reg_36189[3:0]}),
        .x_assign_288_reg_36231(x_assign_288_reg_36231),
        .x_assign_290_reg_36253({x_assign_290_reg_36253[7],x_assign_290_reg_36253[3:1]}),
        .x_assign_294_reg_36534(x_assign_294_reg_36534),
        .x_assign_295_reg_36540({x_assign_295_reg_36540[7:6],x_assign_295_reg_36540[3:0]}),
        .\x_assign_295_reg_36540_reg[6] (control_s_axi_U_n_116),
        .\x_assign_295_reg_36540_reg[7] (control_s_axi_U_n_117),
        .x_assign_2_reg_32113(x_assign_2_reg_32113),
        .x_assign_6_reg_32175(x_assign_6_reg_32175),
        .\x_assign_6_reg_32175_reg[7] (xor_ln124_11_fu_3455_p2),
        .x_assign_s_reg_32144({x_assign_s_reg_32144[7],x_assign_s_reg_32144[3:1]}),
        .\xor_ln124_11_reg_32355_reg[7] (or_ln134_4_reg_32323),
        .\xor_ln124_11_reg_32355_reg[7]_0 (or_ln134_2_reg_32318),
        .\xor_ln124_11_reg_32355_reg[7]_1 (reg_2392),
        .\xor_ln124_14_reg_32381_reg[4] (or_ln134_6_fu_3471_p3),
        .\xor_ln124_14_reg_32381_reg[7] (reg_2398),
        .\xor_ln124_15_reg_32413_reg[7] (reg_2405),
        .\xor_ln124_15_reg_32413_reg[7]_0 (or_ln134_6_reg_32371),
        .\xor_ln124_15_reg_32413_reg[7]_1 (or_ln_reg_32376),
        .\xor_ln124_20_reg_32455_reg[7] (xor_ln124_42_reg_32344),
        .\xor_ln124_20_reg_32455_reg[7]_0 (or_ln134_9_fu_3721_p3),
        .\xor_ln124_20_reg_32455_reg[7]_1 (or_ln134_s_fu_3727_p3),
        .\xor_ln124_20_reg_32455_reg[7]_2 (reg_2412),
        .\xor_ln124_21_reg_32497_reg[7] ({control_s_axi_U_n_8,control_s_axi_U_n_9,control_s_axi_U_n_10,control_s_axi_U_n_11,control_s_axi_U_n_12,control_s_axi_U_n_13,control_s_axi_U_n_14,control_s_axi_U_n_15}),
        .\xor_ln124_21_reg_32497_reg[7]_0 (or_ln134_1_fu_3848_p3),
        .\xor_ln124_21_reg_32497_reg[7]_1 (or_ln134_3_fu_3854_p3),
        .\xor_ln124_21_reg_32497_reg[7]_2 ({\reg_2419_reg_n_0_[7] ,\reg_2419_reg_n_0_[6] ,\reg_2419_reg_n_0_[5] ,\reg_2419_reg_n_0_[4] ,\reg_2419_reg_n_0_[3] ,\reg_2419_reg_n_0_[2] ,\reg_2419_reg_n_0_[1] ,\reg_2419_reg_n_0_[0] }),
        .\xor_ln124_22_reg_32537_reg[7] (xor_ln124_64_reg_32277),
        .\xor_ln124_22_reg_32537_reg[7]_0 (or_ln134_9_reg_32445),
        .\xor_ln124_22_reg_32537_reg[7]_1 (or_ln134_s_reg_32450),
        .\xor_ln124_22_reg_32537_reg[7]_2 ({\reg_2427_reg_n_0_[7] ,\reg_2427_reg_n_0_[6] ,\reg_2427_reg_n_0_[5] ,\reg_2427_reg_n_0_[4] ,\reg_2427_reg_n_0_[3] ,\reg_2427_reg_n_0_[2] ,\reg_2427_reg_n_0_[1] ,\reg_2427_reg_n_0_[0] }),
        .\xor_ln124_23_reg_32584_reg[7] (or_ln134_1_reg_32487),
        .\xor_ln124_23_reg_32584_reg[7]_0 (or_ln134_3_reg_32492),
        .xor_ln124_403_fu_31328_p2(xor_ln124_403_fu_31328_p2),
        .\xor_ln124_5_reg_32328_reg[4] (or_ln134_2_fu_3260_p3),
        .\xor_ln124_5_reg_32328_reg[4]_0 (or_ln134_4_fu_3266_p3),
        .\xor_ln124_5_reg_32328_reg[7] (reg_2388));
  FDRE \or_ln134_12_reg_32680_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[5]),
        .Q(or_ln134_12_reg_32680[0]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_32680_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[6]),
        .Q(or_ln134_12_reg_32680[1]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_32680_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(or_ln134_27_fu_7115_p3[2]),
        .Q(or_ln134_12_reg_32680[2]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_32680_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(or_ln134_27_fu_7115_p3[3]),
        .Q(or_ln134_12_reg_32680[3]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_32680_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(or_ln134_27_fu_7115_p3[4]),
        .Q(or_ln134_12_reg_32680[4]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_32680_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_86),
        .Q(or_ln134_12_reg_32680[5]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_32680_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_85),
        .Q(or_ln134_12_reg_32680[6]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_32680_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[4]),
        .Q(or_ln134_12_reg_32680[7]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_32796_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(or_ln134_27_fu_7115_p3[2]),
        .Q(or_ln134_19_reg_32796[2]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_32796_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(or_ln134_27_fu_7115_p3[3]),
        .Q(or_ln134_19_reg_32796[3]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_32796_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(or_ln134_27_fu_7115_p3[4]),
        .Q(or_ln134_19_reg_32796[4]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_32796_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_86),
        .Q(or_ln134_19_reg_32796[5]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32487_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3848_p3[0]),
        .Q(or_ln134_1_reg_32487[0]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32487_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3848_p3[1]),
        .Q(or_ln134_1_reg_32487[1]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32487_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3848_p3[2]),
        .Q(or_ln134_1_reg_32487[2]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32487_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3848_p3[3]),
        .Q(or_ln134_1_reg_32487[3]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32487_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3848_p3[4]),
        .Q(or_ln134_1_reg_32487[4]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32487_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3848_p3[5]),
        .Q(or_ln134_1_reg_32487[5]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32487_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3848_p3[6]),
        .Q(or_ln134_1_reg_32487[6]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32487_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3848_p3[7]),
        .Q(or_ln134_1_reg_32487[7]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_32814_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_99),
        .Q(or_ln134_20_reg_32814[2]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_32814_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_98),
        .Q(or_ln134_20_reg_32814[3]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_32814_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_97),
        .Q(or_ln134_20_reg_32814[4]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_32814_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_96),
        .Q(or_ln134_20_reg_32814[5]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_32826_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_207),
        .Q(or_ln134_21_reg_32826[2]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_32826_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_206),
        .Q(or_ln134_21_reg_32826[3]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_32826_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_205),
        .Q(or_ln134_21_reg_32826[4]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_32826_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_204),
        .Q(or_ln134_21_reg_32826[5]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_32826_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_202),
        .Q(or_ln134_21_reg_32826[6]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_32826_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_21_reg_32826[7]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_32832_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_22_reg_32832[0]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_32832_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_22_reg_32832[1]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_32832_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_380),
        .Q(or_ln134_22_reg_32832[2]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_32832_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_379),
        .Q(or_ln134_22_reg_32832[3]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_32832_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_378),
        .Q(or_ln134_22_reg_32832[4]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_32832_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_377),
        .Q(or_ln134_22_reg_32832[5]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_32832_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_22_reg_32832[6]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_32832_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_22_reg_32832[7]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_32702_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q3_reg[6]),
        .Q(or_ln134_23_reg_32702[0]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_32702_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q3_reg[7]),
        .Q(or_ln134_23_reg_32702[1]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_32702_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_259),
        .Q(or_ln134_23_reg_32702[2]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_32702_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_23_reg_32702[3]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_32702_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_23_reg_32702[4]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_32702_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_23_reg_32702[5]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_32702_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q3_reg[4]),
        .Q(or_ln134_23_reg_32702[6]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_32702_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q3_reg[5]),
        .Q(or_ln134_23_reg_32702[7]),
        .R(1'b0));
  FDRE \or_ln134_24_reg_32713_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_394),
        .Q(or_ln134_24_reg_32713[2]),
        .R(1'b0));
  FDRE \or_ln134_24_reg_32713_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_393),
        .Q(or_ln134_24_reg_32713[3]),
        .R(1'b0));
  FDRE \or_ln134_24_reg_32713_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_377),
        .Q(or_ln134_24_reg_32713[4]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_32718_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_25_reg_32718[0]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_32718_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[7]),
        .Q(or_ln134_25_reg_32718[1]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_32718_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_101),
        .Q(or_ln134_25_reg_32718[2]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_32718_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_100),
        .Q(or_ln134_25_reg_32718[3]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_32718_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_96),
        .Q(or_ln134_25_reg_32718[4]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_32718_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_95),
        .Q(or_ln134_25_reg_32718[5]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_32718_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_25_reg_32718[6]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_32718_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_25_reg_32718[7]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_32723_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q5[7]),
        .Q(or_ln134_26_reg_32723[1]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_32723_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_212),
        .Q(or_ln134_26_reg_32723[2]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_32723_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_211),
        .Q(or_ln134_26_reg_32723[3]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_32723_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_204),
        .Q(or_ln134_26_reg_32723[4]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_32723_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_202),
        .Q(or_ln134_26_reg_32723[5]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_32723_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_26_reg_32723[6]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_32723_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q5[5]),
        .Q(or_ln134_26_reg_32723[7]),
        .R(1'b0));
  FDRE \or_ln134_27_reg_32968_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(or_ln134_27_fu_7115_p3[2]),
        .Q(or_ln134_27_reg_32968[2]),
        .R(1'b0));
  FDRE \or_ln134_27_reg_32968_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(or_ln134_27_fu_7115_p3[3]),
        .Q(or_ln134_27_reg_32968[3]),
        .R(1'b0));
  FDRE \or_ln134_27_reg_32968_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(or_ln134_27_fu_7115_p3[4]),
        .Q(or_ln134_27_reg_32968[4]),
        .R(1'b0));
  FDRE \or_ln134_27_reg_32968_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_86),
        .Q(or_ln134_27_reg_32968[5]),
        .R(1'b0));
  FDRE \or_ln134_28_reg_32986_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_99),
        .Q(or_ln134_28_reg_32986[2]),
        .R(1'b0));
  FDRE \or_ln134_28_reg_32986_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_98),
        .Q(or_ln134_28_reg_32986[3]),
        .R(1'b0));
  FDRE \or_ln134_28_reg_32986_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_97),
        .Q(or_ln134_28_reg_32986[4]),
        .R(1'b0));
  FDRE \or_ln134_28_reg_32986_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_96),
        .Q(or_ln134_28_reg_32986[5]),
        .R(1'b0));
  FDRE \or_ln134_29_reg_32998_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_207),
        .Q(or_ln134_29_reg_32998[2]),
        .R(1'b0));
  FDRE \or_ln134_29_reg_32998_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_206),
        .Q(or_ln134_29_reg_32998[3]),
        .R(1'b0));
  FDRE \or_ln134_29_reg_32998_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_205),
        .Q(or_ln134_29_reg_32998[4]),
        .R(1'b0));
  FDRE \or_ln134_29_reg_32998_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_204),
        .Q(or_ln134_29_reg_32998[5]),
        .R(1'b0));
  FDRE \or_ln134_29_reg_32998_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_202),
        .Q(or_ln134_29_reg_32998[6]),
        .R(1'b0));
  FDRE \or_ln134_29_reg_32998_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_29_reg_32998[7]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32318_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_32175[7]),
        .Q(or_ln134_2_reg_32318[0]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_32175[0]),
        .Q(or_ln134_2_reg_32318[1]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_3260_p3[2]),
        .Q(or_ln134_2_reg_32318[2]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_3260_p3[3]),
        .Q(or_ln134_2_reg_32318[3]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32318_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_3260_p3[4]),
        .Q(or_ln134_2_reg_32318[4]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32318_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_32175[4]),
        .Q(or_ln134_2_reg_32318[5]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_32175[5]),
        .Q(or_ln134_2_reg_32318[6]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_32175[6]),
        .Q(or_ln134_2_reg_32318[7]),
        .R(1'b0));
  FDRE \or_ln134_30_reg_33004_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_30_reg_33004[0]),
        .R(1'b0));
  FDRE \or_ln134_30_reg_33004_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_30_reg_33004[1]),
        .R(1'b0));
  FDRE \or_ln134_30_reg_33004_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_380),
        .Q(or_ln134_30_reg_33004[2]),
        .R(1'b0));
  FDRE \or_ln134_30_reg_33004_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_379),
        .Q(or_ln134_30_reg_33004[3]),
        .R(1'b0));
  FDRE \or_ln134_30_reg_33004_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_378),
        .Q(or_ln134_30_reg_33004[4]),
        .R(1'b0));
  FDRE \or_ln134_30_reg_33004_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_377),
        .Q(or_ln134_30_reg_33004[5]),
        .R(1'b0));
  FDRE \or_ln134_30_reg_33004_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_30_reg_33004[6]),
        .R(1'b0));
  FDRE \or_ln134_30_reg_33004_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_30_reg_33004[7]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32492_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3854_p3[0]),
        .Q(or_ln134_3_reg_32492[0]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32492_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3854_p3[1]),
        .Q(or_ln134_3_reg_32492[1]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32492_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3854_p3[2]),
        .Q(or_ln134_3_reg_32492[2]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32492_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3854_p3[3]),
        .Q(or_ln134_3_reg_32492[3]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32492_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3854_p3[4]),
        .Q(or_ln134_3_reg_32492[4]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32492_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3854_p3[5]),
        .Q(or_ln134_3_reg_32492[5]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32492_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3854_p3[6]),
        .Q(or_ln134_3_reg_32492[6]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32492_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3854_p3[7]),
        .Q(or_ln134_3_reg_32492[7]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32323_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_32201[7]),
        .Q(or_ln134_4_reg_32323[0]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32323_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_32201[0]),
        .Q(or_ln134_4_reg_32323[1]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32323_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_3266_p3[2]),
        .Q(or_ln134_4_reg_32323[2]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32323_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_3266_p3[3]),
        .Q(or_ln134_4_reg_32323[3]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32323_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_3266_p3[4]),
        .Q(or_ln134_4_reg_32323[4]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32323_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_32201[4]),
        .Q(or_ln134_4_reg_32323[5]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32323_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_32201[5]),
        .Q(or_ln134_4_reg_32323[6]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32323_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_32201[6]),
        .Q(or_ln134_4_reg_32323[7]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32371_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_32113[7]),
        .Q(or_ln134_6_reg_32371[0]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32371_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_32113[0]),
        .Q(or_ln134_6_reg_32371[1]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32371_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3471_p3[2]),
        .Q(or_ln134_6_reg_32371[2]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32371_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3471_p3[3]),
        .Q(or_ln134_6_reg_32371[3]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32371_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3471_p3[4]),
        .Q(or_ln134_6_reg_32371[4]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32371_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_32113[4]),
        .Q(or_ln134_6_reg_32371[5]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32371_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_32113[5]),
        .Q(or_ln134_6_reg_32371[6]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32371_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_32113[6]),
        .Q(or_ln134_6_reg_32371[7]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3721_p3[0]),
        .Q(or_ln134_9_reg_32445[0]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3721_p3[1]),
        .Q(or_ln134_9_reg_32445[1]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32445_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3721_p3[2]),
        .Q(or_ln134_9_reg_32445[2]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32445_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3721_p3[3]),
        .Q(or_ln134_9_reg_32445[3]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32445_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3721_p3[4]),
        .Q(or_ln134_9_reg_32445[4]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32445_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3721_p3[5]),
        .Q(or_ln134_9_reg_32445[5]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32445_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3721_p3[6]),
        .Q(or_ln134_9_reg_32445[6]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32445_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3721_p3[7]),
        .Q(or_ln134_9_reg_32445[7]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3727_p3[0]),
        .Q(or_ln134_s_reg_32450[0]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32450_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3727_p3[1]),
        .Q(or_ln134_s_reg_32450[1]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32450_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3727_p3[2]),
        .Q(or_ln134_s_reg_32450[2]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32450_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3727_p3[3]),
        .Q(or_ln134_s_reg_32450[3]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32450_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3727_p3[4]),
        .Q(or_ln134_s_reg_32450[4]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32450_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3727_p3[5]),
        .Q(or_ln134_s_reg_32450[5]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32450_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3727_p3[6]),
        .Q(or_ln134_s_reg_32450[6]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32450_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3727_p3[7]),
        .Q(or_ln134_s_reg_32450[7]),
        .R(1'b0));
  FDRE \or_ln_reg_32376_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_32144[7]),
        .Q(or_ln_reg_32376[0]),
        .R(1'b0));
  FDRE \or_ln_reg_32376_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3477_p3[1]),
        .Q(or_ln_reg_32376[1]),
        .R(1'b0));
  FDRE \or_ln_reg_32376_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3477_p3[2]),
        .Q(or_ln_reg_32376[2]),
        .R(1'b0));
  FDRE \or_ln_reg_32376_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3477_p3[3]),
        .Q(or_ln_reg_32376[3]),
        .R(1'b0));
  FDRE \or_ln_reg_32376_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3477_p3[4]),
        .Q(or_ln_reg_32376[4]),
        .R(1'b0));
  FDRE \or_ln_reg_32376_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3477_p3[5]),
        .Q(or_ln_reg_32376[5]),
        .R(1'b0));
  FDRE \or_ln_reg_32376_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3477_p3[6]),
        .Q(or_ln_reg_32376[6]),
        .R(1'b0));
  FDRE \or_ln_reg_32376_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3477_p3[7]),
        .Q(or_ln_reg_32376[7]),
        .R(1'b0));
  FDRE \pt_load_10_reg_32252_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[0]),
        .Q(pt_load_10_reg_32252[0]),
        .R(1'b0));
  FDRE \pt_load_10_reg_32252_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[1]),
        .Q(pt_load_10_reg_32252[1]),
        .R(1'b0));
  FDRE \pt_load_10_reg_32252_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[2]),
        .Q(pt_load_10_reg_32252[2]),
        .R(1'b0));
  FDRE \pt_load_10_reg_32252_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[3]),
        .Q(pt_load_10_reg_32252[3]),
        .R(1'b0));
  FDRE \pt_load_10_reg_32252_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[4]),
        .Q(pt_load_10_reg_32252[4]),
        .R(1'b0));
  FDRE \pt_load_10_reg_32252_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[5]),
        .Q(pt_load_10_reg_32252[5]),
        .R(1'b0));
  FDRE \pt_load_10_reg_32252_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[6]),
        .Q(pt_load_10_reg_32252[6]),
        .R(1'b0));
  FDRE \pt_load_10_reg_32252_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[7]),
        .Q(pt_load_10_reg_32252[7]),
        .R(1'b0));
  FDRE \pt_load_11_reg_32288_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce01540_out),
        .D(pt_q0[0]),
        .Q(pt_load_11_reg_32288[0]),
        .R(1'b0));
  FDRE \pt_load_11_reg_32288_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce01540_out),
        .D(pt_q0[1]),
        .Q(pt_load_11_reg_32288[1]),
        .R(1'b0));
  FDRE \pt_load_11_reg_32288_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce01540_out),
        .D(pt_q0[2]),
        .Q(pt_load_11_reg_32288[2]),
        .R(1'b0));
  FDRE \pt_load_11_reg_32288_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce01540_out),
        .D(pt_q0[3]),
        .Q(pt_load_11_reg_32288[3]),
        .R(1'b0));
  FDRE \pt_load_11_reg_32288_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce01540_out),
        .D(pt_q0[4]),
        .Q(pt_load_11_reg_32288[4]),
        .R(1'b0));
  FDRE \pt_load_11_reg_32288_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce01540_out),
        .D(pt_q0[5]),
        .Q(pt_load_11_reg_32288[5]),
        .R(1'b0));
  FDRE \pt_load_11_reg_32288_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce01540_out),
        .D(pt_q0[6]),
        .Q(pt_load_11_reg_32288[6]),
        .R(1'b0));
  FDRE \pt_load_11_reg_32288_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce01540_out),
        .D(pt_q0[7]),
        .Q(pt_load_11_reg_32288[7]),
        .R(1'b0));
  FDRE \pt_load_1_reg_32098_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[0]),
        .Q(pt_load_1_reg_32098[0]),
        .R(1'b0));
  FDRE \pt_load_1_reg_32098_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[1]),
        .Q(pt_load_1_reg_32098[1]),
        .R(1'b0));
  FDRE \pt_load_1_reg_32098_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[2]),
        .Q(pt_load_1_reg_32098[2]),
        .R(1'b0));
  FDRE \pt_load_1_reg_32098_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[3]),
        .Q(pt_load_1_reg_32098[3]),
        .R(1'b0));
  FDRE \pt_load_1_reg_32098_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[4]),
        .Q(pt_load_1_reg_32098[4]),
        .R(1'b0));
  FDRE \pt_load_1_reg_32098_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[5]),
        .Q(pt_load_1_reg_32098[5]),
        .R(1'b0));
  FDRE \pt_load_1_reg_32098_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[6]),
        .Q(pt_load_1_reg_32098[6]),
        .R(1'b0));
  FDRE \pt_load_1_reg_32098_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[7]),
        .Q(pt_load_1_reg_32098[7]),
        .R(1'b0));
  FDRE \pt_load_2_reg_32129_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[0]),
        .Q(pt_load_2_reg_32129[0]),
        .R(1'b0));
  FDRE \pt_load_2_reg_32129_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[1]),
        .Q(pt_load_2_reg_32129[1]),
        .R(1'b0));
  FDRE \pt_load_2_reg_32129_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[2]),
        .Q(pt_load_2_reg_32129[2]),
        .R(1'b0));
  FDRE \pt_load_2_reg_32129_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[3]),
        .Q(pt_load_2_reg_32129[3]),
        .R(1'b0));
  FDRE \pt_load_2_reg_32129_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[4]),
        .Q(pt_load_2_reg_32129[4]),
        .R(1'b0));
  FDRE \pt_load_2_reg_32129_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[5]),
        .Q(pt_load_2_reg_32129[5]),
        .R(1'b0));
  FDRE \pt_load_2_reg_32129_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[6]),
        .Q(pt_load_2_reg_32129[6]),
        .R(1'b0));
  FDRE \pt_load_2_reg_32129_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[7]),
        .Q(pt_load_2_reg_32129[7]),
        .R(1'b0));
  FDRE \pt_load_3_reg_32160_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[0]),
        .Q(pt_load_3_reg_32160[0]),
        .R(1'b0));
  FDRE \pt_load_3_reg_32160_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[1]),
        .Q(pt_load_3_reg_32160[1]),
        .R(1'b0));
  FDRE \pt_load_3_reg_32160_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[2]),
        .Q(pt_load_3_reg_32160[2]),
        .R(1'b0));
  FDRE \pt_load_3_reg_32160_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[3]),
        .Q(pt_load_3_reg_32160[3]),
        .R(1'b0));
  FDRE \pt_load_3_reg_32160_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[4]),
        .Q(pt_load_3_reg_32160[4]),
        .R(1'b0));
  FDRE \pt_load_3_reg_32160_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[5]),
        .Q(pt_load_3_reg_32160[5]),
        .R(1'b0));
  FDRE \pt_load_3_reg_32160_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[6]),
        .Q(pt_load_3_reg_32160[6]),
        .R(1'b0));
  FDRE \pt_load_3_reg_32160_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[7]),
        .Q(pt_load_3_reg_32160[7]),
        .R(1'b0));
  FDRE \pt_load_8_reg_32191_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[0]),
        .Q(pt_load_8_reg_32191[0]),
        .R(1'b0));
  FDRE \pt_load_8_reg_32191_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[1]),
        .Q(pt_load_8_reg_32191[1]),
        .R(1'b0));
  FDRE \pt_load_8_reg_32191_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[2]),
        .Q(pt_load_8_reg_32191[2]),
        .R(1'b0));
  FDRE \pt_load_8_reg_32191_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[3]),
        .Q(pt_load_8_reg_32191[3]),
        .R(1'b0));
  FDRE \pt_load_8_reg_32191_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[4]),
        .Q(pt_load_8_reg_32191[4]),
        .R(1'b0));
  FDRE \pt_load_8_reg_32191_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[5]),
        .Q(pt_load_8_reg_32191[5]),
        .R(1'b0));
  FDRE \pt_load_8_reg_32191_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[6]),
        .Q(pt_load_8_reg_32191[6]),
        .R(1'b0));
  FDRE \pt_load_8_reg_32191_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[7]),
        .Q(pt_load_8_reg_32191[7]),
        .R(1'b0));
  FDRE \pt_load_9_reg_32222_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[0]),
        .Q(pt_load_9_reg_32222[0]),
        .R(1'b0));
  FDRE \pt_load_9_reg_32222_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[1]),
        .Q(pt_load_9_reg_32222[1]),
        .R(1'b0));
  FDRE \pt_load_9_reg_32222_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[2]),
        .Q(pt_load_9_reg_32222[2]),
        .R(1'b0));
  FDRE \pt_load_9_reg_32222_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[3]),
        .Q(pt_load_9_reg_32222[3]),
        .R(1'b0));
  FDRE \pt_load_9_reg_32222_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[4]),
        .Q(pt_load_9_reg_32222[4]),
        .R(1'b0));
  FDRE \pt_load_9_reg_32222_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[5]),
        .Q(pt_load_9_reg_32222[5]),
        .R(1'b0));
  FDRE \pt_load_9_reg_32222_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[6]),
        .Q(pt_load_9_reg_32222[6]),
        .R(1'b0));
  FDRE \pt_load_9_reg_32222_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[7]),
        .Q(pt_load_9_reg_32222[7]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_32083[0]),
        .Q(pt_load_reg_32083_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_32083[1]),
        .Q(pt_load_reg_32083_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_32083[2]),
        .Q(pt_load_reg_32083_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_32083[3]),
        .Q(pt_load_reg_32083_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_32083[4]),
        .Q(pt_load_reg_32083_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_32083[5]),
        .Q(pt_load_reg_32083_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_32083[6]),
        .Q(pt_load_reg_32083_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_32083[7]),
        .Q(pt_load_reg_32083_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[0]),
        .Q(pt_load_reg_32083[0]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[1]),
        .Q(pt_load_reg_32083[1]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[2]),
        .Q(pt_load_reg_32083[2]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[3]),
        .Q(pt_load_reg_32083[3]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[4]),
        .Q(pt_load_reg_32083[4]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[5]),
        .Q(pt_load_reg_32083[5]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[6]),
        .Q(pt_load_reg_32083[6]),
        .R(1'b0));
  FDRE \pt_load_reg_32083_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[7]),
        .Q(pt_load_reg_32083[7]),
        .R(1'b0));
  FDRE \reg_2388_reg[0] 
       (.C(ap_clk),
        .CE(reg_23880),
        .D(clefia_s0_q6[0]),
        .Q(reg_2388[0]),
        .R(1'b0));
  FDRE \reg_2388_reg[1] 
       (.C(ap_clk),
        .CE(reg_23880),
        .D(clefia_s0_q6[1]),
        .Q(reg_2388[1]),
        .R(1'b0));
  FDRE \reg_2388_reg[2] 
       (.C(ap_clk),
        .CE(reg_23880),
        .D(clefia_s0_q6[2]),
        .Q(reg_2388[2]),
        .R(1'b0));
  FDRE \reg_2388_reg[3] 
       (.C(ap_clk),
        .CE(reg_23880),
        .D(clefia_s0_q6[3]),
        .Q(reg_2388[3]),
        .R(1'b0));
  FDRE \reg_2388_reg[4] 
       (.C(ap_clk),
        .CE(reg_23880),
        .D(clefia_s0_q6[4]),
        .Q(reg_2388[4]),
        .R(1'b0));
  FDRE \reg_2388_reg[5] 
       (.C(ap_clk),
        .CE(reg_23880),
        .D(clefia_s0_q6[5]),
        .Q(reg_2388[5]),
        .R(1'b0));
  FDRE \reg_2388_reg[6] 
       (.C(ap_clk),
        .CE(reg_23880),
        .D(clefia_s0_q6[6]),
        .Q(reg_2388[6]),
        .R(1'b0));
  FDRE \reg_2388_reg[7] 
       (.C(ap_clk),
        .CE(reg_23880),
        .D(clefia_s0_q6[7]),
        .Q(reg_2388[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2392[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage11),
        .O(reg_23921));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \reg_2392[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage14),
        .O(reg_2392133_out));
  FDRE \reg_2392_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_322),
        .Q(reg_2392[0]),
        .R(1'b0));
  FDRE \reg_2392_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_321),
        .Q(reg_2392[1]),
        .R(1'b0));
  FDRE \reg_2392_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_320),
        .Q(reg_2392[2]),
        .R(1'b0));
  FDRE \reg_2392_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_319),
        .Q(reg_2392[3]),
        .R(1'b0));
  FDRE \reg_2392_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_318),
        .Q(reg_2392[4]),
        .R(1'b0));
  FDRE \reg_2392_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_317),
        .Q(reg_2392[5]),
        .R(1'b0));
  FDRE \reg_2392_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_316),
        .Q(reg_2392[6]),
        .R(1'b0));
  FDRE \reg_2392_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_315),
        .Q(reg_2392[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2398[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(reg_23981));
  FDRE \reg_2398_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_105),
        .D(clefia_s0_U_n_176),
        .Q(reg_2398[0]),
        .R(1'b0));
  FDRE \reg_2398_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_105),
        .D(clefia_s0_U_n_175),
        .Q(reg_2398[1]),
        .R(1'b0));
  FDRE \reg_2398_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_105),
        .D(clefia_s0_U_n_174),
        .Q(reg_2398[2]),
        .R(1'b0));
  FDRE \reg_2398_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_105),
        .D(clefia_s0_U_n_173),
        .Q(reg_2398[3]),
        .R(1'b0));
  FDRE \reg_2398_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_105),
        .D(clefia_s0_U_n_172),
        .Q(reg_2398[4]),
        .R(1'b0));
  FDRE \reg_2398_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_105),
        .D(clefia_s0_U_n_171),
        .Q(reg_2398[5]),
        .R(1'b0));
  FDRE \reg_2398_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_105),
        .D(clefia_s0_U_n_170),
        .Q(reg_2398[6]),
        .R(1'b0));
  FDRE \reg_2398_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_105),
        .D(clefia_s0_U_n_169),
        .Q(reg_2398[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF88FF88FF88F888)) 
    \reg_2405[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_pp0_stage12),
        .O(reg_24051));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2405[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(reg_2405121_out));
  FDRE \reg_2405_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s1_U_n_94),
        .Q(reg_2405[0]),
        .R(1'b0));
  FDRE \reg_2405_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s1_U_n_93),
        .Q(reg_2405[1]),
        .R(1'b0));
  FDRE \reg_2405_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s1_U_n_92),
        .Q(reg_2405[2]),
        .R(1'b0));
  FDRE \reg_2405_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s1_U_n_91),
        .Q(reg_2405[3]),
        .R(1'b0));
  FDRE \reg_2405_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s1_U_n_90),
        .Q(reg_2405[4]),
        .R(1'b0));
  FDRE \reg_2405_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s1_U_n_89),
        .Q(reg_2405[5]),
        .R(1'b0));
  FDRE \reg_2405_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s1_U_n_88),
        .Q(reg_2405[6]),
        .R(1'b0));
  FDRE \reg_2405_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s1_U_n_87),
        .Q(reg_2405[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \reg_2412[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter3),
        .O(reg_24121));
  LUT6 #(
    .INIT(64'hFFFFEAEAFFEAEAEA)) 
    \reg_2412[7]_i_4 
       (.I0(reg_24124),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(reg_2412120_out));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2412[7]_i_6 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage5),
        .O(reg_24124));
  FDRE \reg_2412_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_102),
        .Q(reg_2412[0]),
        .R(1'b0));
  FDRE \reg_2412_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_101),
        .Q(reg_2412[1]),
        .R(1'b0));
  FDRE \reg_2412_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_100),
        .Q(reg_2412[2]),
        .R(1'b0));
  FDRE \reg_2412_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_99),
        .Q(reg_2412[3]),
        .R(1'b0));
  FDRE \reg_2412_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_98),
        .Q(reg_2412[4]),
        .R(1'b0));
  FDRE \reg_2412_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_97),
        .Q(reg_2412[5]),
        .R(1'b0));
  FDRE \reg_2412_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_96),
        .Q(reg_2412[6]),
        .R(1'b0));
  FDRE \reg_2412_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_95),
        .Q(reg_2412[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2419[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(reg_24191));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \reg_2419[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter3),
        .O(reg_2398124_out));
  FDRE \reg_2419_reg[0] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s0_U_n_168),
        .Q(\reg_2419_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2419_reg[1] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s0_U_n_167),
        .Q(\reg_2419_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2419_reg[2] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s0_U_n_166),
        .Q(\reg_2419_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2419_reg[3] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s0_U_n_165),
        .Q(\reg_2419_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2419_reg[4] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s0_U_n_164),
        .Q(\reg_2419_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2419_reg[5] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s0_U_n_163),
        .Q(\reg_2419_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2419_reg[6] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s0_U_n_162),
        .Q(\reg_2419_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2419_reg[7] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s0_U_n_161),
        .Q(\reg_2419_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEAC0C0C0C0)) 
    \reg_2427[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage7),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter3),
        .O(reg_24271));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFF88F888)) 
    \reg_2427[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(reg_2427118_out));
  FDRE \reg_2427_reg[0] 
       (.C(ap_clk),
        .CE(reg_2427),
        .D(clefia_s1_U_n_314),
        .Q(\reg_2427_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2427_reg[1] 
       (.C(ap_clk),
        .CE(reg_2427),
        .D(clefia_s1_U_n_313),
        .Q(\reg_2427_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2427_reg[2] 
       (.C(ap_clk),
        .CE(reg_2427),
        .D(clefia_s1_U_n_312),
        .Q(\reg_2427_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2427_reg[3] 
       (.C(ap_clk),
        .CE(reg_2427),
        .D(clefia_s1_U_n_311),
        .Q(\reg_2427_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2427_reg[4] 
       (.C(ap_clk),
        .CE(reg_2427),
        .D(clefia_s1_U_n_310),
        .Q(\reg_2427_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2427_reg[5] 
       (.C(ap_clk),
        .CE(reg_2427),
        .D(clefia_s1_U_n_309),
        .Q(\reg_2427_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2427_reg[6] 
       (.C(ap_clk),
        .CE(reg_2427),
        .D(clefia_s1_U_n_308),
        .Q(\reg_2427_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2427_reg[7] 
       (.C(ap_clk),
        .CE(reg_2427),
        .D(clefia_s1_U_n_307),
        .Q(\reg_2427_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \reg_2435[7]_i_4 
       (.I0(reg_2398132_out),
        .I1(reg_2435114_out),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_CS_fsm_pp0_stage5),
        .O(\reg_2435[7]_i_4_n_0 ));
  FDRE \reg_2435_reg[0] 
       (.C(ap_clk),
        .CE(reg_2435),
        .D(clefia_s0_U_n_160),
        .Q(\reg_2435_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2435_reg[1] 
       (.C(ap_clk),
        .CE(reg_2435),
        .D(clefia_s0_U_n_159),
        .Q(\reg_2435_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2435_reg[2] 
       (.C(ap_clk),
        .CE(reg_2435),
        .D(clefia_s0_U_n_158),
        .Q(\reg_2435_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2435_reg[3] 
       (.C(ap_clk),
        .CE(reg_2435),
        .D(clefia_s0_U_n_157),
        .Q(\reg_2435_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2435_reg[4] 
       (.C(ap_clk),
        .CE(reg_2435),
        .D(clefia_s0_U_n_156),
        .Q(\reg_2435_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2435_reg[5] 
       (.C(ap_clk),
        .CE(reg_2435),
        .D(clefia_s0_U_n_155),
        .Q(\reg_2435_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2435_reg[6] 
       (.C(ap_clk),
        .CE(reg_2435),
        .D(clefia_s0_U_n_154),
        .Q(\reg_2435_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2435_reg[7] 
       (.C(ap_clk),
        .CE(reg_2435),
        .D(clefia_s0_U_n_153),
        .Q(\reg_2435_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_2444[7]_i_1 
       (.I0(reg_2435115_out),
        .I1(reg_2435114_out),
        .I2(reg_2419119_out),
        .I3(reg_24052),
        .I4(reg_24351),
        .I5(reg_2398132_out),
        .O(\reg_2444[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2444[7]_i_10 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\reg_2444[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2444[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(reg_2435115_out));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFEAAAA)) 
    \reg_2444[7]_i_4 
       (.I0(\reg_2444[7]_i_10_n_0 ),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(reg_2435114_out));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_2444[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .O(reg_2419119_out));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2444[7]_i_6 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage13),
        .O(reg_24052));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \reg_2444[7]_i_7 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_enable_reg_pp0_iter1),
        .O(reg_24351));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2444[7]_i_8 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(reg_2398132_out));
  FDRE \reg_2444_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2444[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_184),
        .Q(reg_2444[0]),
        .R(1'b0));
  FDRE \reg_2444_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2444[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_183),
        .Q(reg_2444[1]),
        .R(1'b0));
  FDRE \reg_2444_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2444[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_182),
        .Q(reg_2444[2]),
        .R(1'b0));
  FDRE \reg_2444_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2444[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_181),
        .Q(reg_2444[3]),
        .R(1'b0));
  FDRE \reg_2444_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2444[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_180),
        .Q(reg_2444[4]),
        .R(1'b0));
  FDRE \reg_2444_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2444[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_179),
        .Q(reg_2444[5]),
        .R(1'b0));
  FDRE \reg_2444_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2444[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_178),
        .Q(reg_2444[6]),
        .R(1'b0));
  FDRE \reg_2444_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2444[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_177),
        .Q(reg_2444[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \reg_2452[7]_i_1 
       (.I0(reg_24521),
        .I1(reg_24351),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage13),
        .I4(reg_2419119_out),
        .I5(reg_2435115_out),
        .O(\reg_2452[7]_i_1_n_0 ));
  FDRE \reg_2452_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2452[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_152),
        .Q(\reg_2452_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2452_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2452[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_151),
        .Q(\reg_2452_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2452_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2452[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_150),
        .Q(\reg_2452_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2452_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2452[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_149),
        .Q(\reg_2452_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2452_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2452[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_148),
        .Q(\reg_2452_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2452_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2452[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_147),
        .Q(\reg_2452_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2452_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2452[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_146),
        .Q(\reg_2452_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2452_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2452[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_145),
        .Q(\reg_2452_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_2459[7]_i_1 
       (.I0(reg_24590),
        .I1(ct_address01),
        .I2(reg_24353),
        .I3(reg_24591),
        .I4(reg_24352),
        .I5(reg_2459112_out),
        .O(reg_2459));
  LUT6 #(
    .INIT(64'hFFFFFEEEFCCCFCCC)) 
    \reg_2459[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(p_17_in),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter3),
        .O(reg_24590));
  LUT6 #(
    .INIT(64'hFFC8FFC8FFC8C8C8)) 
    \reg_2459[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage5),
        .O(reg_2459112_out));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFECC)) 
    \reg_2459[7]_i_7 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(reg_2459112_out),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\reg_2459[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_2459[7]_i_9 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .O(p_17_in));
  FDRE \reg_2459_reg[0] 
       (.C(ap_clk),
        .CE(reg_2459),
        .D(clefia_s1_U_n_110),
        .Q(\reg_2459_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2459_reg[1] 
       (.C(ap_clk),
        .CE(reg_2459),
        .D(clefia_s1_U_n_109),
        .Q(\reg_2459_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2459_reg[2] 
       (.C(ap_clk),
        .CE(reg_2459),
        .D(clefia_s1_U_n_108),
        .Q(\reg_2459_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2459_reg[3] 
       (.C(ap_clk),
        .CE(reg_2459),
        .D(clefia_s1_U_n_107),
        .Q(\reg_2459_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2459_reg[4] 
       (.C(ap_clk),
        .CE(reg_2459),
        .D(clefia_s1_U_n_106),
        .Q(\reg_2459_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2459_reg[5] 
       (.C(ap_clk),
        .CE(reg_2459),
        .D(clefia_s1_U_n_105),
        .Q(\reg_2459_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2459_reg[6] 
       (.C(ap_clk),
        .CE(reg_2459),
        .D(clefia_s1_U_n_104),
        .Q(\reg_2459_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2459_reg[7] 
       (.C(ap_clk),
        .CE(reg_2459),
        .D(clefia_s1_U_n_103),
        .Q(\reg_2459_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \reg_2468[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(reg_24681),
        .I3(reg_24591),
        .I4(reg_24353),
        .I5(reg_246817_out),
        .O(\reg_2468[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \reg_2468[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(clefia_s1_address2111_out),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter2),
        .O(reg_24681));
  FDRE \reg_2468_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2468[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_78),
        .Q(reg_2468[0]),
        .R(1'b0));
  FDRE \reg_2468_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2468[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_77),
        .Q(reg_2468[1]),
        .R(1'b0));
  FDRE \reg_2468_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2468[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_76),
        .Q(reg_2468[2]),
        .R(1'b0));
  FDRE \reg_2468_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2468[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_75),
        .Q(reg_2468[3]),
        .R(1'b0));
  FDRE \reg_2468_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2468[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_74),
        .Q(reg_2468[4]),
        .R(1'b0));
  FDRE \reg_2468_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2468[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_73),
        .Q(reg_2468[5]),
        .R(1'b0));
  FDRE \reg_2468_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2468[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_72),
        .Q(reg_2468[6]),
        .R(1'b0));
  FDRE \reg_2468_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2468[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_71),
        .Q(reg_2468[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \reg_2476[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(reg_24352),
        .I3(reg_24353),
        .I4(reg_24591),
        .I5(reg_246817_out),
        .O(\reg_2476[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2476[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage9),
        .O(reg_24352));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2476[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage8),
        .O(reg_24353));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \reg_2476[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_enable_reg_pp0_iter1),
        .O(reg_24591));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFAEA)) 
    \reg_2476[7]_i_6 
       (.I0(clefia_s1_address416_out),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage7),
        .I4(ct_address0130_out),
        .I5(clefia_s1_address41),
        .O(reg_246817_out));
  FDRE \reg_2476_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2476[7]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\reg_2476_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2476_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2476[7]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\reg_2476_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2476_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2476[7]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\reg_2476_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2476_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2476[7]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\reg_2476_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2476_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2476[7]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\reg_2476_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2476_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2476[7]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\reg_2476_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2476_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2476[7]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\reg_2476_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2476_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2476[7]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\reg_2476_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \reg_2483[7]_i_1 
       (.I0(reg_24521),
        .I1(reg_24351),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(clefia_s1_address41),
        .I5(clefia_s1_address412_out),
        .O(\reg_2483[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFAEA)) 
    \reg_2483[7]_i_3 
       (.I0(clefia_s1_address416_out),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage7),
        .I4(ct_address0130_out),
        .I5(reg_24761),
        .O(reg_24521));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFF88F888)) 
    \reg_2483[7]_i_6 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage6),
        .O(reg_24831));
  FDRE \reg_2483_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2483[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_75),
        .Q(reg_2483[0]),
        .R(1'b0));
  FDRE \reg_2483_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2483[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_74),
        .Q(reg_2483[1]),
        .R(1'b0));
  FDRE \reg_2483_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2483[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_73),
        .Q(reg_2483[2]),
        .R(1'b0));
  FDRE \reg_2483_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2483[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_72),
        .Q(reg_2483[3]),
        .R(1'b0));
  FDRE \reg_2483_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2483[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_71),
        .Q(reg_2483[4]),
        .R(1'b0));
  FDRE \reg_2483_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2483[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_70),
        .Q(reg_2483[5]),
        .R(1'b0));
  FDRE \reg_2483_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2483[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_69),
        .Q(reg_2483[6]),
        .R(1'b0));
  FDRE \reg_2483_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2483[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_68),
        .Q(reg_2483[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEE)) 
    \reg_2489[7]_i_1 
       (.I0(reg_24761),
        .I1(reg_24353),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\reg_2489[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2489[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(reg_24761));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \reg_2489[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_enable_reg_pp0_iter2),
        .O(reg_24891));
  FDRE \reg_2489_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2489[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_70),
        .Q(reg_2489[0]),
        .R(1'b0));
  FDRE \reg_2489_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2489[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_69),
        .Q(reg_2489[1]),
        .R(1'b0));
  FDRE \reg_2489_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2489[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_68),
        .Q(reg_2489[2]),
        .R(1'b0));
  FDRE \reg_2489_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2489[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_67),
        .Q(reg_2489[3]),
        .R(1'b0));
  FDRE \reg_2489_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2489[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_66),
        .Q(reg_2489[4]),
        .R(1'b0));
  FDRE \reg_2489_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2489[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_65),
        .Q(reg_2489[5]),
        .R(1'b0));
  FDRE \reg_2489_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2489[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_64),
        .Q(reg_2489[6]),
        .R(1'b0));
  FDRE \reg_2489_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2489[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_63),
        .Q(reg_2489[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFAEAFAEAFAEA)) 
    \reg_2495[7]_i_1 
       (.I0(reg_24951),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_CS_fsm_pp0_stage13),
        .O(\reg_2495[7]_i_1_n_0 ));
  FDRE \reg_2495_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2495[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_66),
        .Q(reg_2495[0]),
        .R(1'b0));
  FDRE \reg_2495_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2495[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_65),
        .Q(reg_2495[1]),
        .R(1'b0));
  FDRE \reg_2495_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2495[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_64),
        .Q(reg_2495[2]),
        .R(1'b0));
  FDRE \reg_2495_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2495[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_63),
        .Q(reg_2495[3]),
        .R(1'b0));
  FDRE \reg_2495_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2495[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_62),
        .Q(reg_2495[4]),
        .R(1'b0));
  FDRE \reg_2495_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2495[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_61),
        .Q(reg_2495[5]),
        .R(1'b0));
  FDRE \reg_2495_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2495[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_60),
        .Q(reg_2495[6]),
        .R(1'b0));
  FDRE \reg_2495_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2495[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_59),
        .Q(reg_2495[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    \reg_2500[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(ap_CS_fsm_pp0_stage12),
        .O(\reg_2500[7]_i_1_n_0 ));
  FDRE \reg_2500_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2500[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_534),
        .Q(reg_2500[0]),
        .R(1'b0));
  FDRE \reg_2500_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2500[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_533),
        .Q(reg_2500[1]),
        .R(1'b0));
  FDRE \reg_2500_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2500[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_532),
        .Q(reg_2500[2]),
        .R(1'b0));
  FDRE \reg_2500_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2500[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_531),
        .Q(reg_2500[3]),
        .R(1'b0));
  FDRE \reg_2500_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2500[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_530),
        .Q(reg_2500[4]),
        .R(1'b0));
  FDRE \reg_2500_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2500[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_529),
        .Q(reg_2500[5]),
        .R(1'b0));
  FDRE \reg_2500_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2500[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_528),
        .Q(reg_2500[6]),
        .R(1'b0));
  FDRE \reg_2500_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2500[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_527),
        .Q(reg_2500[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE00)) 
    \reg_2505[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_enable_reg_pp0_iter2),
        .O(reg_24951));
  FDRE \reg_2505_reg[0] 
       (.C(ap_clk),
        .CE(reg_24951),
        .D(q0_reg[0]),
        .Q(reg_2505[0]),
        .R(1'b0));
  FDRE \reg_2505_reg[1] 
       (.C(ap_clk),
        .CE(reg_24951),
        .D(q0_reg[1]),
        .Q(reg_2505[1]),
        .R(1'b0));
  FDRE \reg_2505_reg[2] 
       (.C(ap_clk),
        .CE(reg_24951),
        .D(q0_reg[2]),
        .Q(reg_2505[2]),
        .R(1'b0));
  FDRE \reg_2505_reg[3] 
       (.C(ap_clk),
        .CE(reg_24951),
        .D(q0_reg[3]),
        .Q(reg_2505[3]),
        .R(1'b0));
  FDRE \reg_2505_reg[4] 
       (.C(ap_clk),
        .CE(reg_24951),
        .D(q0_reg[4]),
        .Q(reg_2505[4]),
        .R(1'b0));
  FDRE \reg_2505_reg[5] 
       (.C(ap_clk),
        .CE(reg_24951),
        .D(q0_reg[5]),
        .Q(reg_2505[5]),
        .R(1'b0));
  FDRE \reg_2505_reg[6] 
       (.C(ap_clk),
        .CE(reg_24951),
        .D(q0_reg[6]),
        .Q(reg_2505[6]),
        .R(1'b0));
  FDRE \reg_2505_reg[7] 
       (.C(ap_clk),
        .CE(reg_24951),
        .D(q0_reg[7]),
        .Q(reg_2505[7]),
        .R(1'b0));
  FDRE \tmp_1021_reg_36622_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg[5]),
        .Q(or_ln134_203_fu_31938_p3[0]),
        .R(1'b0));
  FDRE \tmp_1035_reg_36654_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg_0[5]),
        .Q(or_ln134_205_fu_31950_p3[0]),
        .R(1'b0));
  FDRE \tmp_169_reg_32871_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg_2[6]),
        .Q(or_ln134_32_fu_6823_p3[0]),
        .R(1'b0));
  FDRE \tmp_175_reg_32897_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q3_reg_1[6]),
        .Q(or_ln134_34_fu_6835_p3[0]),
        .R(1'b0));
  FDRE \tmp_199_reg_33193_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_38_fu_8923_p3[0]),
        .R(1'b0));
  FDRE \tmp_209_reg_33043_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg_2[6]),
        .Q(or_ln134_40_fu_7955_p3[0]),
        .R(1'b0));
  FDRE \tmp_215_reg_33069_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q3_reg_1[6]),
        .Q(or_ln134_42_fu_7967_p3[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_32272_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q6[5]),
        .Q(or_ln134_9_fu_3721_p3[0]),
        .R(1'b0));
  FDRE \tmp_239_reg_33381_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_46_fu_10055_p3[0]),
        .R(1'b0));
  FDRE \tmp_249_reg_33231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg_2[6]),
        .Q(or_ln134_48_fu_9087_p3[0]),
        .R(1'b0));
  FDRE \tmp_255_reg_33257_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q3_reg_1[6]),
        .Q(or_ln134_50_fu_9099_p3[0]),
        .R(1'b0));
  FDRE \tmp_279_reg_33569_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_54_fu_11187_p3[0]),
        .R(1'b0));
  FDRE \tmp_289_reg_33419_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg_2[6]),
        .Q(or_ln134_56_fu_10219_p3[0]),
        .R(1'b0));
  FDRE \tmp_295_reg_33445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q3_reg_1[6]),
        .Q(or_ln134_58_fu_10231_p3[0]),
        .R(1'b0));
  FDRE \tmp_29_reg_32339_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q6[5]),
        .Q(or_ln134_s_fu_3727_p3[0]),
        .R(1'b0));
  FDRE \tmp_309_reg_33731_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_60_fu_12301_p3[0]),
        .R(1'b0));
  FDRE \tmp_329_reg_33607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg_2[6]),
        .Q(or_ln134_64_fu_11351_p3[0]),
        .R(1'b0));
  FDRE \tmp_335_reg_33633_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q3_reg_1[6]),
        .Q(or_ln134_66_fu_11363_p3[0]),
        .R(1'b0));
  FDRE \tmp_359_reg_33945_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q3_reg_1[5]),
        .Q(or_ln134_70_fu_13445_p3[0]),
        .R(1'b0));
  FDRE \tmp_35_reg_32247_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q6[5]),
        .Q(or_ln134_1_fu_3848_p3[0]),
        .R(1'b0));
  FDRE \tmp_365_reg_33779_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg[6]),
        .Q(or_ln134_71_fu_12471_p3[0]),
        .R(1'b0));
  FDRE \tmp_373_reg_33811_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q3_reg[6]),
        .Q(or_ln134_73_fu_12483_p3[0]),
        .R(1'b0));
  FDRE \tmp_389_reg_34103_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[5]),
        .Q(or_ln134_76_fu_14488_p3[0]),
        .R(1'b0));
  FDRE \tmp_399_reg_34129_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg_2[5]),
        .Q(or_ln134_78_fu_14500_p3[0]),
        .R(1'b0));
  FDRE \tmp_39_reg_32308_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q6[5]),
        .Q(or_ln134_3_fu_3854_p3[0]),
        .R(1'b0));
  FDRE \tmp_415_reg_34009_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg_2[6]),
        .Q(or_ln134_82_fu_13621_p3[0]),
        .R(1'b0));
  FDRE \tmp_429_reg_34264_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg[5]),
        .Q(or_ln134_84_fu_15392_p3[0]),
        .R(1'b0));
  FDRE \tmp_439_reg_34290_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg_3[5]),
        .Q(or_ln134_86_fu_15404_p3[0]),
        .R(1'b0));
  FDRE \tmp_453_reg_34172_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg[6]),
        .Q(or_ln134_89_fu_14748_p3[0]),
        .R(1'b0));
  FDRE \tmp_469_reg_34392_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg[5]),
        .Q(or_ln134_92_fu_16536_p3[0]),
        .R(1'b0));
  FDRE \tmp_479_reg_34418_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg_3[5]),
        .Q(or_ln134_94_fu_16548_p3[0]),
        .R(1'b0));
  FDRE \tmp_509_reg_34525_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg[5]),
        .Q(or_ln134_100_fu_17680_p3[0]),
        .R(1'b0));
  FDRE \tmp_519_reg_34551_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg_3[5]),
        .Q(or_ln134_102_fu_17692_p3[0]),
        .R(1'b0));
  FDRE \tmp_549_reg_34653_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg[5]),
        .Q(or_ln134_108_fu_18823_p3[0]),
        .R(1'b0));
  FDRE \tmp_559_reg_34679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg_3[5]),
        .Q(or_ln134_110_fu_18835_p3[0]),
        .R(1'b0));
  FDRE \tmp_55_reg_32435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q6[6]),
        .Q(or_ln134_10_fu_3985_p3[0]),
        .R(1'b0));
  FDRE \tmp_589_reg_34781_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg[5]),
        .Q(or_ln134_116_fu_19967_p3[0]),
        .R(1'b0));
  FDRE \tmp_599_reg_34807_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg_3[5]),
        .Q(or_ln134_118_fu_19979_p3[0]),
        .R(1'b0));
  FDRE \tmp_621_reg_34887_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[5]),
        .Q(or_ln134_123_fu_21105_p3[0]),
        .R(1'b0));
  FDRE \tmp_679_reg_35098_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_134_fu_22568_p3[0]),
        .R(1'b0));
  FDRE \tmp_709_reg_35260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_140_fu_23688_p3[0]),
        .R(1'b0));
  FDRE \tmp_719_reg_35286_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_142_fu_23700_p3[0]),
        .R(1'b0));
  FDRE \tmp_729_reg_35136_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg_2[6]),
        .Q(or_ln134_144_fu_22732_p3[0]),
        .R(1'b0));
  FDRE \tmp_735_reg_35162_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q3_reg_1[6]),
        .Q(or_ln134_146_fu_22744_p3[0]),
        .R(1'b0));
  FDRE \tmp_741_reg_35426_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q3_reg[5]),
        .Q(or_ln134_147_fu_24814_p3[0]),
        .R(1'b0));
  FDRE \tmp_775_reg_35350_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q3_reg_1[6]),
        .Q(or_ln134_154_fu_23876_p3[0]),
        .R(1'b0));
  FDRE \tmp_789_reg_35636_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg[5]),
        .Q(or_ln134_156_fu_25952_p3[0]),
        .R(1'b0));
  FDRE \tmp_799_reg_35662_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg_2[5]),
        .Q(or_ln134_158_fu_25964_p3[0]),
        .R(1'b0));
  FDRE \tmp_805_reg_35496_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg[6]),
        .Q(or_ln134_159_fu_24990_p3[0]),
        .R(1'b0));
  FDRE \tmp_821_reg_35802_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q3_reg[5]),
        .Q(or_ln134_163_fu_27078_p3[0]),
        .R(1'b0));
  FDRE \tmp_869_reg_36012_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg[5]),
        .Q(or_ln134_172_fu_28216_p3[0]),
        .R(1'b0));
  FDRE \tmp_879_reg_36038_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg_2[5]),
        .Q(or_ln134_174_fu_28228_p3[0]),
        .R(1'b0));
  FDRE \tmp_885_reg_35872_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg[6]),
        .Q(or_ln134_175_fu_27254_p3[0]),
        .R(1'b0));
  FDRE \tmp_901_reg_36178_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q3_reg[5]),
        .Q(or_ln134_179_fu_29342_p3[0]),
        .R(1'b0));
  FDRE \tmp_965_reg_36248_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg[6]),
        .Q(or_ln134_191_fu_29518_p3[0]),
        .R(1'b0));
  FDRE \tmp_981_reg_36529_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[5]),
        .Q(or_ln134_195_fu_31283_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln134_102_reg_33022_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_104_fu_12887_p3[2]),
        .Q(or_ln134_39_fu_7949_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_102_reg_33022_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_104_fu_12887_p3[3]),
        .Q(or_ln134_39_fu_7949_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_102_reg_33022_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_39_fu_7949_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_33038_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg_2[7]),
        .Q(or_ln134_40_fu_7955_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_33038_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_119_fu_14202_p3[2]),
        .Q(or_ln134_40_fu_7955_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_33038_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_119_fu_14202_p3[3]),
        .Q(or_ln134_40_fu_7955_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_33038_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_40_fu_7955_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_33038_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(or_ln134_40_fu_7955_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_33038_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg_2[4]),
        .Q(or_ln134_40_fu_7955_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_33038_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg_2[5]),
        .Q(or_ln134_40_fu_7955_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_106_reg_33054_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q3_reg[7]),
        .Q(or_ln134_41_fu_7961_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_106_reg_33054_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_259),
        .Q(or_ln134_41_fu_7961_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_106_reg_33054_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_41_fu_7961_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_106_reg_33054_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_41_fu_7961_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_106_reg_33054_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_41_fu_7961_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_106_reg_33054_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q3_reg[4]),
        .Q(or_ln134_41_fu_7961_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_106_reg_33054_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q3_reg[5]),
        .Q(or_ln134_41_fu_7961_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_33064_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q3_reg_1[7]),
        .Q(or_ln134_42_fu_7967_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_33064_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_514),
        .Q(or_ln134_42_fu_7967_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_33064_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_513),
        .Q(or_ln134_42_fu_7967_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_33064_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_42_fu_7967_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_33064_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_42_fu_7967_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_33064_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q3_reg_1[4]),
        .Q(or_ln134_42_fu_7967_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_33064_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q3_reg_1[5]),
        .Q(or_ln134_42_fu_7967_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_32267_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q6[6]),
        .Q(or_ln134_9_fu_3721_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_32267_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_9_fu_3721_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_32267_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_285),
        .Q(or_ln134_9_fu_3721_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_32267_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_284),
        .Q(or_ln134_9_fu_3721_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_32267_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_4_fu_3084_p3[4]),
        .Q(or_ln134_9_fu_3721_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_32267_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_282),
        .Q(or_ln134_9_fu_3721_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_32267_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q6[4]),
        .Q(or_ln134_9_fu_3721_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_33328_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(or_ln134_27_fu_7115_p3[2]),
        .Q(or_ln134_43_fu_10037_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_33328_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(or_ln134_27_fu_7115_p3[3]),
        .Q(or_ln134_43_fu_10037_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_33328_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(or_ln134_27_fu_7115_p3[4]),
        .Q(or_ln134_43_fu_10037_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_33328_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_86),
        .Q(or_ln134_43_fu_10037_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_33350_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_99),
        .Q(or_ln134_44_fu_10043_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_33350_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_98),
        .Q(or_ln134_44_fu_10043_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_33350_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_97),
        .Q(or_ln134_44_fu_10043_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_33350_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_96),
        .Q(or_ln134_44_fu_10043_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_33366_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_207),
        .Q(or_ln134_45_fu_10049_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_33366_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_206),
        .Q(or_ln134_45_fu_10049_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_33366_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_205),
        .Q(or_ln134_45_fu_10049_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_33366_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_204),
        .Q(or_ln134_45_fu_10049_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_33366_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_202),
        .Q(or_ln134_45_fu_10049_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_33366_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_45_fu_10049_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33376_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_46_fu_10055_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33376_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_380),
        .Q(or_ln134_46_fu_10055_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33376_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_379),
        .Q(or_ln134_46_fu_10055_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33376_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_378),
        .Q(or_ln134_46_fu_10055_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33376_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_377),
        .Q(or_ln134_46_fu_10055_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33376_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_46_fu_10055_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33376_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_46_fu_10055_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_33210_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_104_fu_12887_p3[2]),
        .Q(or_ln134_47_fu_9081_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_33210_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_104_fu_12887_p3[3]),
        .Q(or_ln134_47_fu_9081_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_33210_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_47_fu_9081_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_33226_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg_2[7]),
        .Q(or_ln134_48_fu_9087_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_33226_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_119_fu_14202_p3[2]),
        .Q(or_ln134_48_fu_9087_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_33226_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_119_fu_14202_p3[3]),
        .Q(or_ln134_48_fu_9087_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_33226_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_48_fu_9087_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_33226_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(or_ln134_48_fu_9087_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_33226_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg_2[4]),
        .Q(or_ln134_48_fu_9087_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_33226_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg_2[5]),
        .Q(or_ln134_48_fu_9087_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33242_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q3_reg[7]),
        .Q(or_ln134_49_fu_9093_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33242_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_259),
        .Q(or_ln134_49_fu_9093_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33242_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_49_fu_9093_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33242_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_49_fu_9093_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33242_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_49_fu_9093_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33242_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q3_reg[4]),
        .Q(or_ln134_49_fu_9093_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33242_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q3_reg[5]),
        .Q(or_ln134_49_fu_9093_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33252_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q3_reg_1[7]),
        .Q(or_ln134_50_fu_9099_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33252_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_514),
        .Q(or_ln134_50_fu_9099_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33252_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_513),
        .Q(or_ln134_50_fu_9099_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33252_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_50_fu_9099_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33252_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_50_fu_9099_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33252_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q3_reg_1[4]),
        .Q(or_ln134_50_fu_9099_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33252_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q3_reg_1[5]),
        .Q(or_ln134_50_fu_9099_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_33516_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(or_ln134_27_fu_7115_p3[2]),
        .Q(or_ln134_51_fu_11169_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_33516_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(or_ln134_27_fu_7115_p3[3]),
        .Q(or_ln134_51_fu_11169_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_33516_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(or_ln134_27_fu_7115_p3[4]),
        .Q(or_ln134_51_fu_11169_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_33516_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_86),
        .Q(or_ln134_51_fu_11169_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_33538_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_99),
        .Q(or_ln134_52_fu_11175_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_33538_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_98),
        .Q(or_ln134_52_fu_11175_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_33538_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_97),
        .Q(or_ln134_52_fu_11175_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_33538_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_96),
        .Q(or_ln134_52_fu_11175_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_33554_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_207),
        .Q(or_ln134_53_fu_11181_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_33554_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_206),
        .Q(or_ln134_53_fu_11181_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_33554_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_205),
        .Q(or_ln134_53_fu_11181_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_33554_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_204),
        .Q(or_ln134_53_fu_11181_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_33554_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_202),
        .Q(or_ln134_53_fu_11181_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_33554_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_53_fu_11181_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_33564_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_54_fu_11187_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_33564_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_380),
        .Q(or_ln134_54_fu_11187_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_33564_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_379),
        .Q(or_ln134_54_fu_11187_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_33564_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_378),
        .Q(or_ln134_54_fu_11187_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_33564_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_377),
        .Q(or_ln134_54_fu_11187_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_33564_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_54_fu_11187_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_33564_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_54_fu_11187_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_142_reg_33398_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_104_fu_12887_p3[2]),
        .Q(or_ln134_55_fu_10213_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_142_reg_33398_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_104_fu_12887_p3[3]),
        .Q(or_ln134_55_fu_10213_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_142_reg_33398_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_55_fu_10213_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_33414_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg_2[7]),
        .Q(or_ln134_56_fu_10219_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_33414_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_119_fu_14202_p3[2]),
        .Q(or_ln134_56_fu_10219_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_33414_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_119_fu_14202_p3[3]),
        .Q(or_ln134_56_fu_10219_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_33414_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_56_fu_10219_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_33414_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(or_ln134_56_fu_10219_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_33414_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg_2[4]),
        .Q(or_ln134_56_fu_10219_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_33414_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg_2[5]),
        .Q(or_ln134_56_fu_10219_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_146_reg_33430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q3_reg[7]),
        .Q(or_ln134_57_fu_10225_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_146_reg_33430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_259),
        .Q(or_ln134_57_fu_10225_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_146_reg_33430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_57_fu_10225_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_146_reg_33430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_57_fu_10225_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_146_reg_33430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_57_fu_10225_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_146_reg_33430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q3_reg[4]),
        .Q(or_ln134_57_fu_10225_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_146_reg_33430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q3_reg[5]),
        .Q(or_ln134_57_fu_10225_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_33440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q3_reg_1[7]),
        .Q(or_ln134_58_fu_10231_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_33440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_514),
        .Q(or_ln134_58_fu_10231_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_33440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_513),
        .Q(or_ln134_58_fu_10231_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_33440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_58_fu_10231_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_33440_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_58_fu_10231_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_33440_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q3_reg_1[4]),
        .Q(or_ln134_58_fu_10231_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_33440_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q3_reg_1[5]),
        .Q(or_ln134_58_fu_10231_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32334_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q6[6]),
        .Q(or_ln134_s_fu_3727_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32334_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_s_fu_3727_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32334_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_285),
        .Q(or_ln134_s_fu_3727_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32334_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_284),
        .Q(or_ln134_s_fu_3727_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32334_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_4_fu_3084_p3[4]),
        .Q(or_ln134_s_fu_3727_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32334_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_282),
        .Q(or_ln134_s_fu_3727_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32334_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q6[4]),
        .Q(or_ln134_s_fu_3727_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_33704_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_27_fu_7115_p3[2]),
        .Q(or_ln134_59_fu_12295_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_33704_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_27_fu_7115_p3[3]),
        .Q(or_ln134_59_fu_12295_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_33704_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_27_fu_7115_p3[4]),
        .Q(or_ln134_59_fu_12295_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_33704_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_86),
        .Q(or_ln134_59_fu_12295_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_33704_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_85),
        .Q(or_ln134_59_fu_12295_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_33704_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q5[4]),
        .Q(or_ln134_59_fu_12295_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_33726_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_60_fu_12301_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_33726_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_99),
        .Q(or_ln134_60_fu_12301_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_33726_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_98),
        .Q(or_ln134_60_fu_12301_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_33726_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_97),
        .Q(or_ln134_60_fu_12301_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_33726_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_96),
        .Q(or_ln134_60_fu_12301_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_33726_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_95),
        .Q(or_ln134_60_fu_12301_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_33726_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_60_fu_12301_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_33742_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_207),
        .Q(or_ln134_61_fu_12307_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_33742_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_206),
        .Q(or_ln134_61_fu_12307_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_33742_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_205),
        .Q(or_ln134_61_fu_12307_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_33742_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_204),
        .Q(or_ln134_61_fu_12307_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_33752_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_380),
        .Q(or_ln134_62_fu_12313_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_33752_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_379),
        .Q(or_ln134_62_fu_12313_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_33752_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_378),
        .Q(or_ln134_62_fu_12313_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_33752_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_377),
        .Q(or_ln134_62_fu_12313_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_33586_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_104_fu_12887_p3[2]),
        .Q(or_ln134_63_fu_11345_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_33586_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_104_fu_12887_p3[3]),
        .Q(or_ln134_63_fu_11345_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_33586_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_63_fu_11345_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_33602_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg_2[7]),
        .Q(or_ln134_64_fu_11351_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_33602_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_119_fu_14202_p3[2]),
        .Q(or_ln134_64_fu_11351_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_33602_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_119_fu_14202_p3[3]),
        .Q(or_ln134_64_fu_11351_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_33602_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_64_fu_11351_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_33602_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(or_ln134_64_fu_11351_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_33602_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg_2[4]),
        .Q(or_ln134_64_fu_11351_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_33602_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg_2[5]),
        .Q(or_ln134_64_fu_11351_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33618_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q3_reg[7]),
        .Q(or_ln134_65_fu_11357_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33618_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_259),
        .Q(or_ln134_65_fu_11357_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33618_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_65_fu_11357_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33618_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_65_fu_11357_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33618_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_65_fu_11357_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33618_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q3_reg[4]),
        .Q(or_ln134_65_fu_11357_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33618_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q3_reg[5]),
        .Q(or_ln134_65_fu_11357_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33628_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q3_reg_1[7]),
        .Q(or_ln134_66_fu_11363_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33628_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_514),
        .Q(or_ln134_66_fu_11363_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33628_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_513),
        .Q(or_ln134_66_fu_11363_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33628_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_66_fu_11363_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33628_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_66_fu_11363_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33628_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q3_reg_1[4]),
        .Q(or_ln134_66_fu_11363_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33628_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q3_reg_1[5]),
        .Q(or_ln134_66_fu_11363_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_33892_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_67_fu_13427_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_33892_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_67_fu_13427_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_33892_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_262),
        .Q(or_ln134_67_fu_13427_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_33892_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_67_fu_13427_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_33914_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_537),
        .Q(or_ln134_68_fu_13433_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_33914_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_536),
        .Q(or_ln134_68_fu_13433_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_33914_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_535),
        .Q(or_ln134_68_fu_13433_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_33914_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_68_fu_13433_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_33914_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(or_ln134_68_fu_13433_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_33914_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg[4]),
        .Q(or_ln134_68_fu_13433_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33930_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_380),
        .Q(or_ln134_69_fu_13439_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33930_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_379),
        .Q(or_ln134_69_fu_13439_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33930_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_378),
        .Q(or_ln134_69_fu_13439_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33930_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_377),
        .Q(or_ln134_69_fu_13439_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33930_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_69_fu_13439_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33930_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_69_fu_13439_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33940_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q3_reg_1[6]),
        .Q(or_ln134_70_fu_13445_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33940_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_517),
        .Q(or_ln134_70_fu_13445_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33940_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_516),
        .Q(or_ln134_70_fu_13445_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33940_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_515),
        .Q(or_ln134_70_fu_13445_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33940_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_70_fu_13445_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33940_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_70_fu_13445_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33940_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q3_reg_1[4]),
        .Q(or_ln134_70_fu_13445_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_32242_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q6[6]),
        .Q(or_ln134_1_fu_3848_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_32242_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_464),
        .Q(or_ln134_1_fu_3848_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_32242_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_463),
        .Q(or_ln134_1_fu_3848_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_32242_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_462),
        .Q(or_ln134_1_fu_3848_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_32242_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_457),
        .Q(or_ln134_1_fu_3848_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_32242_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_157),
        .Q(or_ln134_1_fu_3848_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_32242_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q6[4]),
        .Q(or_ln134_1_fu_3848_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_33774_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg[7]),
        .Q(or_ln134_71_fu_12471_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_33774_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_104_fu_12887_p3[2]),
        .Q(or_ln134_71_fu_12471_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_33774_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_104_fu_12887_p3[3]),
        .Q(or_ln134_71_fu_12471_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_33774_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_71_fu_12471_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_33774_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(or_ln134_71_fu_12471_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_33774_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg[4]),
        .Q(or_ln134_71_fu_12471_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_33774_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg[5]),
        .Q(or_ln134_71_fu_12471_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_184_reg_33790_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_119_fu_14202_p3[2]),
        .Q(or_ln134_72_fu_12477_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_184_reg_33790_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_119_fu_14202_p3[3]),
        .Q(or_ln134_72_fu_12477_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_184_reg_33790_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_72_fu_12477_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_33806_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q3_reg[7]),
        .Q(or_ln134_73_fu_12483_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_33806_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_259),
        .Q(or_ln134_73_fu_12483_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_33806_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_73_fu_12483_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_33806_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_73_fu_12483_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_33806_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_73_fu_12483_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_33806_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q3_reg[4]),
        .Q(or_ln134_73_fu_12483_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_33806_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q3_reg[5]),
        .Q(or_ln134_73_fu_12483_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_187_reg_33816_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q3_reg_1[7]),
        .Q(or_ln134_74_fu_12489_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_187_reg_33816_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_514),
        .Q(or_ln134_74_fu_12489_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_187_reg_33816_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_513),
        .Q(or_ln134_74_fu_12489_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_187_reg_33816_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_74_fu_12489_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_187_reg_33816_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_74_fu_12489_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_187_reg_33816_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q3_reg_1[4]),
        .Q(or_ln134_74_fu_12489_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_187_reg_33816_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q3_reg_1[5]),
        .Q(or_ln134_74_fu_12489_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_34076_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_537),
        .Q(or_ln134_75_fu_14482_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_34076_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_536),
        .Q(or_ln134_75_fu_14482_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_34076_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_535),
        .Q(or_ln134_75_fu_14482_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_34076_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_75_fu_14482_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_34076_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(or_ln134_75_fu_14482_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_34076_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg[4]),
        .Q(or_ln134_75_fu_14482_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_34098_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[6]),
        .Q(or_ln134_76_fu_14488_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_34098_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_353),
        .Q(or_ln134_76_fu_14488_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_34098_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_352),
        .Q(or_ln134_76_fu_14488_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_34098_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_351),
        .Q(or_ln134_76_fu_14488_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_34098_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_76_fu_14488_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_34098_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_76_fu_14488_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_34098_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[4]),
        .Q(or_ln134_76_fu_14488_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_34114_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_517),
        .Q(or_ln134_77_fu_14494_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_34114_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_516),
        .Q(or_ln134_77_fu_14494_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_34114_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_515),
        .Q(or_ln134_77_fu_14494_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_34114_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_77_fu_14494_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_34124_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg_2[6]),
        .Q(or_ln134_78_fu_14500_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_34124_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_524),
        .Q(or_ln134_78_fu_14500_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_34124_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_78_fu_14500_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_34124_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_78_fu_14500_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_34124_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_78_fu_14500_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_34124_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(or_ln134_78_fu_14500_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_34124_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg_2[4]),
        .Q(or_ln134_78_fu_14500_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32303_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q6[6]),
        .Q(or_ln134_3_fu_3854_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32303_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_464),
        .Q(or_ln134_3_fu_3854_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32303_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_463),
        .Q(or_ln134_3_fu_3854_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32303_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_462),
        .Q(or_ln134_3_fu_3854_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32303_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_457),
        .Q(or_ln134_3_fu_3854_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32303_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_157),
        .Q(or_ln134_3_fu_3854_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32303_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q6[4]),
        .Q(or_ln134_3_fu_3854_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_202_reg_33962_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_545),
        .Q(or_ln134_79_fu_13603_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_202_reg_33962_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_544),
        .Q(or_ln134_79_fu_13603_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_202_reg_33962_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_79_fu_13603_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33978_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg_0[7]),
        .Q(or_ln134_80_fu_13609_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33978_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_370),
        .Q(or_ln134_80_fu_13609_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33978_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_369),
        .Q(or_ln134_80_fu_13609_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33978_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_80_fu_13609_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33978_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_367),
        .Q(or_ln134_80_fu_13609_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33978_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg_0[4]),
        .Q(or_ln134_80_fu_13609_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33978_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg_0[5]),
        .Q(or_ln134_80_fu_13609_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_33994_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[7]),
        .Q(or_ln134_81_fu_13615_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_33994_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_348),
        .Q(or_ln134_81_fu_13615_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_33994_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_347),
        .Q(or_ln134_81_fu_13615_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_33994_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_81_fu_13615_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_33994_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_81_fu_13615_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_33994_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[4]),
        .Q(or_ln134_81_fu_13615_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_33994_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[5]),
        .Q(or_ln134_81_fu_13615_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_34004_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg_2[7]),
        .Q(or_ln134_82_fu_13621_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_34004_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_119_fu_14202_p3[2]),
        .Q(or_ln134_82_fu_13621_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_34004_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_119_fu_14202_p3[3]),
        .Q(or_ln134_82_fu_13621_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_34004_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_82_fu_13621_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_34004_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(or_ln134_82_fu_13621_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_34004_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg_2[4]),
        .Q(or_ln134_82_fu_13621_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_34004_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg_2[5]),
        .Q(or_ln134_82_fu_13621_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34237_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_353),
        .Q(or_ln134_83_fu_15386_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34237_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_352),
        .Q(or_ln134_83_fu_15386_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34237_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_351),
        .Q(or_ln134_83_fu_15386_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34237_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_83_fu_15386_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34237_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_83_fu_15386_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34237_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[4]),
        .Q(or_ln134_83_fu_15386_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34259_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg[6]),
        .Q(or_ln134_84_fu_15392_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34259_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_548),
        .Q(or_ln134_84_fu_15392_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34259_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_547),
        .Q(or_ln134_84_fu_15392_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34259_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_546),
        .Q(or_ln134_84_fu_15392_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34259_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_84_fu_15392_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34259_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_84_fu_15392_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34259_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg[4]),
        .Q(or_ln134_84_fu_15392_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_34275_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_375),
        .Q(or_ln134_85_fu_15398_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_34275_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_374),
        .Q(or_ln134_85_fu_15398_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_34275_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_373),
        .Q(or_ln134_85_fu_15398_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_34275_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_85_fu_15398_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_34285_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg_3[6]),
        .Q(or_ln134_86_fu_15404_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_34285_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_506),
        .Q(or_ln134_86_fu_15404_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_34285_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_505),
        .Q(or_ln134_86_fu_15404_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_34285_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_504),
        .Q(or_ln134_86_fu_15404_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_34285_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_86_fu_15404_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_34285_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(or_ln134_86_fu_15404_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_34285_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg_3[4]),
        .Q(or_ln134_86_fu_15404_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_224_reg_34151_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_311_fu_31890_p3[2]),
        .Q(or_ln134_88_fu_14742_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_224_reg_34151_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_311_fu_31890_p3[3]),
        .Q(or_ln134_88_fu_14742_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_224_reg_34151_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_88_fu_14742_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_226_reg_34167_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg[7]),
        .Q(or_ln134_89_fu_14748_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_226_reg_34167_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_545),
        .Q(or_ln134_89_fu_14748_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_226_reg_34167_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_544),
        .Q(or_ln134_89_fu_14748_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_226_reg_34167_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_89_fu_14748_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_226_reg_34167_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_89_fu_14748_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_226_reg_34167_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg[4]),
        .Q(or_ln134_89_fu_14748_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_226_reg_34167_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg[5]),
        .Q(or_ln134_89_fu_14748_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_227_reg_34177_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg_0[7]),
        .Q(or_ln134_90_fu_14754_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_227_reg_34177_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_370),
        .Q(or_ln134_90_fu_14754_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_227_reg_34177_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_369),
        .Q(or_ln134_90_fu_14754_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_227_reg_34177_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_90_fu_14754_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_227_reg_34177_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_367),
        .Q(or_ln134_90_fu_14754_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_227_reg_34177_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg_0[4]),
        .Q(or_ln134_90_fu_14754_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_227_reg_34177_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg_0[5]),
        .Q(or_ln134_90_fu_14754_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_32472_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_4_fu_3084_p3[2]),
        .Q(or_ln134_5_fu_3889_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_32472_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_4_fu_3084_p3[3]),
        .Q(or_ln134_5_fu_3889_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_32472_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_4_fu_3084_p3[4]),
        .Q(or_ln134_5_fu_3889_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_34365_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_353),
        .Q(or_ln134_91_fu_16530_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_34365_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_352),
        .Q(or_ln134_91_fu_16530_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_34365_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_351),
        .Q(or_ln134_91_fu_16530_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_34365_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_91_fu_16530_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_34365_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_91_fu_16530_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_34365_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[4]),
        .Q(or_ln134_91_fu_16530_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_34387_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg[6]),
        .Q(or_ln134_92_fu_16536_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_34387_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_548),
        .Q(or_ln134_92_fu_16536_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_34387_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_547),
        .Q(or_ln134_92_fu_16536_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_34387_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_546),
        .Q(or_ln134_92_fu_16536_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_34387_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_92_fu_16536_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_34387_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_92_fu_16536_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_34387_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg[4]),
        .Q(or_ln134_92_fu_16536_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_34403_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_375),
        .Q(or_ln134_93_fu_16542_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_34403_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_374),
        .Q(or_ln134_93_fu_16542_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_34403_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_373),
        .Q(or_ln134_93_fu_16542_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_34403_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_93_fu_16542_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34413_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg_3[6]),
        .Q(or_ln134_94_fu_16548_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34413_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_506),
        .Q(or_ln134_94_fu_16548_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34413_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_505),
        .Q(or_ln134_94_fu_16548_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34413_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_504),
        .Q(or_ln134_94_fu_16548_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34413_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_94_fu_16548_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34413_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(or_ln134_94_fu_16548_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34413_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg_3[4]),
        .Q(or_ln134_94_fu_16548_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34498_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_353),
        .Q(or_ln134_99_fu_17674_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34498_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_352),
        .Q(or_ln134_99_fu_17674_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34498_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_351),
        .Q(or_ln134_99_fu_17674_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34498_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_99_fu_17674_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34498_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_99_fu_17674_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34498_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[4]),
        .Q(or_ln134_99_fu_17674_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34520_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg[6]),
        .Q(or_ln134_100_fu_17680_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34520_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_548),
        .Q(or_ln134_100_fu_17680_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34520_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_547),
        .Q(or_ln134_100_fu_17680_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34520_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_546),
        .Q(or_ln134_100_fu_17680_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34520_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_100_fu_17680_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34520_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_100_fu_17680_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34520_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg[4]),
        .Q(or_ln134_100_fu_17680_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_34536_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_375),
        .Q(or_ln134_101_fu_17686_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_34536_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_374),
        .Q(or_ln134_101_fu_17686_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_34536_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_373),
        .Q(or_ln134_101_fu_17686_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_34536_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_101_fu_17686_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_34546_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg_3[6]),
        .Q(or_ln134_102_fu_17692_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_34546_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_506),
        .Q(or_ln134_102_fu_17692_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_34546_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_505),
        .Q(or_ln134_102_fu_17692_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_34546_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_504),
        .Q(or_ln134_102_fu_17692_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_34546_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_102_fu_17692_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_34546_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(or_ln134_102_fu_17692_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_34546_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg_3[4]),
        .Q(or_ln134_102_fu_17692_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32398_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q6[7]),
        .Q(or_ln134_8_fu_3979_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32398_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_4_fu_3084_p3[2]),
        .Q(or_ln134_8_fu_3979_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32398_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_4_fu_3084_p3[3]),
        .Q(or_ln134_8_fu_3979_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32398_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_4_fu_3084_p3[4]),
        .Q(or_ln134_8_fu_3979_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32398_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_282),
        .Q(or_ln134_8_fu_3979_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32398_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q6[4]),
        .Q(or_ln134_8_fu_3979_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32398_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q6[5]),
        .Q(or_ln134_8_fu_3979_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_34626_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_353),
        .Q(or_ln134_107_fu_18817_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_34626_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_352),
        .Q(or_ln134_107_fu_18817_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_34626_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_351),
        .Q(or_ln134_107_fu_18817_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_34626_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_107_fu_18817_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_34626_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_107_fu_18817_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_34626_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[4]),
        .Q(or_ln134_107_fu_18817_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_34648_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg[6]),
        .Q(or_ln134_108_fu_18823_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_34648_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_548),
        .Q(or_ln134_108_fu_18823_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_34648_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_547),
        .Q(or_ln134_108_fu_18823_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_34648_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_546),
        .Q(or_ln134_108_fu_18823_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_34648_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_108_fu_18823_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_34648_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_108_fu_18823_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_34648_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg[4]),
        .Q(or_ln134_108_fu_18823_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_34664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_375),
        .Q(or_ln134_109_fu_18829_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_34664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_374),
        .Q(or_ln134_109_fu_18829_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_34664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_373),
        .Q(or_ln134_109_fu_18829_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_34664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_109_fu_18829_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34674_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg_3[6]),
        .Q(or_ln134_110_fu_18835_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34674_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_506),
        .Q(or_ln134_110_fu_18835_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34674_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_505),
        .Q(or_ln134_110_fu_18835_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34674_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_504),
        .Q(or_ln134_110_fu_18835_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34674_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_110_fu_18835_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34674_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(or_ln134_110_fu_18835_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34674_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg_3[4]),
        .Q(or_ln134_110_fu_18835_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_32430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q6[7]),
        .Q(or_ln134_10_fu_3985_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_32430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_459),
        .Q(or_ln134_10_fu_3985_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_32430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_458),
        .Q(or_ln134_10_fu_3985_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_32430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_457),
        .Q(or_ln134_10_fu_3985_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_32430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_157),
        .Q(or_ln134_10_fu_3985_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_32430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q6[4]),
        .Q(or_ln134_10_fu_3985_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_32430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q6[5]),
        .Q(or_ln134_10_fu_3985_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34754_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_353),
        .Q(or_ln134_115_fu_19961_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34754_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_352),
        .Q(or_ln134_115_fu_19961_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34754_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_351),
        .Q(or_ln134_115_fu_19961_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34754_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_115_fu_19961_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34754_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_115_fu_19961_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34754_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[4]),
        .Q(or_ln134_115_fu_19961_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34776_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg[6]),
        .Q(or_ln134_116_fu_19967_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34776_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_548),
        .Q(or_ln134_116_fu_19967_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34776_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_547),
        .Q(or_ln134_116_fu_19967_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34776_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_546),
        .Q(or_ln134_116_fu_19967_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34776_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_116_fu_19967_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34776_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_116_fu_19967_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34776_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg[4]),
        .Q(or_ln134_116_fu_19967_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_34792_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_375),
        .Q(or_ln134_117_fu_19973_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_34792_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_374),
        .Q(or_ln134_117_fu_19973_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_34792_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_373),
        .Q(or_ln134_117_fu_19973_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_34792_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_117_fu_19973_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_34802_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg_3[6]),
        .Q(or_ln134_118_fu_19979_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_34802_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_506),
        .Q(or_ln134_118_fu_19979_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_34802_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_505),
        .Q(or_ln134_118_fu_19979_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_34802_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_504),
        .Q(or_ln134_118_fu_19979_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_34802_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_118_fu_19979_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_34802_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(or_ln134_118_fu_19979_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_34802_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg_3[4]),
        .Q(or_ln134_118_fu_19979_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_32181_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_3084_p3[2]),
        .Q(or_ln134_2_fu_3260_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_32181_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_3084_p3[3]),
        .Q(or_ln134_2_fu_3260_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_32181_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_3084_p3[4]),
        .Q(or_ln134_2_fu_3260_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_32600_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_11_fu_5671_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_32600_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_285),
        .Q(or_ln134_11_fu_5671_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_32600_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_284),
        .Q(or_ln134_11_fu_5671_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_32600_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_4_fu_3084_p3[4]),
        .Q(or_ln134_11_fu_5671_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_32600_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_282),
        .Q(or_ln134_11_fu_5671_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_32600_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q6[4]),
        .Q(or_ln134_11_fu_5671_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_34882_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[6]),
        .Q(or_ln134_123_fu_21105_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_34882_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_353),
        .Q(or_ln134_123_fu_21105_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_34882_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_352),
        .Q(or_ln134_123_fu_21105_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_34882_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_351),
        .Q(or_ln134_123_fu_21105_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_34882_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_123_fu_21105_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_34882_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_123_fu_21105_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_34882_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[4]),
        .Q(or_ln134_123_fu_21105_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_34904_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_548),
        .Q(or_ln134_124_fu_21111_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_34904_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_547),
        .Q(or_ln134_124_fu_21111_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_34904_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_546),
        .Q(or_ln134_124_fu_21111_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_34904_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_124_fu_21111_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_34904_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_124_fu_21111_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_34904_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg[4]),
        .Q(or_ln134_124_fu_21111_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_34920_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_375),
        .Q(or_ln134_125_fu_21117_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_34920_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_374),
        .Q(or_ln134_125_fu_21117_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_34920_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_373),
        .Q(or_ln134_125_fu_21117_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_34920_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_125_fu_21117_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_34920_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_367),
        .Q(or_ln134_125_fu_21117_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_34920_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg_0[4]),
        .Q(or_ln134_125_fu_21117_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_34930_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_506),
        .Q(or_ln134_126_fu_21123_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_34930_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_505),
        .Q(or_ln134_126_fu_21123_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_34930_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_504),
        .Q(or_ln134_126_fu_21123_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_34930_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_126_fu_21123_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_35061_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(or_ln134_27_fu_7115_p3[2]),
        .Q(or_ln134_131_fu_22550_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_35061_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(or_ln134_27_fu_7115_p3[3]),
        .Q(or_ln134_131_fu_22550_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_35061_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(or_ln134_27_fu_7115_p3[4]),
        .Q(or_ln134_131_fu_22550_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_35061_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_86),
        .Q(or_ln134_131_fu_22550_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_35083_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_99),
        .Q(or_ln134_132_fu_22556_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_35083_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_98),
        .Q(or_ln134_132_fu_22556_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_35083_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_97),
        .Q(or_ln134_132_fu_22556_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_35083_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_96),
        .Q(or_ln134_132_fu_22556_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_35025_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_506),
        .Q(or_ln134_133_fu_22562_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_35025_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_505),
        .Q(or_ln134_133_fu_22562_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_35025_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_504),
        .Q(or_ln134_133_fu_22562_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_35025_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_133_fu_22562_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_35025_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(or_ln134_133_fu_22562_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_35025_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_3[4]),
        .Q(or_ln134_133_fu_22562_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_35093_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_134_fu_22568_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_35093_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_380),
        .Q(or_ln134_134_fu_22568_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_35093_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_379),
        .Q(or_ln134_134_fu_22568_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_35093_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_378),
        .Q(or_ln134_134_fu_22568_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_35093_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_377),
        .Q(or_ln134_134_fu_22568_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_35093_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_134_fu_22568_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_35093_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_134_fu_22568_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_35233_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_27_fu_7115_p3[2]),
        .Q(or_ln134_139_fu_23682_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_35233_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_27_fu_7115_p3[3]),
        .Q(or_ln134_139_fu_23682_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_35233_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_27_fu_7115_p3[4]),
        .Q(or_ln134_139_fu_23682_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_35233_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_86),
        .Q(or_ln134_139_fu_23682_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_35255_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_140_fu_23688_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_35255_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_99),
        .Q(or_ln134_140_fu_23688_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_35255_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_98),
        .Q(or_ln134_140_fu_23688_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_35255_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_97),
        .Q(or_ln134_140_fu_23688_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_35255_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_96),
        .Q(or_ln134_140_fu_23688_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_35255_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_95),
        .Q(or_ln134_140_fu_23688_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_35255_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_140_fu_23688_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_35271_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_207),
        .Q(or_ln134_141_fu_23694_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_35271_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_206),
        .Q(or_ln134_141_fu_23694_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_35271_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_205),
        .Q(or_ln134_141_fu_23694_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_35271_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_204),
        .Q(or_ln134_141_fu_23694_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_35271_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_202),
        .Q(or_ln134_141_fu_23694_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_35271_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_141_fu_23694_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_35281_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_142_fu_23700_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_35281_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_380),
        .Q(or_ln134_142_fu_23700_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_35281_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_379),
        .Q(or_ln134_142_fu_23700_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_35281_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_378),
        .Q(or_ln134_142_fu_23700_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_35281_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_377),
        .Q(or_ln134_142_fu_23700_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_35281_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_142_fu_23700_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_35281_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_142_fu_23700_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_35115_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_104_fu_12887_p3[2]),
        .Q(or_ln134_143_fu_22726_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_35115_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_104_fu_12887_p3[3]),
        .Q(or_ln134_143_fu_22726_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_35115_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_143_fu_22726_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_35131_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg_2[7]),
        .Q(or_ln134_144_fu_22732_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_35131_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_119_fu_14202_p3[2]),
        .Q(or_ln134_144_fu_22732_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_35131_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_119_fu_14202_p3[3]),
        .Q(or_ln134_144_fu_22732_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_35131_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_144_fu_22732_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_35131_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(or_ln134_144_fu_22732_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_35131_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg_2[4]),
        .Q(or_ln134_144_fu_22732_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_35131_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg_2[5]),
        .Q(or_ln134_144_fu_22732_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35147_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q3_reg[7]),
        .Q(or_ln134_145_fu_22738_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35147_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_259),
        .Q(or_ln134_145_fu_22738_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35147_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_145_fu_22738_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35147_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_145_fu_22738_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35147_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_145_fu_22738_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35147_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q3_reg[4]),
        .Q(or_ln134_145_fu_22738_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35147_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q3_reg[5]),
        .Q(or_ln134_145_fu_22738_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35157_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q3_reg_1[7]),
        .Q(or_ln134_146_fu_22744_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35157_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_514),
        .Q(or_ln134_146_fu_22744_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35157_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_513),
        .Q(or_ln134_146_fu_22744_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35157_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_146_fu_22744_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35157_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_146_fu_22744_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35157_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q3_reg_1[4]),
        .Q(or_ln134_146_fu_22744_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35157_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q3_reg_1[5]),
        .Q(or_ln134_146_fu_22744_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35421_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q3_reg[6]),
        .Q(or_ln134_147_fu_24814_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35421_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_147_fu_24814_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35421_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_147_fu_24814_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35421_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_262),
        .Q(or_ln134_147_fu_24814_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35421_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_147_fu_24814_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35421_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_147_fu_24814_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35421_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q3_reg[4]),
        .Q(or_ln134_147_fu_24814_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_35443_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_537),
        .Q(or_ln134_148_fu_24820_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_35443_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_536),
        .Q(or_ln134_148_fu_24820_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_35443_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_535),
        .Q(or_ln134_148_fu_24820_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_35443_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_148_fu_24820_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_35443_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(or_ln134_148_fu_24820_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_35443_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg[4]),
        .Q(or_ln134_148_fu_24820_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35459_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_517),
        .Q(or_ln134_149_fu_24826_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35459_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_516),
        .Q(or_ln134_149_fu_24826_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35459_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_515),
        .Q(or_ln134_149_fu_24826_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35459_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_149_fu_24826_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35459_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_149_fu_24826_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35459_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q3_reg_1[4]),
        .Q(or_ln134_149_fu_24826_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_35469_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_524),
        .Q(or_ln134_150_fu_24832_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_35469_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_150_fu_24832_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_35469_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_150_fu_24832_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_35469_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_150_fu_24832_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_32554_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_464),
        .Q(or_ln134_13_fu_5208_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_32554_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_463),
        .Q(or_ln134_13_fu_5208_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_32554_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_462),
        .Q(or_ln134_13_fu_5208_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_32554_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_457),
        .Q(or_ln134_13_fu_5208_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_382_reg_35303_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_104_fu_12887_p3[2]),
        .Q(or_ln134_151_fu_23858_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_382_reg_35303_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_104_fu_12887_p3[3]),
        .Q(or_ln134_151_fu_23858_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_382_reg_35303_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_151_fu_23858_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_384_reg_35319_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_119_fu_14202_p3[2]),
        .Q(or_ln134_152_fu_23864_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_384_reg_35319_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_119_fu_14202_p3[3]),
        .Q(or_ln134_152_fu_23864_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_384_reg_35319_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_152_fu_23864_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_35335_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q3_reg[7]),
        .Q(or_ln134_153_fu_23870_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_35335_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_259),
        .Q(or_ln134_153_fu_23870_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_35335_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_153_fu_23870_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_35335_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_153_fu_23870_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_35335_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_153_fu_23870_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_35335_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q3_reg[4]),
        .Q(or_ln134_153_fu_23870_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_35335_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q3_reg[5]),
        .Q(or_ln134_153_fu_23870_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_35345_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q3_reg_1[7]),
        .Q(or_ln134_154_fu_23876_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_35345_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_514),
        .Q(or_ln134_154_fu_23876_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_35345_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_513),
        .Q(or_ln134_154_fu_23876_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_35345_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_154_fu_23876_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_35345_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_154_fu_23876_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_35345_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q3_reg_1[4]),
        .Q(or_ln134_154_fu_23876_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_35345_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q3_reg_1[5]),
        .Q(or_ln134_154_fu_23876_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_35609_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_155_fu_25946_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_35609_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_155_fu_25946_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_35609_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_262),
        .Q(or_ln134_155_fu_25946_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_35609_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_155_fu_25946_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_35609_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q3_reg[4]),
        .Q(or_ln134_155_fu_25946_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_35631_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_537),
        .Q(or_ln134_156_fu_25952_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_35631_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_536),
        .Q(or_ln134_156_fu_25952_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_35631_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_535),
        .Q(or_ln134_156_fu_25952_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_35631_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_156_fu_25952_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_35631_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(or_ln134_156_fu_25952_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_35631_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg[4]),
        .Q(or_ln134_156_fu_25952_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_35647_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_517),
        .Q(or_ln134_157_fu_25958_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_35647_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_516),
        .Q(or_ln134_157_fu_25958_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_35647_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_515),
        .Q(or_ln134_157_fu_25958_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_35647_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_157_fu_25958_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_35647_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_157_fu_25958_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_35647_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q3_reg_1[4]),
        .Q(or_ln134_157_fu_25958_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_35657_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_524),
        .Q(or_ln134_158_fu_25964_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_35657_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_158_fu_25964_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_35657_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_158_fu_25964_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_35657_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_158_fu_25964_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_35657_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(or_ln134_158_fu_25964_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_35657_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg_2[4]),
        .Q(or_ln134_158_fu_25964_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_32645_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_207),
        .Q(or_ln134_14_fu_5214_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_32645_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_206),
        .Q(or_ln134_14_fu_5214_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_32645_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_205),
        .Q(or_ln134_14_fu_5214_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_32645_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_204),
        .Q(or_ln134_14_fu_5214_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35491_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg[7]),
        .Q(or_ln134_159_fu_24990_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35491_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_545),
        .Q(or_ln134_159_fu_24990_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35491_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_544),
        .Q(or_ln134_159_fu_24990_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35491_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_159_fu_24990_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35491_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_159_fu_24990_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35491_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg[4]),
        .Q(or_ln134_159_fu_24990_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35491_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg[5]),
        .Q(or_ln134_159_fu_24990_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35507_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg_3[7]),
        .Q(or_ln134_160_fu_24996_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35507_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_311_fu_31890_p3[2]),
        .Q(or_ln134_160_fu_24996_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35507_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_311_fu_31890_p3[3]),
        .Q(or_ln134_160_fu_24996_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35507_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_160_fu_24996_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35507_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(or_ln134_160_fu_24996_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35507_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg_3[4]),
        .Q(or_ln134_160_fu_24996_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35507_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg_3[5]),
        .Q(or_ln134_160_fu_24996_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_35523_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[7]),
        .Q(or_ln134_161_fu_25002_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_35523_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_348),
        .Q(or_ln134_161_fu_25002_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_35523_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_347),
        .Q(or_ln134_161_fu_25002_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_35523_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_161_fu_25002_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_35523_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_161_fu_25002_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_35523_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[4]),
        .Q(or_ln134_161_fu_25002_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_35523_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[5]),
        .Q(or_ln134_161_fu_25002_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_35533_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_370),
        .Q(or_ln134_162_fu_25008_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_35533_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_369),
        .Q(or_ln134_162_fu_25008_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_35533_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_162_fu_25008_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35797_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q3_reg[6]),
        .Q(or_ln134_163_fu_27078_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35797_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_163_fu_27078_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35797_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_163_fu_27078_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35797_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_262),
        .Q(or_ln134_163_fu_27078_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35797_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_163_fu_27078_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35797_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_163_fu_27078_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35797_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q3_reg[4]),
        .Q(or_ln134_163_fu_27078_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_35819_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_537),
        .Q(or_ln134_164_fu_27084_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_35819_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_536),
        .Q(or_ln134_164_fu_27084_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_35819_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_535),
        .Q(or_ln134_164_fu_27084_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_35819_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_164_fu_27084_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_35819_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(or_ln134_164_fu_27084_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_35819_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg[4]),
        .Q(or_ln134_164_fu_27084_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35835_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_517),
        .Q(or_ln134_165_fu_27090_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35835_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_516),
        .Q(or_ln134_165_fu_27090_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35835_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_515),
        .Q(or_ln134_165_fu_27090_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35835_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_165_fu_27090_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35835_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_165_fu_27090_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35835_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q3_reg_1[4]),
        .Q(or_ln134_165_fu_27090_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_35845_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_524),
        .Q(or_ln134_166_fu_27096_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_35845_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_166_fu_27096_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_35845_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_166_fu_27096_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_35845_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_166_fu_27096_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_422_reg_35679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_545),
        .Q(or_ln134_167_fu_26122_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_422_reg_35679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_544),
        .Q(or_ln134_167_fu_26122_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_422_reg_35679_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_167_fu_26122_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_422_reg_35679_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg[5]),
        .Q(or_ln134_167_fu_26122_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_424_reg_35695_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_311_fu_31890_p3[2]),
        .Q(or_ln134_168_fu_26128_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_424_reg_35695_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_311_fu_31890_p3[3]),
        .Q(or_ln134_168_fu_26128_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_424_reg_35695_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_168_fu_26128_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_424_reg_35695_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg_3[5]),
        .Q(or_ln134_168_fu_26128_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_35711_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[7]),
        .Q(or_ln134_169_fu_26134_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_35711_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_348),
        .Q(or_ln134_169_fu_26134_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_35711_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_347),
        .Q(or_ln134_169_fu_26134_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_35711_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_169_fu_26134_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_35711_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_169_fu_26134_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_35711_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[4]),
        .Q(or_ln134_169_fu_26134_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_35711_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[5]),
        .Q(or_ln134_169_fu_26134_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_35721_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg_0[7]),
        .Q(or_ln134_170_fu_26140_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_35721_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_370),
        .Q(or_ln134_170_fu_26140_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_35721_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_369),
        .Q(or_ln134_170_fu_26140_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_35721_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_170_fu_26140_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_35721_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_367),
        .Q(or_ln134_170_fu_26140_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_35721_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg_0[4]),
        .Q(or_ln134_170_fu_26140_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_35721_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg_0[5]),
        .Q(or_ln134_170_fu_26140_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_35985_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_171_fu_28210_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_35985_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_171_fu_28210_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_35985_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_262),
        .Q(or_ln134_171_fu_28210_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_35985_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_171_fu_28210_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_35985_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q3_reg[4]),
        .Q(or_ln134_171_fu_28210_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_36007_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_537),
        .Q(or_ln134_172_fu_28216_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_36007_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_536),
        .Q(or_ln134_172_fu_28216_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_36007_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_535),
        .Q(or_ln134_172_fu_28216_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_36007_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_172_fu_28216_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_36007_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(or_ln134_172_fu_28216_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_36007_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg[4]),
        .Q(or_ln134_172_fu_28216_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_36023_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_517),
        .Q(or_ln134_173_fu_28222_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_36023_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_516),
        .Q(or_ln134_173_fu_28222_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_36023_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_515),
        .Q(or_ln134_173_fu_28222_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_36023_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_173_fu_28222_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_36023_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_173_fu_28222_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_36023_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q3_reg_1[4]),
        .Q(or_ln134_173_fu_28222_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_36033_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_524),
        .Q(or_ln134_174_fu_28228_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_36033_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_174_fu_28228_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_36033_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_174_fu_28228_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_36033_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_174_fu_28228_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_36033_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(or_ln134_174_fu_28228_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_36033_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg_2[4]),
        .Q(or_ln134_174_fu_28228_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35867_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg[7]),
        .Q(or_ln134_175_fu_27254_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35867_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_545),
        .Q(or_ln134_175_fu_27254_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35867_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_544),
        .Q(or_ln134_175_fu_27254_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35867_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_175_fu_27254_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35867_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_175_fu_27254_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35867_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg[4]),
        .Q(or_ln134_175_fu_27254_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35867_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg[5]),
        .Q(or_ln134_175_fu_27254_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35883_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg_3[7]),
        .Q(or_ln134_176_fu_27260_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35883_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_311_fu_31890_p3[2]),
        .Q(or_ln134_176_fu_27260_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35883_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_311_fu_31890_p3[3]),
        .Q(or_ln134_176_fu_27260_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35883_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_176_fu_27260_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35883_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(or_ln134_176_fu_27260_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35883_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg_3[4]),
        .Q(or_ln134_176_fu_27260_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35883_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg_3[5]),
        .Q(or_ln134_176_fu_27260_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_446_reg_35899_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[7]),
        .Q(or_ln134_177_fu_27266_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_446_reg_35899_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_348),
        .Q(or_ln134_177_fu_27266_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_446_reg_35899_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_347),
        .Q(or_ln134_177_fu_27266_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_446_reg_35899_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_177_fu_27266_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_446_reg_35899_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_177_fu_27266_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_446_reg_35899_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[4]),
        .Q(or_ln134_177_fu_27266_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_446_reg_35899_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[5]),
        .Q(or_ln134_177_fu_27266_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_447_reg_35909_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_370),
        .Q(or_ln134_178_fu_27272_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_447_reg_35909_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_369),
        .Q(or_ln134_178_fu_27272_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_447_reg_35909_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_178_fu_27272_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36173_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q3_reg[6]),
        .Q(or_ln134_179_fu_29342_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36173_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_179_fu_29342_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36173_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_179_fu_29342_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36173_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_262),
        .Q(or_ln134_179_fu_29342_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36173_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_179_fu_29342_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36173_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_179_fu_29342_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36173_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q3_reg[4]),
        .Q(or_ln134_179_fu_29342_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_454_reg_36195_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_537),
        .Q(or_ln134_180_fu_29348_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_454_reg_36195_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_536),
        .Q(or_ln134_180_fu_29348_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_454_reg_36195_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_535),
        .Q(or_ln134_180_fu_29348_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_454_reg_36195_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_180_fu_29348_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_454_reg_36195_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(or_ln134_180_fu_29348_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_454_reg_36195_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg[4]),
        .Q(or_ln134_180_fu_29348_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_457_reg_36211_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_517),
        .Q(or_ln134_181_fu_29354_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_457_reg_36211_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_516),
        .Q(or_ln134_181_fu_29354_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_457_reg_36211_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_515),
        .Q(or_ln134_181_fu_29354_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_457_reg_36211_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_181_fu_29354_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_457_reg_36211_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_181_fu_29354_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_457_reg_36211_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q3_reg_1[4]),
        .Q(or_ln134_181_fu_29354_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_459_reg_36221_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_524),
        .Q(or_ln134_182_fu_29360_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_459_reg_36221_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_182_fu_29360_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_459_reg_36221_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_182_fu_29360_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_459_reg_36221_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_182_fu_29360_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_462_reg_36055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_545),
        .Q(or_ln134_183_fu_28386_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_462_reg_36055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_544),
        .Q(or_ln134_183_fu_28386_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_462_reg_36055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_183_fu_28386_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_462_reg_36055_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg[5]),
        .Q(or_ln134_183_fu_28386_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_464_reg_36071_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_311_fu_31890_p3[2]),
        .Q(or_ln134_184_fu_28392_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_464_reg_36071_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_311_fu_31890_p3[3]),
        .Q(or_ln134_184_fu_28392_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_464_reg_36071_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_184_fu_28392_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_464_reg_36071_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg_3[5]),
        .Q(or_ln134_184_fu_28392_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_466_reg_36087_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[7]),
        .Q(or_ln134_185_fu_28398_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_466_reg_36087_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_348),
        .Q(or_ln134_185_fu_28398_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_466_reg_36087_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_347),
        .Q(or_ln134_185_fu_28398_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_466_reg_36087_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_185_fu_28398_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_466_reg_36087_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_185_fu_28398_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_466_reg_36087_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[4]),
        .Q(or_ln134_185_fu_28398_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_466_reg_36087_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[5]),
        .Q(or_ln134_185_fu_28398_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_467_reg_36097_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg_0[7]),
        .Q(or_ln134_186_fu_28404_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_467_reg_36097_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_370),
        .Q(or_ln134_186_fu_28404_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_467_reg_36097_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_369),
        .Q(or_ln134_186_fu_28404_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_467_reg_36097_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_186_fu_28404_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_467_reg_36097_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_367),
        .Q(or_ln134_186_fu_28404_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_467_reg_36097_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg_0[4]),
        .Q(or_ln134_186_fu_28404_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_467_reg_36097_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg_0[5]),
        .Q(or_ln134_186_fu_28404_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_470_reg_36356_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_187_fu_30475_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_470_reg_36356_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_187_fu_30475_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_470_reg_36356_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_262),
        .Q(or_ln134_187_fu_30475_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_470_reg_36356_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_187_fu_30475_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_470_reg_36356_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_187_fu_30475_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_470_reg_36356_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q3_reg[4]),
        .Q(or_ln134_187_fu_30475_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_474_reg_36378_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_537),
        .Q(or_ln134_188_fu_30481_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_474_reg_36378_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_536),
        .Q(or_ln134_188_fu_30481_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_474_reg_36378_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_535),
        .Q(or_ln134_188_fu_30481_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_474_reg_36378_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_188_fu_30481_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_474_reg_36378_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(or_ln134_188_fu_30481_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_474_reg_36378_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg[4]),
        .Q(or_ln134_188_fu_30481_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_477_reg_36394_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_517),
        .Q(or_ln134_189_fu_30487_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_477_reg_36394_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_516),
        .Q(or_ln134_189_fu_30487_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_477_reg_36394_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_515),
        .Q(or_ln134_189_fu_30487_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_477_reg_36394_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_189_fu_30487_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_477_reg_36394_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_189_fu_30487_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_477_reg_36394_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q3_reg_1[4]),
        .Q(or_ln134_189_fu_30487_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_479_reg_36404_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_524),
        .Q(or_ln134_190_fu_30493_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_479_reg_36404_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_190_fu_30493_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_479_reg_36404_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_190_fu_30493_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_479_reg_36404_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_190_fu_30493_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_479_reg_36404_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(or_ln134_190_fu_30493_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_479_reg_36404_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg_2[4]),
        .Q(or_ln134_190_fu_30493_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36243_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg[7]),
        .Q(or_ln134_191_fu_29518_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36243_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_545),
        .Q(or_ln134_191_fu_29518_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36243_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_544),
        .Q(or_ln134_191_fu_29518_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36243_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_191_fu_29518_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36243_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_191_fu_29518_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36243_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg[4]),
        .Q(or_ln134_191_fu_29518_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36243_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg[5]),
        .Q(or_ln134_191_fu_29518_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36259_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg_3[7]),
        .Q(or_ln134_192_fu_29524_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36259_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_311_fu_31890_p3[2]),
        .Q(or_ln134_192_fu_29524_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36259_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_311_fu_31890_p3[3]),
        .Q(or_ln134_192_fu_29524_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36259_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_192_fu_29524_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36259_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(or_ln134_192_fu_29524_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36259_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg_3[4]),
        .Q(or_ln134_192_fu_29524_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36259_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg_3[5]),
        .Q(or_ln134_192_fu_29524_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36275_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[7]),
        .Q(or_ln134_193_fu_29530_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36275_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_348),
        .Q(or_ln134_193_fu_29530_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36275_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_347),
        .Q(or_ln134_193_fu_29530_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36275_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_193_fu_29530_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36275_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_193_fu_29530_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36275_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[4]),
        .Q(or_ln134_193_fu_29530_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36275_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[5]),
        .Q(or_ln134_193_fu_29530_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_487_reg_36285_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_370),
        .Q(or_ln134_194_fu_29536_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_487_reg_36285_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_369),
        .Q(or_ln134_194_fu_29536_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_487_reg_36285_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_194_fu_29536_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36524_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[6]),
        .Q(or_ln134_195_fu_31283_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36524_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_353),
        .Q(or_ln134_195_fu_31283_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36524_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_352),
        .Q(or_ln134_195_fu_31283_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36524_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_351),
        .Q(or_ln134_195_fu_31283_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36524_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_195_fu_31283_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36524_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_195_fu_31283_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36524_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[4]),
        .Q(or_ln134_195_fu_31283_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_494_reg_36546_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_548),
        .Q(or_ln134_196_fu_31289_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_494_reg_36546_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_547),
        .Q(or_ln134_196_fu_31289_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_494_reg_36546_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_546),
        .Q(or_ln134_196_fu_31289_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_494_reg_36546_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_196_fu_31289_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_494_reg_36546_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_196_fu_31289_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_494_reg_36546_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[4]),
        .Q(or_ln134_196_fu_31289_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_497_reg_36562_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_375),
        .Q(or_ln134_197_fu_31295_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_497_reg_36562_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_374),
        .Q(or_ln134_197_fu_31295_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_497_reg_36562_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_373),
        .Q(or_ln134_197_fu_31295_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_497_reg_36562_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_197_fu_31295_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_497_reg_36562_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_367),
        .Q(or_ln134_197_fu_31295_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_497_reg_36562_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg_0[4]),
        .Q(or_ln134_197_fu_31295_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_499_reg_36572_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_506),
        .Q(or_ln134_198_fu_31301_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_499_reg_36572_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_505),
        .Q(or_ln134_198_fu_31301_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_499_reg_36572_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_504),
        .Q(or_ln134_198_fu_31301_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_499_reg_36572_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_198_fu_31301_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_32207_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_459),
        .Q(or_ln134_4_fu_3266_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_32207_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_458),
        .Q(or_ln134_4_fu_3266_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_32207_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_457),
        .Q(or_ln134_4_fu_3266_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_502_reg_36426_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg[7]),
        .Q(or_ln134_199_fu_30651_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_502_reg_36426_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_545),
        .Q(or_ln134_199_fu_30651_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_502_reg_36426_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_544),
        .Q(or_ln134_199_fu_30651_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_502_reg_36426_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_199_fu_30651_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_502_reg_36426_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_199_fu_30651_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_502_reg_36426_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg[4]),
        .Q(or_ln134_199_fu_30651_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_502_reg_36426_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg[5]),
        .Q(or_ln134_199_fu_30651_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_504_reg_36442_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg_3[7]),
        .Q(or_ln134_200_fu_30657_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_504_reg_36442_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_311_fu_31890_p3[2]),
        .Q(or_ln134_200_fu_30657_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_504_reg_36442_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_311_fu_31890_p3[3]),
        .Q(or_ln134_200_fu_30657_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_504_reg_36442_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_200_fu_30657_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_504_reg_36442_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(or_ln134_200_fu_30657_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_504_reg_36442_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg_3[4]),
        .Q(or_ln134_200_fu_30657_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_504_reg_36442_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg_3[5]),
        .Q(or_ln134_200_fu_30657_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_506_reg_36458_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[7]),
        .Q(or_ln134_201_fu_30663_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_506_reg_36458_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_348),
        .Q(or_ln134_201_fu_30663_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_506_reg_36458_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_347),
        .Q(or_ln134_201_fu_30663_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_506_reg_36458_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_201_fu_30663_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_506_reg_36458_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_201_fu_30663_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_506_reg_36458_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[4]),
        .Q(or_ln134_201_fu_30663_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_506_reg_36458_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[5]),
        .Q(or_ln134_201_fu_30663_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_507_reg_36468_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg_0[7]),
        .Q(or_ln134_202_fu_30669_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_507_reg_36468_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_370),
        .Q(or_ln134_202_fu_30669_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_507_reg_36468_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_369),
        .Q(or_ln134_202_fu_30669_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_507_reg_36468_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_202_fu_30669_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_507_reg_36468_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_367),
        .Q(or_ln134_202_fu_30669_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_507_reg_36468_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg_0[4]),
        .Q(or_ln134_202_fu_30669_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_507_reg_36468_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg_0[5]),
        .Q(or_ln134_202_fu_30669_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg[6]),
        .Q(or_ln134_203_fu_31938_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36617_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_353),
        .Q(or_ln134_203_fu_31938_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36617_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_352),
        .Q(or_ln134_203_fu_31938_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36617_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_351),
        .Q(or_ln134_203_fu_31938_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36617_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_203_fu_31938_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36617_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_203_fu_31938_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36617_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg[4]),
        .Q(or_ln134_203_fu_31938_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_514_reg_36639_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_548),
        .Q(or_ln134_204_fu_31944_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_514_reg_36639_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_547),
        .Q(or_ln134_204_fu_31944_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_514_reg_36639_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_546),
        .Q(or_ln134_204_fu_31944_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_514_reg_36639_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_543),
        .Q(or_ln134_204_fu_31944_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_514_reg_36639_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(or_ln134_204_fu_31944_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_514_reg_36639_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[4]),
        .Q(or_ln134_204_fu_31944_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36649_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg_0[6]),
        .Q(or_ln134_205_fu_31950_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36649_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_375),
        .Q(or_ln134_205_fu_31950_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36649_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_374),
        .Q(or_ln134_205_fu_31950_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36649_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_373),
        .Q(or_ln134_205_fu_31950_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36649_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_368),
        .Q(or_ln134_205_fu_31950_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36649_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_367),
        .Q(or_ln134_205_fu_31950_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36649_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg_0[4]),
        .Q(or_ln134_205_fu_31950_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_519_reg_36659_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_506),
        .Q(or_ln134_206_fu_31956_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_519_reg_36659_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_505),
        .Q(or_ln134_206_fu_31956_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_519_reg_36659_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_504),
        .Q(or_ln134_206_fu_31956_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_519_reg_36659_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_311_fu_31890_p3[4]),
        .Q(or_ln134_206_fu_31956_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_519_reg_36659_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(or_ln134_206_fu_31956_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_519_reg_36659_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg_3[4]),
        .Q(or_ln134_206_fu_31956_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_32119_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_3084_p3[2]),
        .Q(or_ln134_6_fu_3471_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_32119_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_3084_p3[3]),
        .Q(or_ln134_6_fu_3471_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_32119_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_3084_p3[4]),
        .Q(or_ln134_6_fu_3471_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32150_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q6[7]),
        .Q(or_ln_fu_3477_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32150_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_459),
        .Q(or_ln_fu_3477_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32150_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_458),
        .Q(or_ln_fu_3477_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32150_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_457),
        .Q(or_ln_fu_3477_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32150_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_157),
        .Q(or_ln_fu_3477_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32150_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q6[4]),
        .Q(or_ln_fu_3477_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32150_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q6[5]),
        .Q(or_ln_fu_3477_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_32850_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_104_fu_12887_p3[2]),
        .Q(or_ln134_31_fu_6817_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_32850_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_104_fu_12887_p3[3]),
        .Q(or_ln134_31_fu_6817_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_32850_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_104_fu_12887_p3[4]),
        .Q(or_ln134_31_fu_6817_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_32866_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg_2[7]),
        .Q(or_ln134_32_fu_6823_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_32866_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_119_fu_14202_p3[2]),
        .Q(or_ln134_32_fu_6823_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_32866_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_119_fu_14202_p3[3]),
        .Q(or_ln134_32_fu_6823_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_32866_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_119_fu_14202_p3[4]),
        .Q(or_ln134_32_fu_6823_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_32866_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(or_ln134_32_fu_6823_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_32866_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg_2[4]),
        .Q(or_ln134_32_fu_6823_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_32866_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg_2[5]),
        .Q(or_ln134_32_fu_6823_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_32882_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q3_reg[7]),
        .Q(or_ln134_33_fu_6829_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_32882_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_259),
        .Q(or_ln134_33_fu_6829_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_32882_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_33_fu_6829_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_32882_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_33_fu_6829_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_32882_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_33_fu_6829_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_32882_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q3_reg[4]),
        .Q(or_ln134_33_fu_6829_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_32882_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q3_reg[5]),
        .Q(or_ln134_33_fu_6829_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_32892_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q3_reg_1[7]),
        .Q(or_ln134_34_fu_6835_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_32892_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_514),
        .Q(or_ln134_34_fu_6835_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_32892_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_513),
        .Q(or_ln134_34_fu_6835_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_32892_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_512),
        .Q(or_ln134_34_fu_6835_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_32892_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(or_ln134_34_fu_6835_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_32892_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q3_reg_1[4]),
        .Q(or_ln134_34_fu_6835_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_32892_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q3_reg_1[5]),
        .Q(or_ln134_34_fu_6835_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_33140_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(or_ln134_27_fu_7115_p3[2]),
        .Q(or_ln134_35_fu_8905_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_33140_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(or_ln134_27_fu_7115_p3[3]),
        .Q(or_ln134_35_fu_8905_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_33140_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(or_ln134_27_fu_7115_p3[4]),
        .Q(or_ln134_35_fu_8905_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_33140_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_86),
        .Q(or_ln134_35_fu_8905_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_33162_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_99),
        .Q(or_ln134_36_fu_8911_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_33162_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_98),
        .Q(or_ln134_36_fu_8911_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_33162_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_97),
        .Q(or_ln134_36_fu_8911_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_33162_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_96),
        .Q(or_ln134_36_fu_8911_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_33178_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_207),
        .Q(or_ln134_37_fu_8917_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_33178_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_206),
        .Q(or_ln134_37_fu_8917_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_33178_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_205),
        .Q(or_ln134_37_fu_8917_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_33178_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_204),
        .Q(or_ln134_37_fu_8917_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_33178_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_202),
        .Q(or_ln134_37_fu_8917_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_33178_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_37_fu_8917_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_33188_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_38_fu_8923_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_33188_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_380),
        .Q(or_ln134_38_fu_8923_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_33188_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_379),
        .Q(or_ln134_38_fu_8923_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_33188_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_378),
        .Q(or_ln134_38_fu_8923_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_33188_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_377),
        .Q(or_ln134_38_fu_8923_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_33188_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_38_fu_8923_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_33188_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_38_fu_8923_p3[7]),
        .R(1'b0));
  FDRE \x_74_reg_33668_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(zext_ln152_9_fu_11509_p1[0]),
        .Q(x_74_reg_33668[0]),
        .R(1'b0));
  FDRE \x_74_reg_33668_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(zext_ln152_9_fu_11509_p1[1]),
        .Q(x_74_reg_33668[1]),
        .R(1'b0));
  FDRE \x_74_reg_33668_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(zext_ln152_9_fu_11509_p1[2]),
        .Q(x_74_reg_33668[2]),
        .R(1'b0));
  FDRE \x_74_reg_33668_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(zext_ln152_9_fu_11509_p1[3]),
        .Q(x_74_reg_33668[3]),
        .R(1'b0));
  FDRE \x_74_reg_33668_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(zext_ln152_9_fu_11509_p1[4]),
        .Q(x_74_reg_33668[4]),
        .R(1'b0));
  FDRE \x_74_reg_33668_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(zext_ln152_9_fu_11509_p1[5]),
        .Q(x_74_reg_33668[5]),
        .R(1'b0));
  FDRE \x_74_reg_33668_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(zext_ln152_9_fu_11509_p1[6]),
        .Q(x_74_reg_33668[6]),
        .R(1'b0));
  FDRE \x_74_reg_33668_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(zext_ln152_9_fu_11509_p1[7]),
        .Q(x_74_reg_33668[7]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33886_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q3_reg[7]),
        .Q(x_assign_100_reg_33886[0]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33886_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q3_reg[0]),
        .Q(x_assign_100_reg_33886[1]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33886_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_100_reg_33886[2]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33886_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_100_reg_33886[3]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33886_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_256),
        .Q(x_assign_100_reg_33886[4]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33886_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q3_reg[4]),
        .Q(x_assign_100_reg_33886[5]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33886_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q3_reg[5]),
        .Q(x_assign_100_reg_33886[6]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33886_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q3_reg[6]),
        .Q(x_assign_100_reg_33886[7]),
        .R(1'b0));
  FDRE \x_assign_102_reg_33902_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q3_reg_1[7]),
        .Q(x_assign_102_reg_33902[0]),
        .R(1'b0));
  FDRE \x_assign_102_reg_33902_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q3_reg_1[0]),
        .Q(x_assign_102_reg_33902[1]),
        .R(1'b0));
  FDRE \x_assign_102_reg_33902_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_102_reg_33902[2]),
        .R(1'b0));
  FDRE \x_assign_102_reg_33902_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_102_reg_33902[3]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33908_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg[7]),
        .Q(x_assign_103_reg_33908[0]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33908_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg[0]),
        .Q(x_assign_103_reg_33908[1]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33908_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_103_reg_33908[2]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33908_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_103_reg_33908[3]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33908_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg[5]),
        .Q(x_assign_103_reg_33908[6]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33908_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg[6]),
        .Q(x_assign_103_reg_33908[7]),
        .R(1'b0));
  FDRE \x_assign_105_reg_33924_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_105_reg_33924[0]),
        .R(1'b0));
  FDRE \x_assign_105_reg_33924_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_105_reg_33924[1]),
        .R(1'b0));
  FDRE \x_assign_105_reg_33924_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_382),
        .Q(x_assign_105_reg_33924[2]),
        .R(1'b0));
  FDRE \x_assign_105_reg_33924_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_381),
        .Q(x_assign_105_reg_33924[3]),
        .R(1'b0));
  FDRE \x_assign_105_reg_33924_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_105_reg_33924[6]),
        .R(1'b0));
  FDRE \x_assign_105_reg_33924_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_105_reg_33924[7]),
        .R(1'b0));
  FDRE \x_assign_108_reg_33762_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q3_reg_1[0]),
        .Q(x_assign_108_reg_33762[1]),
        .R(1'b0));
  FDRE \x_assign_108_reg_33762_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_108_reg_33762[2]),
        .R(1'b0));
  FDRE \x_assign_108_reg_33762_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_108_reg_33762[3]),
        .R(1'b0));
  FDRE \x_assign_108_reg_33762_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q3_reg_1[6]),
        .Q(x_assign_108_reg_33762[7]),
        .R(1'b0));
  FDRE \x_assign_109_reg_33768_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg[0]),
        .Q(x_assign_109_reg_33768[1]),
        .R(1'b0));
  FDRE \x_assign_109_reg_33768_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_109_reg_33768[2]),
        .R(1'b0));
  FDRE \x_assign_109_reg_33768_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_109_reg_33768[3]),
        .R(1'b0));
  FDRE \x_assign_110_reg_33784_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg_2[7]),
        .Q(x_assign_110_reg_33784[0]),
        .R(1'b0));
  FDRE \x_assign_110_reg_33784_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg_2[0]),
        .Q(x_assign_110_reg_33784[1]),
        .R(1'b0));
  FDRE \x_assign_110_reg_33784_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_110_reg_33784[2]),
        .R(1'b0));
  FDRE \x_assign_110_reg_33784_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_110_reg_33784[3]),
        .R(1'b0));
  FDRE \x_assign_110_reg_33784_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(x_assign_110_reg_33784[4]),
        .R(1'b0));
  FDRE \x_assign_110_reg_33784_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg_2[4]),
        .Q(x_assign_110_reg_33784[5]),
        .R(1'b0));
  FDRE \x_assign_110_reg_33784_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg_2[5]),
        .Q(x_assign_110_reg_33784[6]),
        .R(1'b0));
  FDRE \x_assign_110_reg_33784_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg_2[6]),
        .Q(x_assign_110_reg_33784[7]),
        .R(1'b0));
  FDRE \x_assign_111_reg_33800_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q3_reg[0]),
        .Q(x_assign_111_reg_33800[1]),
        .R(1'b0));
  FDRE \x_assign_111_reg_33800_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_111_reg_33800[2]),
        .R(1'b0));
  FDRE \x_assign_111_reg_33800_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_111_reg_33800[3]),
        .R(1'b0));
  FDRE \x_assign_112_reg_34070_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg[7]),
        .Q(x_assign_112_reg_34070[0]),
        .R(1'b0));
  FDRE \x_assign_112_reg_34070_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg[0]),
        .Q(x_assign_112_reg_34070[1]),
        .R(1'b0));
  FDRE \x_assign_112_reg_34070_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_112_reg_34070[2]),
        .R(1'b0));
  FDRE \x_assign_112_reg_34070_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_112_reg_34070[3]),
        .R(1'b0));
  FDRE \x_assign_112_reg_34070_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg[5]),
        .Q(x_assign_112_reg_34070[6]),
        .R(1'b0));
  FDRE \x_assign_112_reg_34070_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg[6]),
        .Q(x_assign_112_reg_34070[7]),
        .R(1'b0));
  FDRE \x_assign_114_reg_34086_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg_2[7]),
        .Q(x_assign_114_reg_34086[0]),
        .R(1'b0));
  FDRE \x_assign_114_reg_34086_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg_2[0]),
        .Q(x_assign_114_reg_34086[1]),
        .R(1'b0));
  FDRE \x_assign_114_reg_34086_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_114_reg_34086[2]),
        .R(1'b0));
  FDRE \x_assign_114_reg_34086_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_114_reg_34086[3]),
        .R(1'b0));
  FDRE \x_assign_115_reg_34092_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[7]),
        .Q(x_assign_115_reg_34092[0]),
        .R(1'b0));
  FDRE \x_assign_115_reg_34092_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[0]),
        .Q(x_assign_115_reg_34092[1]),
        .R(1'b0));
  FDRE \x_assign_115_reg_34092_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_115_reg_34092[2]),
        .R(1'b0));
  FDRE \x_assign_115_reg_34092_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_115_reg_34092[3]),
        .R(1'b0));
  FDRE \x_assign_117_reg_34108_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q3_reg_1[7]),
        .Q(x_assign_117_reg_34108[0]),
        .R(1'b0));
  FDRE \x_assign_117_reg_34108_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q3_reg_1[0]),
        .Q(x_assign_117_reg_34108[1]),
        .R(1'b0));
  FDRE \x_assign_117_reg_34108_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_117_reg_34108[2]),
        .R(1'b0));
  FDRE \x_assign_117_reg_34108_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_117_reg_34108[3]),
        .R(1'b0));
  FDRE \x_assign_117_reg_34108_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_48_fu_6403_p3[4]),
        .Q(x_assign_117_reg_34108[4]),
        .R(1'b0));
  FDRE \x_assign_117_reg_34108_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q3_reg_1[4]),
        .Q(x_assign_117_reg_34108[5]),
        .R(1'b0));
  FDRE \x_assign_117_reg_34108_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q3_reg_1[5]),
        .Q(x_assign_117_reg_34108[6]),
        .R(1'b0));
  FDRE \x_assign_117_reg_34108_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q3_reg_1[6]),
        .Q(x_assign_117_reg_34108[7]),
        .R(1'b0));
  FDRE \x_assign_120_reg_33950_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg_2[0]),
        .Q(x_assign_120_reg_33950[1]),
        .R(1'b0));
  FDRE \x_assign_120_reg_33950_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_120_reg_33950[2]),
        .R(1'b0));
  FDRE \x_assign_120_reg_33950_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_120_reg_33950[3]),
        .R(1'b0));
  FDRE \x_assign_121_reg_33956_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg[7]),
        .Q(x_assign_121_reg_33956[0]),
        .R(1'b0));
  FDRE \x_assign_121_reg_33956_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg[0]),
        .Q(x_assign_121_reg_33956[1]),
        .R(1'b0));
  FDRE \x_assign_121_reg_33956_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_121_reg_33956[2]),
        .R(1'b0));
  FDRE \x_assign_121_reg_33956_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_121_reg_33956[3]),
        .R(1'b0));
  FDRE \x_assign_121_reg_33956_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(x_assign_121_reg_33956[4]),
        .R(1'b0));
  FDRE \x_assign_121_reg_33956_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg[4]),
        .Q(x_assign_121_reg_33956[5]),
        .R(1'b0));
  FDRE \x_assign_121_reg_33956_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg[5]),
        .Q(x_assign_121_reg_33956[6]),
        .R(1'b0));
  FDRE \x_assign_121_reg_33956_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg[6]),
        .Q(x_assign_121_reg_33956[7]),
        .R(1'b0));
  FDRE \x_assign_122_reg_33972_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg_0[0]),
        .Q(x_assign_122_reg_33972[1]),
        .R(1'b0));
  FDRE \x_assign_122_reg_33972_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_122_reg_33972[2]),
        .R(1'b0));
  FDRE \x_assign_122_reg_33972_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_122_reg_33972[3]),
        .R(1'b0));
  FDRE \x_assign_122_reg_33972_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg_0[6]),
        .Q(x_assign_122_reg_33972[7]),
        .R(1'b0));
  FDRE \x_assign_123_reg_33988_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[0]),
        .Q(x_assign_123_reg_33988[1]),
        .R(1'b0));
  FDRE \x_assign_123_reg_33988_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_123_reg_33988[2]),
        .R(1'b0));
  FDRE \x_assign_123_reg_33988_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_123_reg_33988[3]),
        .R(1'b0));
  FDRE \x_assign_123_reg_33988_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[6]),
        .Q(x_assign_123_reg_33988[7]),
        .R(1'b0));
  FDRE \x_assign_124_reg_34231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[7]),
        .Q(x_assign_124_reg_34231[0]),
        .R(1'b0));
  FDRE \x_assign_124_reg_34231_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[0]),
        .Q(x_assign_124_reg_34231[1]),
        .R(1'b0));
  FDRE \x_assign_124_reg_34231_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_124_reg_34231[2]),
        .R(1'b0));
  FDRE \x_assign_124_reg_34231_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_124_reg_34231[3]),
        .R(1'b0));
  FDRE \x_assign_124_reg_34231_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[5]),
        .Q(x_assign_124_reg_34231[6]),
        .R(1'b0));
  FDRE \x_assign_124_reg_34231_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[6]),
        .Q(x_assign_124_reg_34231[7]),
        .R(1'b0));
  FDRE \x_assign_126_reg_34247_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg_3[7]),
        .Q(x_assign_126_reg_34247[0]),
        .R(1'b0));
  FDRE \x_assign_126_reg_34247_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg_3[0]),
        .Q(x_assign_126_reg_34247[1]),
        .R(1'b0));
  FDRE \x_assign_126_reg_34247_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_126_reg_34247[2]),
        .R(1'b0));
  FDRE \x_assign_126_reg_34247_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_126_reg_34247[3]),
        .R(1'b0));
  FDRE \x_assign_127_reg_34253_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg[7]),
        .Q(x_assign_127_reg_34253[0]),
        .R(1'b0));
  FDRE \x_assign_127_reg_34253_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg[0]),
        .Q(x_assign_127_reg_34253[1]),
        .R(1'b0));
  FDRE \x_assign_127_reg_34253_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_127_reg_34253[2]),
        .R(1'b0));
  FDRE \x_assign_127_reg_34253_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_127_reg_34253[3]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34269_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg_0[7]),
        .Q(x_assign_129_reg_34269[0]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34269_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg_0[0]),
        .Q(x_assign_129_reg_34269[1]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34269_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_129_reg_34269[2]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34269_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_129_reg_34269[3]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34269_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_367),
        .Q(x_assign_129_reg_34269[4]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34269_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg_0[4]),
        .Q(x_assign_129_reg_34269[5]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34269_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg_0[5]),
        .Q(x_assign_129_reg_34269[6]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34269_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg_0[6]),
        .Q(x_assign_129_reg_34269[7]),
        .R(1'b0));
  FDRE \x_assign_12_reg_32424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_12_reg_32424[1]),
        .R(1'b0));
  FDRE \x_assign_12_reg_32424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_461),
        .Q(x_assign_12_reg_32424[2]),
        .R(1'b0));
  FDRE \x_assign_12_reg_32424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_460),
        .Q(x_assign_12_reg_32424[3]),
        .R(1'b0));
  FDRE \x_assign_132_reg_34139_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg_0[0]),
        .Q(x_assign_132_reg_34139[1]),
        .R(1'b0));
  FDRE \x_assign_132_reg_34139_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_132_reg_34139[2]),
        .R(1'b0));
  FDRE \x_assign_132_reg_34139_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_132_reg_34139[3]),
        .R(1'b0));
  FDRE \x_assign_132_reg_34139_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg_0[6]),
        .Q(x_assign_132_reg_34139[7]),
        .R(1'b0));
  FDRE \x_assign_134_reg_34145_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg_3[7]),
        .Q(x_assign_134_reg_34145[0]),
        .R(1'b0));
  FDRE \x_assign_134_reg_34145_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg_3[0]),
        .Q(x_assign_134_reg_34145[1]),
        .R(1'b0));
  FDRE \x_assign_134_reg_34145_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_134_reg_34145[2]),
        .R(1'b0));
  FDRE \x_assign_134_reg_34145_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_134_reg_34145[3]),
        .R(1'b0));
  FDRE \x_assign_134_reg_34145_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(x_assign_134_reg_34145[4]),
        .R(1'b0));
  FDRE \x_assign_134_reg_34145_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg_3[4]),
        .Q(x_assign_134_reg_34145[5]),
        .R(1'b0));
  FDRE \x_assign_134_reg_34145_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg_3[5]),
        .Q(x_assign_134_reg_34145[6]),
        .R(1'b0));
  FDRE \x_assign_134_reg_34145_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg_3[6]),
        .Q(x_assign_134_reg_34145[7]),
        .R(1'b0));
  FDRE \x_assign_135_reg_34161_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg[0]),
        .Q(x_assign_135_reg_34161[1]),
        .R(1'b0));
  FDRE \x_assign_135_reg_34161_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_135_reg_34161[2]),
        .R(1'b0));
  FDRE \x_assign_135_reg_34161_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_135_reg_34161[3]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34359_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[7]),
        .Q(x_assign_136_reg_34359[0]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34359_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[0]),
        .Q(x_assign_136_reg_34359[1]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34359_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_136_reg_34359[2]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34359_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_136_reg_34359[3]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34359_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[5]),
        .Q(x_assign_136_reg_34359[6]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34359_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[6]),
        .Q(x_assign_136_reg_34359[7]),
        .R(1'b0));
  FDRE \x_assign_138_reg_34375_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg_3[7]),
        .Q(x_assign_138_reg_34375[0]),
        .R(1'b0));
  FDRE \x_assign_138_reg_34375_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg_3[0]),
        .Q(x_assign_138_reg_34375[1]),
        .R(1'b0));
  FDRE \x_assign_138_reg_34375_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_138_reg_34375[2]),
        .R(1'b0));
  FDRE \x_assign_138_reg_34375_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_138_reg_34375[3]),
        .R(1'b0));
  FDRE \x_assign_139_reg_34381_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg[7]),
        .Q(x_assign_139_reg_34381[0]),
        .R(1'b0));
  FDRE \x_assign_139_reg_34381_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg[0]),
        .Q(x_assign_139_reg_34381[1]),
        .R(1'b0));
  FDRE \x_assign_139_reg_34381_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_139_reg_34381[2]),
        .R(1'b0));
  FDRE \x_assign_139_reg_34381_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_139_reg_34381[3]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32466_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q6[7]),
        .Q(x_assign_13_reg_32466[0]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32466_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q6[0]),
        .Q(x_assign_13_reg_32466[1]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32466_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_304),
        .Q(x_assign_13_reg_32466[2]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32466_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_303),
        .Q(x_assign_13_reg_32466[3]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32466_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_282),
        .Q(x_assign_13_reg_32466[4]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32466_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q6[4]),
        .Q(x_assign_13_reg_32466[5]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32466_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q6[5]),
        .Q(x_assign_13_reg_32466[6]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32466_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q6[6]),
        .Q(x_assign_13_reg_32466[7]),
        .R(1'b0));
  FDRE \x_assign_141_reg_34397_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg_0[7]),
        .Q(x_assign_141_reg_34397[0]),
        .R(1'b0));
  FDRE \x_assign_141_reg_34397_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg_0[0]),
        .Q(x_assign_141_reg_34397[1]),
        .R(1'b0));
  FDRE \x_assign_141_reg_34397_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_141_reg_34397[2]),
        .R(1'b0));
  FDRE \x_assign_141_reg_34397_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_141_reg_34397[3]),
        .R(1'b0));
  FDRE \x_assign_141_reg_34397_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_367),
        .Q(x_assign_141_reg_34397[4]),
        .R(1'b0));
  FDRE \x_assign_141_reg_34397_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg_0[4]),
        .Q(x_assign_141_reg_34397[5]),
        .R(1'b0));
  FDRE \x_assign_141_reg_34397_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg_0[5]),
        .Q(x_assign_141_reg_34397[6]),
        .R(1'b0));
  FDRE \x_assign_141_reg_34397_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg_0[6]),
        .Q(x_assign_141_reg_34397[7]),
        .R(1'b0));
  FDRE \x_assign_148_reg_34492_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[7]),
        .Q(x_assign_148_reg_34492[0]),
        .R(1'b0));
  FDRE \x_assign_148_reg_34492_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[0]),
        .Q(x_assign_148_reg_34492[1]),
        .R(1'b0));
  FDRE \x_assign_148_reg_34492_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_148_reg_34492[2]),
        .R(1'b0));
  FDRE \x_assign_148_reg_34492_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_148_reg_34492[3]),
        .R(1'b0));
  FDRE \x_assign_148_reg_34492_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[5]),
        .Q(x_assign_148_reg_34492[6]),
        .R(1'b0));
  FDRE \x_assign_148_reg_34492_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[6]),
        .Q(x_assign_148_reg_34492[7]),
        .R(1'b0));
  FDRE \x_assign_150_reg_34508_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg_3[7]),
        .Q(x_assign_150_reg_34508[0]),
        .R(1'b0));
  FDRE \x_assign_150_reg_34508_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg_3[0]),
        .Q(x_assign_150_reg_34508[1]),
        .R(1'b0));
  FDRE \x_assign_150_reg_34508_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_150_reg_34508[2]),
        .R(1'b0));
  FDRE \x_assign_150_reg_34508_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_150_reg_34508[3]),
        .R(1'b0));
  FDRE \x_assign_151_reg_34514_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg[7]),
        .Q(x_assign_151_reg_34514[0]),
        .R(1'b0));
  FDRE \x_assign_151_reg_34514_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg[0]),
        .Q(x_assign_151_reg_34514[1]),
        .R(1'b0));
  FDRE \x_assign_151_reg_34514_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_151_reg_34514[2]),
        .R(1'b0));
  FDRE \x_assign_151_reg_34514_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_151_reg_34514[3]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34530_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg_0[7]),
        .Q(x_assign_153_reg_34530[0]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34530_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg_0[0]),
        .Q(x_assign_153_reg_34530[1]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34530_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_153_reg_34530[2]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34530_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_153_reg_34530[3]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34530_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_367),
        .Q(x_assign_153_reg_34530[4]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34530_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg_0[4]),
        .Q(x_assign_153_reg_34530[5]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34530_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg_0[5]),
        .Q(x_assign_153_reg_34530[6]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34530_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg_0[6]),
        .Q(x_assign_153_reg_34530[7]),
        .R(1'b0));
  FDRE \x_assign_15_reg_32392_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q6[0]),
        .Q(x_assign_15_reg_32392[1]),
        .R(1'b0));
  FDRE \x_assign_15_reg_32392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_304),
        .Q(x_assign_15_reg_32392[2]),
        .R(1'b0));
  FDRE \x_assign_15_reg_32392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_303),
        .Q(x_assign_15_reg_32392[3]),
        .R(1'b0));
  FDRE \x_assign_15_reg_32392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q6[6]),
        .Q(x_assign_15_reg_32392[7]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34620_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[7]),
        .Q(x_assign_160_reg_34620[0]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34620_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[0]),
        .Q(x_assign_160_reg_34620[1]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34620_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_160_reg_34620[2]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34620_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_160_reg_34620[3]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34620_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[5]),
        .Q(x_assign_160_reg_34620[6]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34620_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[6]),
        .Q(x_assign_160_reg_34620[7]),
        .R(1'b0));
  FDRE \x_assign_162_reg_34636_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg_3[7]),
        .Q(x_assign_162_reg_34636[0]),
        .R(1'b0));
  FDRE \x_assign_162_reg_34636_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg_3[0]),
        .Q(x_assign_162_reg_34636[1]),
        .R(1'b0));
  FDRE \x_assign_162_reg_34636_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_162_reg_34636[2]),
        .R(1'b0));
  FDRE \x_assign_162_reg_34636_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_162_reg_34636[3]),
        .R(1'b0));
  FDRE \x_assign_163_reg_34642_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg[7]),
        .Q(x_assign_163_reg_34642[0]),
        .R(1'b0));
  FDRE \x_assign_163_reg_34642_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg[0]),
        .Q(x_assign_163_reg_34642[1]),
        .R(1'b0));
  FDRE \x_assign_163_reg_34642_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_163_reg_34642[2]),
        .R(1'b0));
  FDRE \x_assign_163_reg_34642_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_163_reg_34642[3]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34658_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg_0[7]),
        .Q(x_assign_165_reg_34658[0]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34658_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg_0[0]),
        .Q(x_assign_165_reg_34658[1]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34658_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_165_reg_34658[2]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34658_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_165_reg_34658[3]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34658_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_367),
        .Q(x_assign_165_reg_34658[4]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34658_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg_0[4]),
        .Q(x_assign_165_reg_34658[5]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34658_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg_0[5]),
        .Q(x_assign_165_reg_34658[6]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34658_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg_0[6]),
        .Q(x_assign_165_reg_34658[7]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32594_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q6[7]),
        .Q(x_assign_16_reg_32594[0]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32594_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q6[0]),
        .Q(x_assign_16_reg_32594[1]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32594_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_304),
        .Q(x_assign_16_reg_32594[2]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32594_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_303),
        .Q(x_assign_16_reg_32594[3]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32594_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q6[5]),
        .Q(x_assign_16_reg_32594[6]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32594_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q6[6]),
        .Q(x_assign_16_reg_32594[7]),
        .R(1'b0));
  FDRE \x_assign_172_reg_34748_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[7]),
        .Q(x_assign_172_reg_34748[0]),
        .R(1'b0));
  FDRE \x_assign_172_reg_34748_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[0]),
        .Q(x_assign_172_reg_34748[1]),
        .R(1'b0));
  FDRE \x_assign_172_reg_34748_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_172_reg_34748[2]),
        .R(1'b0));
  FDRE \x_assign_172_reg_34748_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_172_reg_34748[3]),
        .R(1'b0));
  FDRE \x_assign_172_reg_34748_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[5]),
        .Q(x_assign_172_reg_34748[6]),
        .R(1'b0));
  FDRE \x_assign_172_reg_34748_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[6]),
        .Q(x_assign_172_reg_34748[7]),
        .R(1'b0));
  FDRE \x_assign_174_reg_34764_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg_3[7]),
        .Q(x_assign_174_reg_34764[0]),
        .R(1'b0));
  FDRE \x_assign_174_reg_34764_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg_3[0]),
        .Q(x_assign_174_reg_34764[1]),
        .R(1'b0));
  FDRE \x_assign_174_reg_34764_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_174_reg_34764[2]),
        .R(1'b0));
  FDRE \x_assign_174_reg_34764_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_174_reg_34764[3]),
        .R(1'b0));
  FDRE \x_assign_175_reg_34770_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg[7]),
        .Q(x_assign_175_reg_34770[0]),
        .R(1'b0));
  FDRE \x_assign_175_reg_34770_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg[0]),
        .Q(x_assign_175_reg_34770[1]),
        .R(1'b0));
  FDRE \x_assign_175_reg_34770_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_175_reg_34770[2]),
        .R(1'b0));
  FDRE \x_assign_175_reg_34770_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_175_reg_34770[3]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34786_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg_0[7]),
        .Q(x_assign_177_reg_34786[0]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34786_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg_0[0]),
        .Q(x_assign_177_reg_34786[1]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34786_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_177_reg_34786[2]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34786_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_177_reg_34786[3]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34786_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_367),
        .Q(x_assign_177_reg_34786[4]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34786_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg_0[4]),
        .Q(x_assign_177_reg_34786[5]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34786_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg_0[5]),
        .Q(x_assign_177_reg_34786[6]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34786_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg_0[6]),
        .Q(x_assign_177_reg_34786[7]),
        .R(1'b0));
  FDRE \x_assign_184_reg_34876_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[7]),
        .Q(x_assign_184_reg_34876[0]),
        .R(1'b0));
  FDRE \x_assign_184_reg_34876_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[0]),
        .Q(x_assign_184_reg_34876[1]),
        .R(1'b0));
  FDRE \x_assign_184_reg_34876_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_184_reg_34876[2]),
        .R(1'b0));
  FDRE \x_assign_184_reg_34876_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_184_reg_34876[3]),
        .R(1'b0));
  FDRE \x_assign_186_reg_34892_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg_3[7]),
        .Q(x_assign_186_reg_34892[0]),
        .R(1'b0));
  FDRE \x_assign_186_reg_34892_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg_3[0]),
        .Q(x_assign_186_reg_34892[1]),
        .R(1'b0));
  FDRE \x_assign_186_reg_34892_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_186_reg_34892[2]),
        .R(1'b0));
  FDRE \x_assign_186_reg_34892_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_186_reg_34892[3]),
        .R(1'b0));
  FDRE \x_assign_186_reg_34892_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(x_assign_186_reg_34892[4]),
        .R(1'b0));
  FDRE \x_assign_186_reg_34892_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg_3[4]),
        .Q(x_assign_186_reg_34892[5]),
        .R(1'b0));
  FDRE \x_assign_186_reg_34892_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg_3[5]),
        .Q(x_assign_186_reg_34892[6]),
        .R(1'b0));
  FDRE \x_assign_186_reg_34892_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg_3[6]),
        .Q(x_assign_186_reg_34892[7]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34898_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg[7]),
        .Q(x_assign_187_reg_34898[0]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34898_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg[0]),
        .Q(x_assign_187_reg_34898[1]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34898_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_187_reg_34898[2]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34898_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_187_reg_34898[3]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34898_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg[5]),
        .Q(x_assign_187_reg_34898[6]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34898_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg[6]),
        .Q(x_assign_187_reg_34898[7]),
        .R(1'b0));
  FDRE \x_assign_189_reg_34914_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg_0[7]),
        .Q(x_assign_189_reg_34914[0]),
        .R(1'b0));
  FDRE \x_assign_189_reg_34914_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg_0[0]),
        .Q(x_assign_189_reg_34914[1]),
        .R(1'b0));
  FDRE \x_assign_189_reg_34914_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_189_reg_34914[2]),
        .R(1'b0));
  FDRE \x_assign_189_reg_34914_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_189_reg_34914[3]),
        .R(1'b0));
  FDRE \x_assign_189_reg_34914_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg_0[5]),
        .Q(x_assign_189_reg_34914[6]),
        .R(1'b0));
  FDRE \x_assign_189_reg_34914_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg_0[6]),
        .Q(x_assign_189_reg_34914[7]),
        .R(1'b0));
  FDRE \x_assign_18_reg_32639_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_18_reg_32639[0]),
        .R(1'b0));
  FDRE \x_assign_18_reg_32639_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_18_reg_32639[1]),
        .R(1'b0));
  FDRE \x_assign_18_reg_32639_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_210),
        .Q(x_assign_18_reg_32639[2]),
        .R(1'b0));
  FDRE \x_assign_18_reg_32639_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_18_reg_32639[3]),
        .R(1'b0));
  FDRE \x_assign_18_reg_32639_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_202),
        .Q(x_assign_18_reg_32639[4]),
        .R(1'b0));
  FDRE \x_assign_18_reg_32639_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q5[4]),
        .Q(x_assign_18_reg_32639[5]),
        .R(1'b0));
  FDRE \x_assign_18_reg_32639_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_18_reg_32639[6]),
        .R(1'b0));
  FDRE \x_assign_18_reg_32639_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_18_reg_32639[7]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_196_reg_35055[0]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_196_reg_35055[1]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_516),
        .Q(x_assign_196_reg_35055[2]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_515),
        .Q(x_assign_196_reg_35055[3]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35055_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_85),
        .Q(x_assign_196_reg_35055[4]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35055_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_196_reg_35055[5]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35055_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_196_reg_35055[6]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35055_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_196_reg_35055[7]),
        .R(1'b0));
  FDRE \x_assign_198_reg_35071_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_198_reg_35071[0]),
        .R(1'b0));
  FDRE \x_assign_198_reg_35071_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_198_reg_35071[1]),
        .R(1'b0));
  FDRE \x_assign_198_reg_35071_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_382),
        .Q(x_assign_198_reg_35071[2]),
        .R(1'b0));
  FDRE \x_assign_198_reg_35071_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_381),
        .Q(x_assign_198_reg_35071[3]),
        .R(1'b0));
  FDRE \x_assign_199_reg_35077_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_199_reg_35077[0]),
        .R(1'b0));
  FDRE \x_assign_199_reg_35077_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_199_reg_35077[1]),
        .R(1'b0));
  FDRE \x_assign_199_reg_35077_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_527),
        .Q(x_assign_199_reg_35077[2]),
        .R(1'b0));
  FDRE \x_assign_199_reg_35077_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_526),
        .Q(x_assign_199_reg_35077[3]),
        .R(1'b0));
  FDRE \x_assign_199_reg_35077_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_95),
        .Q(x_assign_199_reg_35077[4]),
        .R(1'b0));
  FDRE \x_assign_199_reg_35077_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_199_reg_35077[5]),
        .R(1'b0));
  FDRE \x_assign_199_reg_35077_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_199_reg_35077[6]),
        .R(1'b0));
  FDRE \x_assign_199_reg_35077_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_199_reg_35077[7]),
        .R(1'b0));
  FDRE \x_assign_19_reg_32675_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_19_reg_32675[0]),
        .R(1'b0));
  FDRE \x_assign_19_reg_32675_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_19_reg_32675[1]),
        .R(1'b0));
  FDRE \x_assign_19_reg_32675_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_516),
        .Q(x_assign_19_reg_32675[2]),
        .R(1'b0));
  FDRE \x_assign_19_reg_32675_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_515),
        .Q(x_assign_19_reg_32675[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32201_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q6[7]),
        .Q(x_assign_1_reg_32201[0]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32201_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_1_reg_32201[1]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32201_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_461),
        .Q(x_assign_1_reg_32201[2]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32201_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_460),
        .Q(x_assign_1_reg_32201[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32201_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_157),
        .Q(x_assign_1_reg_32201[4]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32201_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q6[4]),
        .Q(x_assign_1_reg_32201[5]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32201_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q6[5]),
        .Q(x_assign_1_reg_32201[6]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32201_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q6[6]),
        .Q(x_assign_1_reg_32201[7]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35019_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_3[7]),
        .Q(x_assign_201_reg_35019[0]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35019_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_3[0]),
        .Q(x_assign_201_reg_35019[1]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35019_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_201_reg_35019[2]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35019_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_201_reg_35019[3]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35019_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_3[5]),
        .Q(x_assign_201_reg_35019[6]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35019_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_3[6]),
        .Q(x_assign_201_reg_35019[7]),
        .R(1'b0));
  FDRE \x_assign_208_reg_35227_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_208_reg_35227[0]),
        .R(1'b0));
  FDRE \x_assign_208_reg_35227_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_208_reg_35227[1]),
        .R(1'b0));
  FDRE \x_assign_208_reg_35227_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_516),
        .Q(x_assign_208_reg_35227[2]),
        .R(1'b0));
  FDRE \x_assign_208_reg_35227_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_515),
        .Q(x_assign_208_reg_35227[3]),
        .R(1'b0));
  FDRE \x_assign_208_reg_35227_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_85),
        .Q(x_assign_208_reg_35227[4]),
        .R(1'b0));
  FDRE \x_assign_208_reg_35227_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_208_reg_35227[5]),
        .R(1'b0));
  FDRE \x_assign_208_reg_35227_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_208_reg_35227[6]),
        .R(1'b0));
  FDRE \x_assign_208_reg_35227_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_208_reg_35227[7]),
        .R(1'b0));
  FDRE \x_assign_210_reg_35243_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_210_reg_35243[0]),
        .R(1'b0));
  FDRE \x_assign_210_reg_35243_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_210_reg_35243[1]),
        .R(1'b0));
  FDRE \x_assign_210_reg_35243_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_382),
        .Q(x_assign_210_reg_35243[2]),
        .R(1'b0));
  FDRE \x_assign_210_reg_35243_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_381),
        .Q(x_assign_210_reg_35243[3]),
        .R(1'b0));
  FDRE \x_assign_211_reg_35249_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_211_reg_35249[0]),
        .R(1'b0));
  FDRE \x_assign_211_reg_35249_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_211_reg_35249[1]),
        .R(1'b0));
  FDRE \x_assign_211_reg_35249_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_527),
        .Q(x_assign_211_reg_35249[2]),
        .R(1'b0));
  FDRE \x_assign_211_reg_35249_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_526),
        .Q(x_assign_211_reg_35249[3]),
        .R(1'b0));
  FDRE \x_assign_213_reg_35265_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_213_reg_35265[0]),
        .R(1'b0));
  FDRE \x_assign_213_reg_35265_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_213_reg_35265[1]),
        .R(1'b0));
  FDRE \x_assign_213_reg_35265_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_210),
        .Q(x_assign_213_reg_35265[2]),
        .R(1'b0));
  FDRE \x_assign_213_reg_35265_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_213_reg_35265[3]),
        .R(1'b0));
  FDRE \x_assign_213_reg_35265_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_213_reg_35265[6]),
        .R(1'b0));
  FDRE \x_assign_213_reg_35265_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_213_reg_35265[7]),
        .R(1'b0));
  FDRE \x_assign_216_reg_35103_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q3_reg_1[0]),
        .Q(x_assign_216_reg_35103[1]),
        .R(1'b0));
  FDRE \x_assign_216_reg_35103_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_216_reg_35103[2]),
        .R(1'b0));
  FDRE \x_assign_216_reg_35103_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_216_reg_35103[3]),
        .R(1'b0));
  FDRE \x_assign_217_reg_35109_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg[7]),
        .Q(x_assign_217_reg_35109[0]),
        .R(1'b0));
  FDRE \x_assign_217_reg_35109_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg[0]),
        .Q(x_assign_217_reg_35109[1]),
        .R(1'b0));
  FDRE \x_assign_217_reg_35109_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_217_reg_35109[2]),
        .R(1'b0));
  FDRE \x_assign_217_reg_35109_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_217_reg_35109[3]),
        .R(1'b0));
  FDRE \x_assign_217_reg_35109_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(x_assign_217_reg_35109[4]),
        .R(1'b0));
  FDRE \x_assign_217_reg_35109_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg[4]),
        .Q(x_assign_217_reg_35109[5]),
        .R(1'b0));
  FDRE \x_assign_217_reg_35109_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg[5]),
        .Q(x_assign_217_reg_35109[6]),
        .R(1'b0));
  FDRE \x_assign_217_reg_35109_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg[6]),
        .Q(x_assign_217_reg_35109[7]),
        .R(1'b0));
  FDRE \x_assign_218_reg_35125_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg_2[0]),
        .Q(x_assign_218_reg_35125[1]),
        .R(1'b0));
  FDRE \x_assign_218_reg_35125_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_218_reg_35125[2]),
        .R(1'b0));
  FDRE \x_assign_218_reg_35125_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_218_reg_35125[3]),
        .R(1'b0));
  FDRE \x_assign_219_reg_35141_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q3_reg[0]),
        .Q(x_assign_219_reg_35141[1]),
        .R(1'b0));
  FDRE \x_assign_219_reg_35141_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_219_reg_35141[2]),
        .R(1'b0));
  FDRE \x_assign_219_reg_35141_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_219_reg_35141[3]),
        .R(1'b0));
  FDRE \x_assign_219_reg_35141_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q3_reg[6]),
        .Q(x_assign_219_reg_35141[7]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32548_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q6[7]),
        .Q(x_assign_21_reg_32548[0]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32548_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_21_reg_32548[1]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32548_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_461),
        .Q(x_assign_21_reg_32548[2]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32548_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_460),
        .Q(x_assign_21_reg_32548[3]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32548_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_157),
        .Q(x_assign_21_reg_32548[4]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32548_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q6[4]),
        .Q(x_assign_21_reg_32548[5]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32548_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q6[5]),
        .Q(x_assign_21_reg_32548[6]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32548_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q6[6]),
        .Q(x_assign_21_reg_32548[7]),
        .R(1'b0));
  FDRE \x_assign_220_reg_35415_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q3_reg[7]),
        .Q(x_assign_220_reg_35415[0]),
        .R(1'b0));
  FDRE \x_assign_220_reg_35415_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q3_reg[0]),
        .Q(x_assign_220_reg_35415[1]),
        .R(1'b0));
  FDRE \x_assign_220_reg_35415_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_220_reg_35415[2]),
        .R(1'b0));
  FDRE \x_assign_220_reg_35415_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_220_reg_35415[3]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35431_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg_2[7]),
        .Q(x_assign_222_reg_35431[0]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35431_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg_2[0]),
        .Q(x_assign_222_reg_35431[1]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35431_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_222_reg_35431[2]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35431_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_222_reg_35431[3]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35431_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(x_assign_222_reg_35431[4]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35431_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg_2[4]),
        .Q(x_assign_222_reg_35431[5]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35431_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg_2[5]),
        .Q(x_assign_222_reg_35431[6]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35431_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg_2[6]),
        .Q(x_assign_222_reg_35431[7]),
        .R(1'b0));
  FDRE \x_assign_223_reg_35437_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg[7]),
        .Q(x_assign_223_reg_35437[0]),
        .R(1'b0));
  FDRE \x_assign_223_reg_35437_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg[0]),
        .Q(x_assign_223_reg_35437[1]),
        .R(1'b0));
  FDRE \x_assign_223_reg_35437_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_223_reg_35437[2]),
        .R(1'b0));
  FDRE \x_assign_223_reg_35437_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_223_reg_35437[3]),
        .R(1'b0));
  FDRE \x_assign_223_reg_35437_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg[5]),
        .Q(x_assign_223_reg_35437[6]),
        .R(1'b0));
  FDRE \x_assign_223_reg_35437_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg[6]),
        .Q(x_assign_223_reg_35437[7]),
        .R(1'b0));
  FDRE \x_assign_225_reg_35453_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q3_reg_1[7]),
        .Q(x_assign_225_reg_35453[0]),
        .R(1'b0));
  FDRE \x_assign_225_reg_35453_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q3_reg_1[0]),
        .Q(x_assign_225_reg_35453[1]),
        .R(1'b0));
  FDRE \x_assign_225_reg_35453_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_225_reg_35453[2]),
        .R(1'b0));
  FDRE \x_assign_225_reg_35453_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_225_reg_35453[3]),
        .R(1'b0));
  FDRE \x_assign_225_reg_35453_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q3_reg_1[5]),
        .Q(x_assign_225_reg_35453[6]),
        .R(1'b0));
  FDRE \x_assign_225_reg_35453_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q3_reg_1[6]),
        .Q(x_assign_225_reg_35453[7]),
        .R(1'b0));
  FDRE \x_assign_228_reg_35291_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q3_reg_1[0]),
        .Q(x_assign_228_reg_35291[1]),
        .R(1'b0));
  FDRE \x_assign_228_reg_35291_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_228_reg_35291[2]),
        .R(1'b0));
  FDRE \x_assign_228_reg_35291_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_228_reg_35291[3]),
        .R(1'b0));
  FDRE \x_assign_229_reg_35297_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg[7]),
        .Q(x_assign_229_reg_35297[0]),
        .R(1'b0));
  FDRE \x_assign_229_reg_35297_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg[0]),
        .Q(x_assign_229_reg_35297[1]),
        .R(1'b0));
  FDRE \x_assign_229_reg_35297_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_229_reg_35297[2]),
        .R(1'b0));
  FDRE \x_assign_229_reg_35297_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_229_reg_35297[3]),
        .R(1'b0));
  FDRE \x_assign_229_reg_35297_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(x_assign_229_reg_35297[4]),
        .R(1'b0));
  FDRE \x_assign_229_reg_35297_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg[4]),
        .Q(x_assign_229_reg_35297[5]),
        .R(1'b0));
  FDRE \x_assign_229_reg_35297_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg[5]),
        .Q(x_assign_229_reg_35297[6]),
        .R(1'b0));
  FDRE \x_assign_229_reg_35297_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg[6]),
        .Q(x_assign_229_reg_35297[7]),
        .R(1'b0));
  FDRE \x_assign_230_reg_35313_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg_2[7]),
        .Q(x_assign_230_reg_35313[0]),
        .R(1'b0));
  FDRE \x_assign_230_reg_35313_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg_2[0]),
        .Q(x_assign_230_reg_35313[1]),
        .R(1'b0));
  FDRE \x_assign_230_reg_35313_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_230_reg_35313[2]),
        .R(1'b0));
  FDRE \x_assign_230_reg_35313_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_230_reg_35313[3]),
        .R(1'b0));
  FDRE \x_assign_230_reg_35313_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(x_assign_230_reg_35313[4]),
        .R(1'b0));
  FDRE \x_assign_230_reg_35313_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg_2[4]),
        .Q(x_assign_230_reg_35313[5]),
        .R(1'b0));
  FDRE \x_assign_230_reg_35313_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg_2[5]),
        .Q(x_assign_230_reg_35313[6]),
        .R(1'b0));
  FDRE \x_assign_230_reg_35313_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg_2[6]),
        .Q(x_assign_230_reg_35313[7]),
        .R(1'b0));
  FDRE \x_assign_231_reg_35329_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q3_reg[0]),
        .Q(x_assign_231_reg_35329[1]),
        .R(1'b0));
  FDRE \x_assign_231_reg_35329_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_231_reg_35329[2]),
        .R(1'b0));
  FDRE \x_assign_231_reg_35329_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_231_reg_35329[3]),
        .R(1'b0));
  FDRE \x_assign_231_reg_35329_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q3_reg[6]),
        .Q(x_assign_231_reg_35329[7]),
        .R(1'b0));
  FDRE \x_assign_232_reg_35603_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q3_reg[7]),
        .Q(x_assign_232_reg_35603[0]),
        .R(1'b0));
  FDRE \x_assign_232_reg_35603_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q3_reg[0]),
        .Q(x_assign_232_reg_35603[1]),
        .R(1'b0));
  FDRE \x_assign_232_reg_35603_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_232_reg_35603[2]),
        .R(1'b0));
  FDRE \x_assign_232_reg_35603_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_232_reg_35603[3]),
        .R(1'b0));
  FDRE \x_assign_232_reg_35603_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_256),
        .Q(x_assign_232_reg_35603[4]),
        .R(1'b0));
  FDRE \x_assign_232_reg_35603_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q3_reg[5]),
        .Q(x_assign_232_reg_35603[6]),
        .R(1'b0));
  FDRE \x_assign_232_reg_35603_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q3_reg[6]),
        .Q(x_assign_232_reg_35603[7]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35619_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg_2[7]),
        .Q(x_assign_234_reg_35619[0]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35619_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg_2[0]),
        .Q(x_assign_234_reg_35619[1]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35619_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_234_reg_35619[2]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35619_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_234_reg_35619[3]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35619_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg_2[6]),
        .Q(x_assign_234_reg_35619[7]),
        .R(1'b0));
  FDRE \x_assign_235_reg_35625_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg[7]),
        .Q(x_assign_235_reg_35625[0]),
        .R(1'b0));
  FDRE \x_assign_235_reg_35625_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg[0]),
        .Q(x_assign_235_reg_35625[1]),
        .R(1'b0));
  FDRE \x_assign_235_reg_35625_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_235_reg_35625[2]),
        .R(1'b0));
  FDRE \x_assign_235_reg_35625_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_235_reg_35625[3]),
        .R(1'b0));
  FDRE \x_assign_235_reg_35625_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg[6]),
        .Q(x_assign_235_reg_35625[7]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35641_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q3_reg_1[7]),
        .Q(x_assign_237_reg_35641[0]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35641_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q3_reg_1[0]),
        .Q(x_assign_237_reg_35641[1]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35641_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_237_reg_35641[2]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35641_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_237_reg_35641[3]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35641_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q3_reg_1[5]),
        .Q(x_assign_237_reg_35641[6]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35641_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q3_reg_1[6]),
        .Q(x_assign_237_reg_35641[7]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35479_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg_0[7]),
        .Q(x_assign_240_reg_35479[0]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35479_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg_0[0]),
        .Q(x_assign_240_reg_35479[1]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35479_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_240_reg_35479[2]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35479_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_240_reg_35479[3]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35479_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_367),
        .Q(x_assign_240_reg_35479[4]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35479_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg_0[4]),
        .Q(x_assign_240_reg_35479[5]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35479_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg_0[5]),
        .Q(x_assign_240_reg_35479[6]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35479_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg_0[6]),
        .Q(x_assign_240_reg_35479[7]),
        .R(1'b0));
  FDRE \x_assign_241_reg_35485_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg[0]),
        .Q(x_assign_241_reg_35485[1]),
        .R(1'b0));
  FDRE \x_assign_241_reg_35485_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_241_reg_35485[2]),
        .R(1'b0));
  FDRE \x_assign_241_reg_35485_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_241_reg_35485[3]),
        .R(1'b0));
  FDRE \x_assign_242_reg_35501_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg_3[0]),
        .Q(x_assign_242_reg_35501[1]),
        .R(1'b0));
  FDRE \x_assign_242_reg_35501_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_242_reg_35501[2]),
        .R(1'b0));
  FDRE \x_assign_242_reg_35501_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_242_reg_35501[3]),
        .R(1'b0));
  FDRE \x_assign_242_reg_35501_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg_3[6]),
        .Q(x_assign_242_reg_35501[7]),
        .R(1'b0));
  FDRE \x_assign_243_reg_35517_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[0]),
        .Q(x_assign_243_reg_35517[1]),
        .R(1'b0));
  FDRE \x_assign_243_reg_35517_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_243_reg_35517[2]),
        .R(1'b0));
  FDRE \x_assign_243_reg_35517_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_243_reg_35517[3]),
        .R(1'b0));
  FDRE \x_assign_243_reg_35517_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[6]),
        .Q(x_assign_243_reg_35517[7]),
        .R(1'b0));
  FDRE \x_assign_244_reg_35791_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q3_reg[7]),
        .Q(x_assign_244_reg_35791[0]),
        .R(1'b0));
  FDRE \x_assign_244_reg_35791_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q3_reg[0]),
        .Q(x_assign_244_reg_35791[1]),
        .R(1'b0));
  FDRE \x_assign_244_reg_35791_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_244_reg_35791[2]),
        .R(1'b0));
  FDRE \x_assign_244_reg_35791_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_244_reg_35791[3]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35807_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg_2[7]),
        .Q(x_assign_246_reg_35807[0]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35807_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg_2[0]),
        .Q(x_assign_246_reg_35807[1]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35807_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_246_reg_35807[2]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35807_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_246_reg_35807[3]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35807_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(x_assign_246_reg_35807[4]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35807_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg_2[4]),
        .Q(x_assign_246_reg_35807[5]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35807_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg_2[5]),
        .Q(x_assign_246_reg_35807[6]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35807_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg_2[6]),
        .Q(x_assign_246_reg_35807[7]),
        .R(1'b0));
  FDRE \x_assign_247_reg_35813_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg[7]),
        .Q(x_assign_247_reg_35813[0]),
        .R(1'b0));
  FDRE \x_assign_247_reg_35813_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg[0]),
        .Q(x_assign_247_reg_35813[1]),
        .R(1'b0));
  FDRE \x_assign_247_reg_35813_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_247_reg_35813[2]),
        .R(1'b0));
  FDRE \x_assign_247_reg_35813_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_247_reg_35813[3]),
        .R(1'b0));
  FDRE \x_assign_247_reg_35813_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg[5]),
        .Q(x_assign_247_reg_35813[6]),
        .R(1'b0));
  FDRE \x_assign_247_reg_35813_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg[6]),
        .Q(x_assign_247_reg_35813[7]),
        .R(1'b0));
  FDRE \x_assign_249_reg_35829_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q3_reg_1[7]),
        .Q(x_assign_249_reg_35829[0]),
        .R(1'b0));
  FDRE \x_assign_249_reg_35829_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q3_reg_1[0]),
        .Q(x_assign_249_reg_35829[1]),
        .R(1'b0));
  FDRE \x_assign_249_reg_35829_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_249_reg_35829[2]),
        .R(1'b0));
  FDRE \x_assign_249_reg_35829_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_249_reg_35829[3]),
        .R(1'b0));
  FDRE \x_assign_249_reg_35829_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q3_reg_1[5]),
        .Q(x_assign_249_reg_35829[6]),
        .R(1'b0));
  FDRE \x_assign_249_reg_35829_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q3_reg_1[6]),
        .Q(x_assign_249_reg_35829[7]),
        .R(1'b0));
  FDRE \x_assign_252_reg_35667_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg_0[0]),
        .Q(x_assign_252_reg_35667[1]),
        .R(1'b0));
  FDRE \x_assign_252_reg_35667_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_252_reg_35667[2]),
        .R(1'b0));
  FDRE \x_assign_252_reg_35667_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_252_reg_35667[3]),
        .R(1'b0));
  FDRE \x_assign_252_reg_35667_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg_0[6]),
        .Q(x_assign_252_reg_35667[7]),
        .R(1'b0));
  FDRE \x_assign_253_reg_35673_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg[7]),
        .Q(x_assign_253_reg_35673[0]),
        .R(1'b0));
  FDRE \x_assign_253_reg_35673_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg[0]),
        .Q(x_assign_253_reg_35673[1]),
        .R(1'b0));
  FDRE \x_assign_253_reg_35673_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_253_reg_35673[2]),
        .R(1'b0));
  FDRE \x_assign_253_reg_35673_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_253_reg_35673[3]),
        .R(1'b0));
  FDRE \x_assign_253_reg_35673_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(x_assign_253_reg_35673[4]),
        .R(1'b0));
  FDRE \x_assign_253_reg_35673_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg[4]),
        .Q(x_assign_253_reg_35673[5]),
        .R(1'b0));
  FDRE \x_assign_253_reg_35673_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg[6]),
        .Q(x_assign_253_reg_35673[7]),
        .R(1'b0));
  FDRE \x_assign_254_reg_35689_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg_3[7]),
        .Q(x_assign_254_reg_35689[0]),
        .R(1'b0));
  FDRE \x_assign_254_reg_35689_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg_3[0]),
        .Q(x_assign_254_reg_35689[1]),
        .R(1'b0));
  FDRE \x_assign_254_reg_35689_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_254_reg_35689[2]),
        .R(1'b0));
  FDRE \x_assign_254_reg_35689_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_254_reg_35689[3]),
        .R(1'b0));
  FDRE \x_assign_254_reg_35689_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(x_assign_254_reg_35689[4]),
        .R(1'b0));
  FDRE \x_assign_254_reg_35689_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg_3[4]),
        .Q(x_assign_254_reg_35689[5]),
        .R(1'b0));
  FDRE \x_assign_254_reg_35689_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg_3[6]),
        .Q(x_assign_254_reg_35689[7]),
        .R(1'b0));
  FDRE \x_assign_255_reg_35705_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[0]),
        .Q(x_assign_255_reg_35705[1]),
        .R(1'b0));
  FDRE \x_assign_255_reg_35705_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_255_reg_35705[2]),
        .R(1'b0));
  FDRE \x_assign_255_reg_35705_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_255_reg_35705[3]),
        .R(1'b0));
  FDRE \x_assign_255_reg_35705_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[6]),
        .Q(x_assign_255_reg_35705[7]),
        .R(1'b0));
  FDRE \x_assign_256_reg_35979_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q3_reg[7]),
        .Q(x_assign_256_reg_35979[0]),
        .R(1'b0));
  FDRE \x_assign_256_reg_35979_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q3_reg[0]),
        .Q(x_assign_256_reg_35979[1]),
        .R(1'b0));
  FDRE \x_assign_256_reg_35979_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_256_reg_35979[2]),
        .R(1'b0));
  FDRE \x_assign_256_reg_35979_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_256_reg_35979[3]),
        .R(1'b0));
  FDRE \x_assign_256_reg_35979_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_256),
        .Q(x_assign_256_reg_35979[4]),
        .R(1'b0));
  FDRE \x_assign_256_reg_35979_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q3_reg[5]),
        .Q(x_assign_256_reg_35979[6]),
        .R(1'b0));
  FDRE \x_assign_256_reg_35979_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q3_reg[6]),
        .Q(x_assign_256_reg_35979[7]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35995_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg_2[7]),
        .Q(x_assign_258_reg_35995[0]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35995_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg_2[0]),
        .Q(x_assign_258_reg_35995[1]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35995_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_258_reg_35995[2]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35995_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_258_reg_35995[3]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35995_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg_2[6]),
        .Q(x_assign_258_reg_35995[7]),
        .R(1'b0));
  FDRE \x_assign_259_reg_36001_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg[7]),
        .Q(x_assign_259_reg_36001[0]),
        .R(1'b0));
  FDRE \x_assign_259_reg_36001_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg[0]),
        .Q(x_assign_259_reg_36001[1]),
        .R(1'b0));
  FDRE \x_assign_259_reg_36001_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_259_reg_36001[2]),
        .R(1'b0));
  FDRE \x_assign_259_reg_36001_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_259_reg_36001[3]),
        .R(1'b0));
  FDRE \x_assign_259_reg_36001_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg[6]),
        .Q(x_assign_259_reg_36001[7]),
        .R(1'b0));
  FDRE \x_assign_261_reg_36017_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q3_reg_1[7]),
        .Q(x_assign_261_reg_36017[0]),
        .R(1'b0));
  FDRE \x_assign_261_reg_36017_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q3_reg_1[0]),
        .Q(x_assign_261_reg_36017[1]),
        .R(1'b0));
  FDRE \x_assign_261_reg_36017_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_261_reg_36017[2]),
        .R(1'b0));
  FDRE \x_assign_261_reg_36017_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_261_reg_36017[3]),
        .R(1'b0));
  FDRE \x_assign_261_reg_36017_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q3_reg_1[5]),
        .Q(x_assign_261_reg_36017[6]),
        .R(1'b0));
  FDRE \x_assign_261_reg_36017_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q3_reg_1[6]),
        .Q(x_assign_261_reg_36017[7]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg_0[7]),
        .Q(x_assign_264_reg_35855[0]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35855_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg_0[0]),
        .Q(x_assign_264_reg_35855[1]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35855_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_264_reg_35855[2]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35855_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_264_reg_35855[3]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35855_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_367),
        .Q(x_assign_264_reg_35855[4]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35855_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg_0[4]),
        .Q(x_assign_264_reg_35855[5]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35855_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg_0[5]),
        .Q(x_assign_264_reg_35855[6]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35855_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg_0[6]),
        .Q(x_assign_264_reg_35855[7]),
        .R(1'b0));
  FDRE \x_assign_265_reg_35861_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg[0]),
        .Q(x_assign_265_reg_35861[1]),
        .R(1'b0));
  FDRE \x_assign_265_reg_35861_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_265_reg_35861[2]),
        .R(1'b0));
  FDRE \x_assign_265_reg_35861_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_265_reg_35861[3]),
        .R(1'b0));
  FDRE \x_assign_266_reg_35877_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg_3[0]),
        .Q(x_assign_266_reg_35877[1]),
        .R(1'b0));
  FDRE \x_assign_266_reg_35877_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_266_reg_35877[2]),
        .R(1'b0));
  FDRE \x_assign_266_reg_35877_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_266_reg_35877[3]),
        .R(1'b0));
  FDRE \x_assign_266_reg_35877_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg_3[6]),
        .Q(x_assign_266_reg_35877[7]),
        .R(1'b0));
  FDRE \x_assign_267_reg_35893_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[0]),
        .Q(x_assign_267_reg_35893[1]),
        .R(1'b0));
  FDRE \x_assign_267_reg_35893_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_267_reg_35893[2]),
        .R(1'b0));
  FDRE \x_assign_267_reg_35893_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_267_reg_35893[3]),
        .R(1'b0));
  FDRE \x_assign_267_reg_35893_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[6]),
        .Q(x_assign_267_reg_35893[7]),
        .R(1'b0));
  FDRE \x_assign_268_reg_36167_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q3_reg[7]),
        .Q(x_assign_268_reg_36167[0]),
        .R(1'b0));
  FDRE \x_assign_268_reg_36167_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q3_reg[0]),
        .Q(x_assign_268_reg_36167[1]),
        .R(1'b0));
  FDRE \x_assign_268_reg_36167_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_268_reg_36167[2]),
        .R(1'b0));
  FDRE \x_assign_268_reg_36167_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_268_reg_36167[3]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36183_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg_2[7]),
        .Q(x_assign_270_reg_36183[0]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36183_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg_2[0]),
        .Q(x_assign_270_reg_36183[1]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36183_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_270_reg_36183[2]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36183_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_270_reg_36183[3]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36183_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_50_fu_6521_p3[4]),
        .Q(x_assign_270_reg_36183[4]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36183_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg_2[4]),
        .Q(x_assign_270_reg_36183[5]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36183_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg_2[5]),
        .Q(x_assign_270_reg_36183[6]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36183_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg_2[6]),
        .Q(x_assign_270_reg_36183[7]),
        .R(1'b0));
  FDRE \x_assign_271_reg_36189_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg[7]),
        .Q(x_assign_271_reg_36189[0]),
        .R(1'b0));
  FDRE \x_assign_271_reg_36189_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg[0]),
        .Q(x_assign_271_reg_36189[1]),
        .R(1'b0));
  FDRE \x_assign_271_reg_36189_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_271_reg_36189[2]),
        .R(1'b0));
  FDRE \x_assign_271_reg_36189_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_271_reg_36189[3]),
        .R(1'b0));
  FDRE \x_assign_271_reg_36189_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg[5]),
        .Q(x_assign_271_reg_36189[6]),
        .R(1'b0));
  FDRE \x_assign_271_reg_36189_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg[6]),
        .Q(x_assign_271_reg_36189[7]),
        .R(1'b0));
  FDRE \x_assign_273_reg_36205_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q3_reg_1[7]),
        .Q(x_assign_273_reg_36205[0]),
        .R(1'b0));
  FDRE \x_assign_273_reg_36205_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q3_reg_1[0]),
        .Q(x_assign_273_reg_36205[1]),
        .R(1'b0));
  FDRE \x_assign_273_reg_36205_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_273_reg_36205[2]),
        .R(1'b0));
  FDRE \x_assign_273_reg_36205_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_273_reg_36205[3]),
        .R(1'b0));
  FDRE \x_assign_273_reg_36205_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q3_reg_1[5]),
        .Q(x_assign_273_reg_36205[6]),
        .R(1'b0));
  FDRE \x_assign_273_reg_36205_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q3_reg_1[6]),
        .Q(x_assign_273_reg_36205[7]),
        .R(1'b0));
  FDRE \x_assign_276_reg_36043_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg_0[0]),
        .Q(x_assign_276_reg_36043[1]),
        .R(1'b0));
  FDRE \x_assign_276_reg_36043_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_276_reg_36043[2]),
        .R(1'b0));
  FDRE \x_assign_276_reg_36043_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_276_reg_36043[3]),
        .R(1'b0));
  FDRE \x_assign_276_reg_36043_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg_0[6]),
        .Q(x_assign_276_reg_36043[7]),
        .R(1'b0));
  FDRE \x_assign_277_reg_36049_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg[7]),
        .Q(x_assign_277_reg_36049[0]),
        .R(1'b0));
  FDRE \x_assign_277_reg_36049_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg[0]),
        .Q(x_assign_277_reg_36049[1]),
        .R(1'b0));
  FDRE \x_assign_277_reg_36049_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_277_reg_36049[2]),
        .R(1'b0));
  FDRE \x_assign_277_reg_36049_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_277_reg_36049[3]),
        .R(1'b0));
  FDRE \x_assign_277_reg_36049_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_301_fu_30247_p3[4]),
        .Q(x_assign_277_reg_36049[4]),
        .R(1'b0));
  FDRE \x_assign_277_reg_36049_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg[4]),
        .Q(x_assign_277_reg_36049[5]),
        .R(1'b0));
  FDRE \x_assign_277_reg_36049_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg[6]),
        .Q(x_assign_277_reg_36049[7]),
        .R(1'b0));
  FDRE \x_assign_278_reg_36065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg_3[7]),
        .Q(x_assign_278_reg_36065[0]),
        .R(1'b0));
  FDRE \x_assign_278_reg_36065_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg_3[0]),
        .Q(x_assign_278_reg_36065[1]),
        .R(1'b0));
  FDRE \x_assign_278_reg_36065_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_278_reg_36065[2]),
        .R(1'b0));
  FDRE \x_assign_278_reg_36065_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_278_reg_36065[3]),
        .R(1'b0));
  FDRE \x_assign_278_reg_36065_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(x_assign_278_reg_36065[4]),
        .R(1'b0));
  FDRE \x_assign_278_reg_36065_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg_3[4]),
        .Q(x_assign_278_reg_36065[5]),
        .R(1'b0));
  FDRE \x_assign_278_reg_36065_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg_3[6]),
        .Q(x_assign_278_reg_36065[7]),
        .R(1'b0));
  FDRE \x_assign_279_reg_36081_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[0]),
        .Q(x_assign_279_reg_36081[1]),
        .R(1'b0));
  FDRE \x_assign_279_reg_36081_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_279_reg_36081[2]),
        .R(1'b0));
  FDRE \x_assign_279_reg_36081_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_279_reg_36081[3]),
        .R(1'b0));
  FDRE \x_assign_279_reg_36081_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[6]),
        .Q(x_assign_279_reg_36081[7]),
        .R(1'b0));
  FDRE \x_assign_280_reg_36350_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q3_reg[7]),
        .Q(x_assign_280_reg_36350[0]),
        .R(1'b0));
  FDRE \x_assign_280_reg_36350_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q3_reg[0]),
        .Q(x_assign_280_reg_36350[1]),
        .R(1'b0));
  FDRE \x_assign_280_reg_36350_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_280_reg_36350[2]),
        .R(1'b0));
  FDRE \x_assign_280_reg_36350_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_280_reg_36350[3]),
        .R(1'b0));
  FDRE \x_assign_280_reg_36350_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q3_reg[5]),
        .Q(x_assign_280_reg_36350[6]),
        .R(1'b0));
  FDRE \x_assign_280_reg_36350_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q3_reg[6]),
        .Q(x_assign_280_reg_36350[7]),
        .R(1'b0));
  FDRE \x_assign_282_reg_36366_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg_2[7]),
        .Q(x_assign_282_reg_36366[0]),
        .R(1'b0));
  FDRE \x_assign_282_reg_36366_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg_2[0]),
        .Q(x_assign_282_reg_36366[1]),
        .R(1'b0));
  FDRE \x_assign_282_reg_36366_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_282_reg_36366[2]),
        .R(1'b0));
  FDRE \x_assign_282_reg_36366_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_282_reg_36366[3]),
        .R(1'b0));
  FDRE \x_assign_282_reg_36366_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg_2[5]),
        .Q(x_assign_282_reg_36366[6]),
        .R(1'b0));
  FDRE \x_assign_282_reg_36366_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg_2[6]),
        .Q(x_assign_282_reg_36366[7]),
        .R(1'b0));
  FDRE \x_assign_283_reg_36372_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg[7]),
        .Q(x_assign_283_reg_36372[0]),
        .R(1'b0));
  FDRE \x_assign_283_reg_36372_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg[0]),
        .Q(x_assign_283_reg_36372[1]),
        .R(1'b0));
  FDRE \x_assign_283_reg_36372_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_283_reg_36372[2]),
        .R(1'b0));
  FDRE \x_assign_283_reg_36372_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_283_reg_36372[3]),
        .R(1'b0));
  FDRE \x_assign_283_reg_36372_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg[5]),
        .Q(x_assign_283_reg_36372[6]),
        .R(1'b0));
  FDRE \x_assign_283_reg_36372_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg[6]),
        .Q(x_assign_283_reg_36372[7]),
        .R(1'b0));
  FDRE \x_assign_285_reg_36388_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q3_reg_1[7]),
        .Q(x_assign_285_reg_36388[0]),
        .R(1'b0));
  FDRE \x_assign_285_reg_36388_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q3_reg_1[0]),
        .Q(x_assign_285_reg_36388[1]),
        .R(1'b0));
  FDRE \x_assign_285_reg_36388_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_285_reg_36388[2]),
        .R(1'b0));
  FDRE \x_assign_285_reg_36388_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_285_reg_36388[3]),
        .R(1'b0));
  FDRE \x_assign_285_reg_36388_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q3_reg_1[5]),
        .Q(x_assign_285_reg_36388[6]),
        .R(1'b0));
  FDRE \x_assign_285_reg_36388_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q3_reg_1[6]),
        .Q(x_assign_285_reg_36388[7]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg_0[7]),
        .Q(x_assign_288_reg_36231[0]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36231_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg_0[0]),
        .Q(x_assign_288_reg_36231[1]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36231_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_288_reg_36231[2]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36231_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_288_reg_36231[3]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36231_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_367),
        .Q(x_assign_288_reg_36231[4]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36231_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg_0[4]),
        .Q(x_assign_288_reg_36231[5]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36231_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg_0[5]),
        .Q(x_assign_288_reg_36231[6]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36231_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg_0[6]),
        .Q(x_assign_288_reg_36231[7]),
        .R(1'b0));
  FDRE \x_assign_289_reg_36237_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg[0]),
        .Q(x_assign_289_reg_36237[1]),
        .R(1'b0));
  FDRE \x_assign_289_reg_36237_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_289_reg_36237[2]),
        .R(1'b0));
  FDRE \x_assign_289_reg_36237_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_289_reg_36237[3]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32790_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_28_reg_32790[0]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32790_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_28_reg_32790[1]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32790_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_516),
        .Q(x_assign_28_reg_32790[2]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32790_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_515),
        .Q(x_assign_28_reg_32790[3]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32790_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_85),
        .Q(x_assign_28_reg_32790[4]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32790_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_28_reg_32790[5]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32790_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_28_reg_32790[6]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32790_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_28_reg_32790[7]),
        .R(1'b0));
  FDRE \x_assign_290_reg_36253_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg_3[0]),
        .Q(x_assign_290_reg_36253[1]),
        .R(1'b0));
  FDRE \x_assign_290_reg_36253_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_290_reg_36253[2]),
        .R(1'b0));
  FDRE \x_assign_290_reg_36253_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_290_reg_36253[3]),
        .R(1'b0));
  FDRE \x_assign_290_reg_36253_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg_3[6]),
        .Q(x_assign_290_reg_36253[7]),
        .R(1'b0));
  FDRE \x_assign_291_reg_36269_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[0]),
        .Q(x_assign_291_reg_36269[1]),
        .R(1'b0));
  FDRE \x_assign_291_reg_36269_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_291_reg_36269[2]),
        .R(1'b0));
  FDRE \x_assign_291_reg_36269_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_291_reg_36269[3]),
        .R(1'b0));
  FDRE \x_assign_291_reg_36269_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[6]),
        .Q(x_assign_291_reg_36269[7]),
        .R(1'b0));
  FDRE \x_assign_292_reg_36518_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[7]),
        .Q(x_assign_292_reg_36518[0]),
        .R(1'b0));
  FDRE \x_assign_292_reg_36518_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[0]),
        .Q(x_assign_292_reg_36518[1]),
        .R(1'b0));
  FDRE \x_assign_292_reg_36518_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_292_reg_36518[2]),
        .R(1'b0));
  FDRE \x_assign_292_reg_36518_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_292_reg_36518[3]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36534_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg_3[7]),
        .Q(x_assign_294_reg_36534[0]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36534_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg_3[0]),
        .Q(x_assign_294_reg_36534[1]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36534_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_294_reg_36534[2]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36534_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_294_reg_36534[3]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36534_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_302_fu_30323_p3[4]),
        .Q(x_assign_294_reg_36534[4]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36534_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg_3[4]),
        .Q(x_assign_294_reg_36534[5]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36534_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg_3[5]),
        .Q(x_assign_294_reg_36534[6]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36534_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg_3[6]),
        .Q(x_assign_294_reg_36534[7]),
        .R(1'b0));
  FDRE \x_assign_295_reg_36540_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[7]),
        .Q(x_assign_295_reg_36540[0]),
        .R(1'b0));
  FDRE \x_assign_295_reg_36540_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[0]),
        .Q(x_assign_295_reg_36540[1]),
        .R(1'b0));
  FDRE \x_assign_295_reg_36540_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_295_reg_36540[2]),
        .R(1'b0));
  FDRE \x_assign_295_reg_36540_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_295_reg_36540[3]),
        .R(1'b0));
  FDRE \x_assign_295_reg_36540_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[5]),
        .Q(x_assign_295_reg_36540[6]),
        .R(1'b0));
  FDRE \x_assign_295_reg_36540_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[6]),
        .Q(x_assign_295_reg_36540[7]),
        .R(1'b0));
  FDRE \x_assign_297_reg_36556_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg_0[7]),
        .Q(x_assign_297_reg_36556[0]),
        .R(1'b0));
  FDRE \x_assign_297_reg_36556_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg_0[0]),
        .Q(x_assign_297_reg_36556[1]),
        .R(1'b0));
  FDRE \x_assign_297_reg_36556_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_297_reg_36556[2]),
        .R(1'b0));
  FDRE \x_assign_297_reg_36556_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_297_reg_36556[3]),
        .R(1'b0));
  FDRE \x_assign_297_reg_36556_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg_0[5]),
        .Q(x_assign_297_reg_36556[6]),
        .R(1'b0));
  FDRE \x_assign_297_reg_36556_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg_0[6]),
        .Q(x_assign_297_reg_36556[7]),
        .R(1'b0));
  FDRE \x_assign_2_reg_32113_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q6[7]),
        .Q(x_assign_2_reg_32113[0]),
        .R(1'b0));
  FDRE \x_assign_2_reg_32113_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q6[0]),
        .Q(x_assign_2_reg_32113[1]),
        .R(1'b0));
  FDRE \x_assign_2_reg_32113_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_304),
        .Q(x_assign_2_reg_32113[2]),
        .R(1'b0));
  FDRE \x_assign_2_reg_32113_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_303),
        .Q(x_assign_2_reg_32113[3]),
        .R(1'b0));
  FDRE \x_assign_2_reg_32113_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_282),
        .Q(x_assign_2_reg_32113[4]),
        .R(1'b0));
  FDRE \x_assign_2_reg_32113_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q6[4]),
        .Q(x_assign_2_reg_32113[5]),
        .R(1'b0));
  FDRE \x_assign_2_reg_32113_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q6[5]),
        .Q(x_assign_2_reg_32113[6]),
        .R(1'b0));
  FDRE \x_assign_2_reg_32113_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q6[6]),
        .Q(x_assign_2_reg_32113[7]),
        .R(1'b0));
  FDRE \x_assign_300_reg_36414_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg_0[0]),
        .Q(x_assign_300_reg_36414[1]),
        .R(1'b0));
  FDRE \x_assign_300_reg_36414_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_372),
        .Q(x_assign_300_reg_36414[2]),
        .R(1'b0));
  FDRE \x_assign_300_reg_36414_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_371),
        .Q(x_assign_300_reg_36414[3]),
        .R(1'b0));
  FDRE \x_assign_300_reg_36414_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg_0[6]),
        .Q(x_assign_300_reg_36414[7]),
        .R(1'b0));
  FDRE \x_assign_301_reg_36420_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg[0]),
        .Q(x_assign_301_reg_36420[1]),
        .R(1'b0));
  FDRE \x_assign_301_reg_36420_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_301_reg_36420[2]),
        .R(1'b0));
  FDRE \x_assign_301_reg_36420_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_301_reg_36420[3]),
        .R(1'b0));
  FDRE \x_assign_301_reg_36420_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg[6]),
        .Q(x_assign_301_reg_36420[7]),
        .R(1'b0));
  FDRE \x_assign_302_reg_36436_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg_3[0]),
        .Q(x_assign_302_reg_36436[1]),
        .R(1'b0));
  FDRE \x_assign_302_reg_36436_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_302_reg_36436[2]),
        .R(1'b0));
  FDRE \x_assign_302_reg_36436_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_302_reg_36436[3]),
        .R(1'b0));
  FDRE \x_assign_302_reg_36436_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg_3[6]),
        .Q(x_assign_302_reg_36436[7]),
        .R(1'b0));
  FDRE \x_assign_303_reg_36452_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[0]),
        .Q(x_assign_303_reg_36452[1]),
        .R(1'b0));
  FDRE \x_assign_303_reg_36452_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_350),
        .Q(x_assign_303_reg_36452[2]),
        .R(1'b0));
  FDRE \x_assign_303_reg_36452_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_349),
        .Q(x_assign_303_reg_36452[3]),
        .R(1'b0));
  FDRE \x_assign_303_reg_36452_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[6]),
        .Q(x_assign_303_reg_36452[7]),
        .R(1'b0));
  FDRE \x_assign_306_reg_36627_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg_3[7]),
        .Q(x_assign_306_reg_36627[0]),
        .R(1'b0));
  FDRE \x_assign_306_reg_36627_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg_3[0]),
        .Q(x_assign_306_reg_36627[1]),
        .R(1'b0));
  FDRE \x_assign_306_reg_36627_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_302_fu_30323_p3[2]),
        .Q(x_assign_306_reg_36627[2]),
        .R(1'b0));
  FDRE \x_assign_306_reg_36627_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_302_fu_30323_p3[3]),
        .Q(x_assign_306_reg_36627[3]),
        .R(1'b0));
  FDRE \x_assign_306_reg_36627_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg_3[5]),
        .Q(x_assign_306_reg_36627[6]),
        .R(1'b0));
  FDRE \x_assign_306_reg_36627_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg_3[6]),
        .Q(x_assign_306_reg_36627[7]),
        .R(1'b0));
  FDRE \x_assign_307_reg_36633_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[7]),
        .Q(x_assign_307_reg_36633[0]),
        .R(1'b0));
  FDRE \x_assign_307_reg_36633_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[0]),
        .Q(x_assign_307_reg_36633[1]),
        .R(1'b0));
  FDRE \x_assign_307_reg_36633_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_301_fu_30247_p3[2]),
        .Q(x_assign_307_reg_36633[2]),
        .R(1'b0));
  FDRE \x_assign_307_reg_36633_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_301_fu_30247_p3[3]),
        .Q(x_assign_307_reg_36633[3]),
        .R(1'b0));
  FDRE \x_assign_307_reg_36633_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[5]),
        .Q(x_assign_307_reg_36633[6]),
        .R(1'b0));
  FDRE \x_assign_307_reg_36633_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[6]),
        .Q(x_assign_307_reg_36633[7]),
        .R(1'b0));
  FDRE \x_assign_30_reg_32802_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_30_reg_32802[0]),
        .R(1'b0));
  FDRE \x_assign_30_reg_32802_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_30_reg_32802[1]),
        .R(1'b0));
  FDRE \x_assign_30_reg_32802_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_382),
        .Q(x_assign_30_reg_32802[2]),
        .R(1'b0));
  FDRE \x_assign_30_reg_32802_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_381),
        .Q(x_assign_30_reg_32802[3]),
        .R(1'b0));
  FDRE \x_assign_31_reg_32808_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_31_reg_32808[0]),
        .R(1'b0));
  FDRE \x_assign_31_reg_32808_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_31_reg_32808[1]),
        .R(1'b0));
  FDRE \x_assign_31_reg_32808_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_527),
        .Q(x_assign_31_reg_32808[2]),
        .R(1'b0));
  FDRE \x_assign_31_reg_32808_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_526),
        .Q(x_assign_31_reg_32808[3]),
        .R(1'b0));
  FDRE \x_assign_31_reg_32808_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_95),
        .Q(x_assign_31_reg_32808[4]),
        .R(1'b0));
  FDRE \x_assign_31_reg_32808_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_31_reg_32808[5]),
        .R(1'b0));
  FDRE \x_assign_31_reg_32808_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_31_reg_32808[6]),
        .R(1'b0));
  FDRE \x_assign_31_reg_32808_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_31_reg_32808[7]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32820_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_33_reg_32820[0]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32820_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_33_reg_32820[1]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32820_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_210),
        .Q(x_assign_33_reg_32820[2]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32820_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_33_reg_32820[3]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32820_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_33_reg_32820[6]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32820_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_33_reg_32820[7]),
        .R(1'b0));
  FDRE \x_assign_36_reg_32696_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_36_reg_32696[1]),
        .R(1'b0));
  FDRE \x_assign_36_reg_32696_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_210),
        .Q(x_assign_36_reg_32696[2]),
        .R(1'b0));
  FDRE \x_assign_36_reg_32696_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_36_reg_32696[3]),
        .R(1'b0));
  FDRE \x_assign_36_reg_32696_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_36_reg_32696[7]),
        .R(1'b0));
  FDRE \x_assign_38_reg_32707_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_38_reg_32707[0]),
        .R(1'b0));
  FDRE \x_assign_38_reg_32707_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_38_reg_32707[1]),
        .R(1'b0));
  FDRE \x_assign_38_reg_32707_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_382),
        .Q(x_assign_38_reg_32707[2]),
        .R(1'b0));
  FDRE \x_assign_38_reg_32707_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_381),
        .Q(x_assign_38_reg_32707[3]),
        .R(1'b0));
  FDRE \x_assign_38_reg_32707_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_38_reg_32707[4]),
        .R(1'b0));
  FDRE \x_assign_38_reg_32707_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_38_reg_32707[5]),
        .R(1'b0));
  FDRE \x_assign_38_reg_32707_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_38_reg_32707[6]),
        .R(1'b0));
  FDRE \x_assign_38_reg_32707_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_38_reg_32707[7]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32962_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_40_reg_32962[0]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32962_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_40_reg_32962[1]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32962_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_516),
        .Q(x_assign_40_reg_32962[2]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32962_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_515),
        .Q(x_assign_40_reg_32962[3]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32962_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_85),
        .Q(x_assign_40_reg_32962[4]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32962_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_40_reg_32962[5]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32962_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_40_reg_32962[6]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32962_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_40_reg_32962[7]),
        .R(1'b0));
  FDRE \x_assign_42_reg_32974_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_42_reg_32974[0]),
        .R(1'b0));
  FDRE \x_assign_42_reg_32974_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_42_reg_32974[1]),
        .R(1'b0));
  FDRE \x_assign_42_reg_32974_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_382),
        .Q(x_assign_42_reg_32974[2]),
        .R(1'b0));
  FDRE \x_assign_42_reg_32974_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_381),
        .Q(x_assign_42_reg_32974[3]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32980_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_43_reg_32980[0]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_43_reg_32980[1]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32980_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_527),
        .Q(x_assign_43_reg_32980[2]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32980_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_526),
        .Q(x_assign_43_reg_32980[3]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32980_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_95),
        .Q(x_assign_43_reg_32980[4]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32980_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_43_reg_32980[5]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32980_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_43_reg_32980[6]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32980_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_43_reg_32980[7]),
        .R(1'b0));
  FDRE \x_assign_45_reg_32992_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_45_reg_32992[0]),
        .R(1'b0));
  FDRE \x_assign_45_reg_32992_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_45_reg_32992[1]),
        .R(1'b0));
  FDRE \x_assign_45_reg_32992_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_210),
        .Q(x_assign_45_reg_32992[2]),
        .R(1'b0));
  FDRE \x_assign_45_reg_32992_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_45_reg_32992[3]),
        .R(1'b0));
  FDRE \x_assign_45_reg_32992_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_45_reg_32992[6]),
        .R(1'b0));
  FDRE \x_assign_45_reg_32992_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_45_reg_32992[7]),
        .R(1'b0));
  FDRE \x_assign_48_reg_32838_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q3_reg_1[0]),
        .Q(x_assign_48_reg_32838[1]),
        .R(1'b0));
  FDRE \x_assign_48_reg_32838_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_48_reg_32838[2]),
        .R(1'b0));
  FDRE \x_assign_48_reg_32838_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_48_reg_32838[3]),
        .R(1'b0));
  FDRE \x_assign_49_reg_32844_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg[7]),
        .Q(x_assign_49_reg_32844[0]),
        .R(1'b0));
  FDRE \x_assign_49_reg_32844_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg[0]),
        .Q(x_assign_49_reg_32844[1]),
        .R(1'b0));
  FDRE \x_assign_49_reg_32844_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_49_reg_32844[2]),
        .R(1'b0));
  FDRE \x_assign_49_reg_32844_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_49_reg_32844[3]),
        .R(1'b0));
  FDRE \x_assign_49_reg_32844_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(x_assign_49_reg_32844[4]),
        .R(1'b0));
  FDRE \x_assign_49_reg_32844_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg[4]),
        .Q(x_assign_49_reg_32844[5]),
        .R(1'b0));
  FDRE \x_assign_49_reg_32844_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg[5]),
        .Q(x_assign_49_reg_32844[6]),
        .R(1'b0));
  FDRE \x_assign_49_reg_32844_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg[6]),
        .Q(x_assign_49_reg_32844[7]),
        .R(1'b0));
  FDRE \x_assign_50_reg_32860_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg_2[0]),
        .Q(x_assign_50_reg_32860[1]),
        .R(1'b0));
  FDRE \x_assign_50_reg_32860_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_50_reg_32860[2]),
        .R(1'b0));
  FDRE \x_assign_50_reg_32860_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_50_reg_32860[3]),
        .R(1'b0));
  FDRE \x_assign_51_reg_32876_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q3_reg[0]),
        .Q(x_assign_51_reg_32876[1]),
        .R(1'b0));
  FDRE \x_assign_51_reg_32876_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_51_reg_32876[2]),
        .R(1'b0));
  FDRE \x_assign_51_reg_32876_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_51_reg_32876[3]),
        .R(1'b0));
  FDRE \x_assign_51_reg_32876_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q3_reg[6]),
        .Q(x_assign_51_reg_32876[7]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33134_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_52_reg_33134[0]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33134_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_52_reg_33134[1]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33134_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_516),
        .Q(x_assign_52_reg_33134[2]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33134_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_515),
        .Q(x_assign_52_reg_33134[3]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33134_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_85),
        .Q(x_assign_52_reg_33134[4]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33134_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_52_reg_33134[5]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33134_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_52_reg_33134[6]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33134_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_52_reg_33134[7]),
        .R(1'b0));
  FDRE \x_assign_54_reg_33150_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_54_reg_33150[0]),
        .R(1'b0));
  FDRE \x_assign_54_reg_33150_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_54_reg_33150[1]),
        .R(1'b0));
  FDRE \x_assign_54_reg_33150_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_382),
        .Q(x_assign_54_reg_33150[2]),
        .R(1'b0));
  FDRE \x_assign_54_reg_33150_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_381),
        .Q(x_assign_54_reg_33150[3]),
        .R(1'b0));
  FDRE \x_assign_55_reg_33156_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_55_reg_33156[0]),
        .R(1'b0));
  FDRE \x_assign_55_reg_33156_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_55_reg_33156[1]),
        .R(1'b0));
  FDRE \x_assign_55_reg_33156_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_527),
        .Q(x_assign_55_reg_33156[2]),
        .R(1'b0));
  FDRE \x_assign_55_reg_33156_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_526),
        .Q(x_assign_55_reg_33156[3]),
        .R(1'b0));
  FDRE \x_assign_55_reg_33156_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_95),
        .Q(x_assign_55_reg_33156[4]),
        .R(1'b0));
  FDRE \x_assign_55_reg_33156_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_55_reg_33156[5]),
        .R(1'b0));
  FDRE \x_assign_55_reg_33156_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_55_reg_33156[6]),
        .R(1'b0));
  FDRE \x_assign_55_reg_33156_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_55_reg_33156[7]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33172_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_57_reg_33172[0]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33172_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_57_reg_33172[1]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33172_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_210),
        .Q(x_assign_57_reg_33172[2]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33172_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_57_reg_33172[3]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33172_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_57_reg_33172[6]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33172_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_57_reg_33172[7]),
        .R(1'b0));
  FDRE \x_assign_5_reg_32298_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q6[7]),
        .Q(x_assign_5_reg_32298[0]),
        .R(1'b0));
  FDRE \x_assign_5_reg_32298_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_5_reg_32298[1]),
        .R(1'b0));
  FDRE \x_assign_5_reg_32298_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_461),
        .Q(x_assign_5_reg_32298[2]),
        .R(1'b0));
  FDRE \x_assign_5_reg_32298_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_460),
        .Q(x_assign_5_reg_32298[3]),
        .R(1'b0));
  FDRE \x_assign_60_reg_33010_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q3_reg_1[0]),
        .Q(x_assign_60_reg_33010[1]),
        .R(1'b0));
  FDRE \x_assign_60_reg_33010_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_60_reg_33010[2]),
        .R(1'b0));
  FDRE \x_assign_60_reg_33010_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_60_reg_33010[3]),
        .R(1'b0));
  FDRE \x_assign_61_reg_33016_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg[7]),
        .Q(x_assign_61_reg_33016[0]),
        .R(1'b0));
  FDRE \x_assign_61_reg_33016_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg[0]),
        .Q(x_assign_61_reg_33016[1]),
        .R(1'b0));
  FDRE \x_assign_61_reg_33016_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_61_reg_33016[2]),
        .R(1'b0));
  FDRE \x_assign_61_reg_33016_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_61_reg_33016[3]),
        .R(1'b0));
  FDRE \x_assign_61_reg_33016_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(x_assign_61_reg_33016[4]),
        .R(1'b0));
  FDRE \x_assign_61_reg_33016_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg[4]),
        .Q(x_assign_61_reg_33016[5]),
        .R(1'b0));
  FDRE \x_assign_61_reg_33016_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg[5]),
        .Q(x_assign_61_reg_33016[6]),
        .R(1'b0));
  FDRE \x_assign_61_reg_33016_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg[6]),
        .Q(x_assign_61_reg_33016[7]),
        .R(1'b0));
  FDRE \x_assign_62_reg_33032_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg_2[0]),
        .Q(x_assign_62_reg_33032[1]),
        .R(1'b0));
  FDRE \x_assign_62_reg_33032_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_62_reg_33032[2]),
        .R(1'b0));
  FDRE \x_assign_62_reg_33032_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_62_reg_33032[3]),
        .R(1'b0));
  FDRE \x_assign_63_reg_33048_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q3_reg[0]),
        .Q(x_assign_63_reg_33048[1]),
        .R(1'b0));
  FDRE \x_assign_63_reg_33048_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_63_reg_33048[2]),
        .R(1'b0));
  FDRE \x_assign_63_reg_33048_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_63_reg_33048[3]),
        .R(1'b0));
  FDRE \x_assign_63_reg_33048_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q3_reg[6]),
        .Q(x_assign_63_reg_33048[7]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33322_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_64_reg_33322[0]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33322_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_64_reg_33322[1]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33322_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_516),
        .Q(x_assign_64_reg_33322[2]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33322_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_515),
        .Q(x_assign_64_reg_33322[3]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33322_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_85),
        .Q(x_assign_64_reg_33322[4]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33322_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_64_reg_33322[5]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33322_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_64_reg_33322[6]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33322_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_64_reg_33322[7]),
        .R(1'b0));
  FDRE \x_assign_66_reg_33338_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_66_reg_33338[0]),
        .R(1'b0));
  FDRE \x_assign_66_reg_33338_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_66_reg_33338[1]),
        .R(1'b0));
  FDRE \x_assign_66_reg_33338_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_382),
        .Q(x_assign_66_reg_33338[2]),
        .R(1'b0));
  FDRE \x_assign_66_reg_33338_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_381),
        .Q(x_assign_66_reg_33338[3]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33344_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_67_reg_33344[0]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33344_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_67_reg_33344[1]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33344_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_527),
        .Q(x_assign_67_reg_33344[2]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33344_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_526),
        .Q(x_assign_67_reg_33344[3]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33344_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_95),
        .Q(x_assign_67_reg_33344[4]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33344_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_67_reg_33344[5]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33344_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_67_reg_33344[6]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33344_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_67_reg_33344[7]),
        .R(1'b0));
  FDRE \x_assign_69_reg_33360_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_69_reg_33360[0]),
        .R(1'b0));
  FDRE \x_assign_69_reg_33360_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_69_reg_33360[1]),
        .R(1'b0));
  FDRE \x_assign_69_reg_33360_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_210),
        .Q(x_assign_69_reg_33360[2]),
        .R(1'b0));
  FDRE \x_assign_69_reg_33360_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_69_reg_33360[3]),
        .R(1'b0));
  FDRE \x_assign_69_reg_33360_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_69_reg_33360[6]),
        .R(1'b0));
  FDRE \x_assign_69_reg_33360_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_69_reg_33360[7]),
        .R(1'b0));
  FDRE \x_assign_6_reg_32175_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q6[7]),
        .Q(x_assign_6_reg_32175[0]),
        .R(1'b0));
  FDRE \x_assign_6_reg_32175_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q6[0]),
        .Q(x_assign_6_reg_32175[1]),
        .R(1'b0));
  FDRE \x_assign_6_reg_32175_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_304),
        .Q(x_assign_6_reg_32175[2]),
        .R(1'b0));
  FDRE \x_assign_6_reg_32175_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_303),
        .Q(x_assign_6_reg_32175[3]),
        .R(1'b0));
  FDRE \x_assign_6_reg_32175_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_282),
        .Q(x_assign_6_reg_32175[4]),
        .R(1'b0));
  FDRE \x_assign_6_reg_32175_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q6[4]),
        .Q(x_assign_6_reg_32175[5]),
        .R(1'b0));
  FDRE \x_assign_6_reg_32175_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q6[5]),
        .Q(x_assign_6_reg_32175[6]),
        .R(1'b0));
  FDRE \x_assign_6_reg_32175_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q6[6]),
        .Q(x_assign_6_reg_32175[7]),
        .R(1'b0));
  FDRE \x_assign_72_reg_33198_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q3_reg_1[0]),
        .Q(x_assign_72_reg_33198[1]),
        .R(1'b0));
  FDRE \x_assign_72_reg_33198_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_72_reg_33198[2]),
        .R(1'b0));
  FDRE \x_assign_72_reg_33198_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_72_reg_33198[3]),
        .R(1'b0));
  FDRE \x_assign_73_reg_33204_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg[7]),
        .Q(x_assign_73_reg_33204[0]),
        .R(1'b0));
  FDRE \x_assign_73_reg_33204_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg[0]),
        .Q(x_assign_73_reg_33204[1]),
        .R(1'b0));
  FDRE \x_assign_73_reg_33204_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_73_reg_33204[2]),
        .R(1'b0));
  FDRE \x_assign_73_reg_33204_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_73_reg_33204[3]),
        .R(1'b0));
  FDRE \x_assign_73_reg_33204_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(x_assign_73_reg_33204[4]),
        .R(1'b0));
  FDRE \x_assign_73_reg_33204_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg[4]),
        .Q(x_assign_73_reg_33204[5]),
        .R(1'b0));
  FDRE \x_assign_73_reg_33204_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg[5]),
        .Q(x_assign_73_reg_33204[6]),
        .R(1'b0));
  FDRE \x_assign_73_reg_33204_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg[6]),
        .Q(x_assign_73_reg_33204[7]),
        .R(1'b0));
  FDRE \x_assign_74_reg_33220_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg_2[0]),
        .Q(x_assign_74_reg_33220[1]),
        .R(1'b0));
  FDRE \x_assign_74_reg_33220_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_74_reg_33220[2]),
        .R(1'b0));
  FDRE \x_assign_74_reg_33220_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_74_reg_33220[3]),
        .R(1'b0));
  FDRE \x_assign_75_reg_33236_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q3_reg[0]),
        .Q(x_assign_75_reg_33236[1]),
        .R(1'b0));
  FDRE \x_assign_75_reg_33236_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_75_reg_33236[2]),
        .R(1'b0));
  FDRE \x_assign_75_reg_33236_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_75_reg_33236[3]),
        .R(1'b0));
  FDRE \x_assign_75_reg_33236_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q3_reg[6]),
        .Q(x_assign_75_reg_33236[7]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33510_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_76_reg_33510[0]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33510_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_76_reg_33510[1]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33510_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_516),
        .Q(x_assign_76_reg_33510[2]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33510_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_515),
        .Q(x_assign_76_reg_33510[3]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33510_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_85),
        .Q(x_assign_76_reg_33510[4]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33510_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_76_reg_33510[5]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33510_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_76_reg_33510[6]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33510_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_76_reg_33510[7]),
        .R(1'b0));
  FDRE \x_assign_78_reg_33526_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_78_reg_33526[0]),
        .R(1'b0));
  FDRE \x_assign_78_reg_33526_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_78_reg_33526[1]),
        .R(1'b0));
  FDRE \x_assign_78_reg_33526_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_382),
        .Q(x_assign_78_reg_33526[2]),
        .R(1'b0));
  FDRE \x_assign_78_reg_33526_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_381),
        .Q(x_assign_78_reg_33526[3]),
        .R(1'b0));
  FDRE \x_assign_79_reg_33532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_79_reg_33532[0]),
        .R(1'b0));
  FDRE \x_assign_79_reg_33532_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_79_reg_33532[1]),
        .R(1'b0));
  FDRE \x_assign_79_reg_33532_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_527),
        .Q(x_assign_79_reg_33532[2]),
        .R(1'b0));
  FDRE \x_assign_79_reg_33532_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_526),
        .Q(x_assign_79_reg_33532[3]),
        .R(1'b0));
  FDRE \x_assign_79_reg_33532_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_95),
        .Q(x_assign_79_reg_33532[4]),
        .R(1'b0));
  FDRE \x_assign_79_reg_33532_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_79_reg_33532[5]),
        .R(1'b0));
  FDRE \x_assign_79_reg_33532_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_79_reg_33532[6]),
        .R(1'b0));
  FDRE \x_assign_79_reg_33532_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_79_reg_33532[7]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33548_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_81_reg_33548[0]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33548_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_81_reg_33548[1]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33548_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_210),
        .Q(x_assign_81_reg_33548[2]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33548_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_81_reg_33548[3]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33548_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_81_reg_33548[6]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33548_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_81_reg_33548[7]),
        .R(1'b0));
  FDRE \x_assign_84_reg_33386_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q3_reg_1[0]),
        .Q(x_assign_84_reg_33386[1]),
        .R(1'b0));
  FDRE \x_assign_84_reg_33386_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_84_reg_33386[2]),
        .R(1'b0));
  FDRE \x_assign_84_reg_33386_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_84_reg_33386[3]),
        .R(1'b0));
  FDRE \x_assign_85_reg_33392_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg[7]),
        .Q(x_assign_85_reg_33392[0]),
        .R(1'b0));
  FDRE \x_assign_85_reg_33392_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg[0]),
        .Q(x_assign_85_reg_33392[1]),
        .R(1'b0));
  FDRE \x_assign_85_reg_33392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_85_reg_33392[2]),
        .R(1'b0));
  FDRE \x_assign_85_reg_33392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_85_reg_33392[3]),
        .R(1'b0));
  FDRE \x_assign_85_reg_33392_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(x_assign_85_reg_33392[4]),
        .R(1'b0));
  FDRE \x_assign_85_reg_33392_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg[4]),
        .Q(x_assign_85_reg_33392[5]),
        .R(1'b0));
  FDRE \x_assign_85_reg_33392_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg[5]),
        .Q(x_assign_85_reg_33392[6]),
        .R(1'b0));
  FDRE \x_assign_85_reg_33392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg[6]),
        .Q(x_assign_85_reg_33392[7]),
        .R(1'b0));
  FDRE \x_assign_86_reg_33408_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg_2[0]),
        .Q(x_assign_86_reg_33408[1]),
        .R(1'b0));
  FDRE \x_assign_86_reg_33408_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_86_reg_33408[2]),
        .R(1'b0));
  FDRE \x_assign_86_reg_33408_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_86_reg_33408[3]),
        .R(1'b0));
  FDRE \x_assign_87_reg_33424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q3_reg[0]),
        .Q(x_assign_87_reg_33424[1]),
        .R(1'b0));
  FDRE \x_assign_87_reg_33424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_87_reg_33424[2]),
        .R(1'b0));
  FDRE \x_assign_87_reg_33424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_87_reg_33424[3]),
        .R(1'b0));
  FDRE \x_assign_87_reg_33424_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q3_reg[6]),
        .Q(x_assign_87_reg_33424[7]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33698_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_88_reg_33698[0]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33698_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_88_reg_33698[1]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33698_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_516),
        .Q(x_assign_88_reg_33698[2]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33698_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_515),
        .Q(x_assign_88_reg_33698[3]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33698_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_88_reg_33698[6]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33698_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_88_reg_33698[7]),
        .R(1'b0));
  FDRE \x_assign_90_reg_33714_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_90_reg_33714[0]),
        .R(1'b0));
  FDRE \x_assign_90_reg_33714_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_90_reg_33714[1]),
        .R(1'b0));
  FDRE \x_assign_90_reg_33714_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_382),
        .Q(x_assign_90_reg_33714[2]),
        .R(1'b0));
  FDRE \x_assign_90_reg_33714_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_381),
        .Q(x_assign_90_reg_33714[3]),
        .R(1'b0));
  FDRE \x_assign_90_reg_33714_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_90_reg_33714[4]),
        .R(1'b0));
  FDRE \x_assign_90_reg_33714_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_90_reg_33714[5]),
        .R(1'b0));
  FDRE \x_assign_90_reg_33714_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_90_reg_33714[6]),
        .R(1'b0));
  FDRE \x_assign_90_reg_33714_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_90_reg_33714[7]),
        .R(1'b0));
  FDRE \x_assign_91_reg_33720_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_91_reg_33720[0]),
        .R(1'b0));
  FDRE \x_assign_91_reg_33720_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_91_reg_33720[1]),
        .R(1'b0));
  FDRE \x_assign_91_reg_33720_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_527),
        .Q(x_assign_91_reg_33720[2]),
        .R(1'b0));
  FDRE \x_assign_91_reg_33720_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_526),
        .Q(x_assign_91_reg_33720[3]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33736_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_93_reg_33736[0]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33736_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_93_reg_33736[1]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33736_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_210),
        .Q(x_assign_93_reg_33736[2]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33736_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_209),
        .Q(x_assign_93_reg_33736[3]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33736_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_202),
        .Q(x_assign_93_reg_33736[4]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33736_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q5[4]),
        .Q(x_assign_93_reg_33736[5]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33736_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_93_reg_33736[6]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33736_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_93_reg_33736[7]),
        .R(1'b0));
  FDRE \x_assign_96_reg_33574_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q3_reg_1[0]),
        .Q(x_assign_96_reg_33574[1]),
        .R(1'b0));
  FDRE \x_assign_96_reg_33574_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_48_fu_6403_p3[2]),
        .Q(x_assign_96_reg_33574[2]),
        .R(1'b0));
  FDRE \x_assign_96_reg_33574_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_48_fu_6403_p3[3]),
        .Q(x_assign_96_reg_33574[3]),
        .R(1'b0));
  FDRE \x_assign_97_reg_33580_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg[7]),
        .Q(x_assign_97_reg_33580[0]),
        .R(1'b0));
  FDRE \x_assign_97_reg_33580_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg[0]),
        .Q(x_assign_97_reg_33580[1]),
        .R(1'b0));
  FDRE \x_assign_97_reg_33580_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_49_fu_6445_p3[2]),
        .Q(x_assign_97_reg_33580[2]),
        .R(1'b0));
  FDRE \x_assign_97_reg_33580_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_49_fu_6445_p3[3]),
        .Q(x_assign_97_reg_33580[3]),
        .R(1'b0));
  FDRE \x_assign_97_reg_33580_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_49_fu_6445_p3[4]),
        .Q(x_assign_97_reg_33580[4]),
        .R(1'b0));
  FDRE \x_assign_97_reg_33580_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg[4]),
        .Q(x_assign_97_reg_33580[5]),
        .R(1'b0));
  FDRE \x_assign_97_reg_33580_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg[5]),
        .Q(x_assign_97_reg_33580[6]),
        .R(1'b0));
  FDRE \x_assign_97_reg_33580_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg[6]),
        .Q(x_assign_97_reg_33580[7]),
        .R(1'b0));
  FDRE \x_assign_98_reg_33596_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg_2[0]),
        .Q(x_assign_98_reg_33596[1]),
        .R(1'b0));
  FDRE \x_assign_98_reg_33596_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_50_fu_6521_p3[2]),
        .Q(x_assign_98_reg_33596[2]),
        .R(1'b0));
  FDRE \x_assign_98_reg_33596_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_50_fu_6521_p3[3]),
        .Q(x_assign_98_reg_33596[3]),
        .R(1'b0));
  FDRE \x_assign_99_reg_33612_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q3_reg[0]),
        .Q(x_assign_99_reg_33612[1]),
        .R(1'b0));
  FDRE \x_assign_99_reg_33612_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_99_reg_33612[2]),
        .R(1'b0));
  FDRE \x_assign_99_reg_33612_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_260),
        .Q(x_assign_99_reg_33612[3]),
        .R(1'b0));
  FDRE \x_assign_99_reg_33612_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q3_reg[6]),
        .Q(x_assign_99_reg_33612[7]),
        .R(1'b0));
  FDRE \x_assign_9_reg_32237_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q6[7]),
        .Q(x_assign_9_reg_32237[0]),
        .R(1'b0));
  FDRE \x_assign_9_reg_32237_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_9_reg_32237[1]),
        .R(1'b0));
  FDRE \x_assign_9_reg_32237_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_461),
        .Q(x_assign_9_reg_32237[2]),
        .R(1'b0));
  FDRE \x_assign_9_reg_32237_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_460),
        .Q(x_assign_9_reg_32237[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_32144_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_s_reg_32144[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_32144_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_461),
        .Q(x_assign_s_reg_32144[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_32144_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_460),
        .Q(x_assign_s_reg_32144[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_32144_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q6[6]),
        .Q(x_assign_s_reg_32144[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[0]_i_1 
       (.I0(xor_ln124_44_reg_32610[0]),
        .I1(\reg_2452_reg_n_0_[0] ),
        .I2(x_assign_54_reg_33150[0]),
        .I3(\xor_ln124_108_reg_33282[0]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[0] ),
        .I5(x_assign_55_reg_33156[0]),
        .O(xor_ln124_108_fu_9127_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[0]_i_2 
       (.I0(x_assign_52_reg_33134[6]),
        .I1(x_assign_55_reg_33156[6]),
        .I2(or_ln134_48_fu_9087_p3[1]),
        .I3(or_ln134_50_fu_9099_p3[1]),
        .I4(or_ln134_48_fu_9087_p3[0]),
        .I5(x_assign_73_reg_33204[7]),
        .O(\xor_ln124_108_reg_33282[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[1]_i_1 
       (.I0(xor_ln124_44_reg_32610[1]),
        .I1(\reg_2452_reg_n_0_[1] ),
        .I2(x_assign_54_reg_33150[1]),
        .I3(\xor_ln124_108_reg_33282[1]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[1] ),
        .I5(x_assign_55_reg_33156[1]),
        .O(xor_ln124_108_fu_9127_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[1]_i_2 
       (.I0(x_assign_52_reg_33134[7]),
        .I1(x_assign_55_reg_33156[7]),
        .I2(x_assign_74_reg_33220[1]),
        .I3(x_assign_72_reg_33198[1]),
        .I4(or_ln134_48_fu_9087_p3[1]),
        .I5(x_assign_73_reg_33204[0]),
        .O(\xor_ln124_108_reg_33282[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[2]_i_1 
       (.I0(xor_ln124_44_reg_32610[2]),
        .I1(\reg_2452_reg_n_0_[2] ),
        .I2(x_assign_54_reg_33150[2]),
        .I3(\xor_ln124_108_reg_33282[2]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[2] ),
        .I5(x_assign_55_reg_33156[2]),
        .O(xor_ln124_108_fu_9127_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[2]_i_2 
       (.I0(or_ln134_35_fu_8905_p3[2]),
        .I1(or_ln134_36_fu_8911_p3[2]),
        .I2(x_assign_74_reg_33220[2]),
        .I3(x_assign_72_reg_33198[2]),
        .I4(or_ln134_48_fu_9087_p3[2]),
        .I5(or_ln134_47_fu_9081_p3[2]),
        .O(\xor_ln124_108_reg_33282[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[3]_i_1 
       (.I0(xor_ln124_44_reg_32610[3]),
        .I1(\reg_2452_reg_n_0_[3] ),
        .I2(x_assign_54_reg_33150[3]),
        .I3(\xor_ln124_108_reg_33282[3]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[3] ),
        .I5(x_assign_55_reg_33156[3]),
        .O(xor_ln124_108_fu_9127_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[3]_i_2 
       (.I0(or_ln134_35_fu_8905_p3[3]),
        .I1(or_ln134_36_fu_8911_p3[3]),
        .I2(x_assign_74_reg_33220[3]),
        .I3(x_assign_72_reg_33198[3]),
        .I4(or_ln134_48_fu_9087_p3[3]),
        .I5(or_ln134_47_fu_9081_p3[3]),
        .O(\xor_ln124_108_reg_33282[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[7]_i_1 
       (.I0(xor_ln124_44_reg_32610[7]),
        .I1(\reg_2452_reg_n_0_[7] ),
        .I2(or_ln134_38_fu_8923_p3[1]),
        .I3(\xor_ln124_108_reg_33282[7]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[7] ),
        .I5(x_assign_55_reg_33156[7]),
        .O(xor_ln124_108_fu_9127_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[7]_i_2 
       (.I0(x_assign_52_reg_33134[5]),
        .I1(x_assign_55_reg_33156[5]),
        .I2(or_ln134_48_fu_9087_p3[0]),
        .I3(or_ln134_50_fu_9099_p3[0]),
        .I4(or_ln134_48_fu_9087_p3[7]),
        .I5(x_assign_73_reg_33204[6]),
        .O(\xor_ln124_108_reg_33282[7]_i_2_n_0 ));
  FDRE \xor_ln124_108_reg_33282_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9127_p2[0]),
        .Q(xor_ln124_108_reg_33282[0]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33282_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9127_p2[1]),
        .Q(xor_ln124_108_reg_33282[1]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33282_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9127_p2[2]),
        .Q(xor_ln124_108_reg_33282[2]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33282_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9127_p2[3]),
        .Q(xor_ln124_108_reg_33282[3]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33282_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9127_p2[4]),
        .Q(xor_ln124_108_reg_33282[4]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33282_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9127_p2[5]),
        .Q(xor_ln124_108_reg_33282[5]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33282_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9127_p2[6]),
        .Q(xor_ln124_108_reg_33282[6]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33282_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9127_p2[7]),
        .Q(xor_ln124_108_reg_33282[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[1]_i_1 
       (.I0(\reg_2435_reg_n_0_[1] ),
        .I1(xor_ln124_45_reg_32616[1]),
        .I2(or_ln134_38_fu_8923_p3[1]),
        .I3(\xor_ln124_109_reg_33287[1]_i_2_n_0 ),
        .I4(x_assign_55_reg_33156[1]),
        .I5(x_assign_54_reg_33150[1]),
        .O(xor_ln124_109_fu_9155_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[1]_i_2 
       (.I0(\reg_2476_reg_n_0_[1] ),
        .I1(x_assign_57_reg_33172[7]),
        .I2(x_assign_75_reg_33236[1]),
        .I3(x_assign_73_reg_33204[1]),
        .I4(or_ln134_48_fu_9087_p3[1]),
        .I5(x_assign_73_reg_33204[0]),
        .O(\xor_ln124_109_reg_33287[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[2]_i_1 
       (.I0(\reg_2435_reg_n_0_[2] ),
        .I1(xor_ln124_45_reg_32616[2]),
        .I2(or_ln134_38_fu_8923_p3[2]),
        .I3(\xor_ln124_109_reg_33287[2]_i_2_n_0 ),
        .I4(x_assign_55_reg_33156[2]),
        .I5(x_assign_54_reg_33150[2]),
        .O(xor_ln124_109_fu_9155_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[2]_i_2 
       (.I0(\reg_2476_reg_n_0_[2] ),
        .I1(or_ln134_37_fu_8917_p3[2]),
        .I2(x_assign_75_reg_33236[2]),
        .I3(x_assign_73_reg_33204[2]),
        .I4(or_ln134_48_fu_9087_p3[2]),
        .I5(or_ln134_47_fu_9081_p3[2]),
        .O(\xor_ln124_109_reg_33287[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[3]_i_1 
       (.I0(\reg_2435_reg_n_0_[3] ),
        .I1(xor_ln124_45_reg_32616[3]),
        .I2(or_ln134_38_fu_8923_p3[3]),
        .I3(\xor_ln124_109_reg_33287[3]_i_2_n_0 ),
        .I4(x_assign_55_reg_33156[3]),
        .I5(x_assign_54_reg_33150[3]),
        .O(xor_ln124_109_fu_9155_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[3]_i_2 
       (.I0(\reg_2476_reg_n_0_[3] ),
        .I1(or_ln134_37_fu_8917_p3[3]),
        .I2(x_assign_75_reg_33236[3]),
        .I3(x_assign_73_reg_33204[3]),
        .I4(or_ln134_48_fu_9087_p3[3]),
        .I5(or_ln134_47_fu_9081_p3[3]),
        .O(\xor_ln124_109_reg_33287[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[4]_i_1 
       (.I0(\reg_2435_reg_n_0_[4] ),
        .I1(xor_ln124_45_reg_32616[4]),
        .I2(or_ln134_38_fu_8923_p3[4]),
        .I3(\xor_ln124_109_reg_33287[4]_i_2_n_0 ),
        .I4(x_assign_55_reg_33156[4]),
        .I5(or_ln134_38_fu_8923_p3[6]),
        .O(xor_ln124_109_fu_9155_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[4]_i_2 
       (.I0(\reg_2476_reg_n_0_[4] ),
        .I1(or_ln134_37_fu_8917_p3[4]),
        .I2(or_ln134_49_fu_9093_p3[5]),
        .I3(x_assign_73_reg_33204[4]),
        .I4(or_ln134_48_fu_9087_p3[4]),
        .I5(or_ln134_47_fu_9081_p3[4]),
        .O(\xor_ln124_109_reg_33287[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[5]_i_1 
       (.I0(\reg_2435_reg_n_0_[5] ),
        .I1(xor_ln124_45_reg_32616[5]),
        .I2(or_ln134_38_fu_8923_p3[5]),
        .I3(\xor_ln124_109_reg_33287[5]_i_2_n_0 ),
        .I4(x_assign_55_reg_33156[5]),
        .I5(or_ln134_38_fu_8923_p3[7]),
        .O(xor_ln124_109_fu_9155_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[5]_i_2 
       (.I0(\reg_2476_reg_n_0_[5] ),
        .I1(or_ln134_37_fu_8917_p3[5]),
        .I2(or_ln134_49_fu_9093_p3[6]),
        .I3(x_assign_73_reg_33204[5]),
        .I4(or_ln134_48_fu_9087_p3[5]),
        .I5(x_assign_73_reg_33204[4]),
        .O(\xor_ln124_109_reg_33287[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[6]_i_1 
       (.I0(\reg_2435_reg_n_0_[6] ),
        .I1(xor_ln124_45_reg_32616[6]),
        .I2(or_ln134_38_fu_8923_p3[6]),
        .I3(\xor_ln124_109_reg_33287[6]_i_2_n_0 ),
        .I4(x_assign_55_reg_33156[6]),
        .I5(or_ln134_38_fu_8923_p3[0]),
        .O(xor_ln124_109_fu_9155_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[6]_i_2 
       (.I0(\reg_2476_reg_n_0_[6] ),
        .I1(or_ln134_37_fu_8917_p3[6]),
        .I2(or_ln134_49_fu_9093_p3[7]),
        .I3(x_assign_73_reg_33204[6]),
        .I4(or_ln134_48_fu_9087_p3[6]),
        .I5(x_assign_73_reg_33204[5]),
        .O(\xor_ln124_109_reg_33287[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[7]_i_1 
       (.I0(\reg_2435_reg_n_0_[7] ),
        .I1(xor_ln124_45_reg_32616[7]),
        .I2(or_ln134_38_fu_8923_p3[7]),
        .I3(\xor_ln124_109_reg_33287[7]_i_2_n_0 ),
        .I4(x_assign_55_reg_33156[7]),
        .I5(or_ln134_38_fu_8923_p3[1]),
        .O(xor_ln124_109_fu_9155_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[7]_i_2 
       (.I0(\reg_2476_reg_n_0_[7] ),
        .I1(or_ln134_37_fu_8917_p3[7]),
        .I2(x_assign_75_reg_33236[7]),
        .I3(x_assign_73_reg_33204[7]),
        .I4(or_ln134_48_fu_9087_p3[7]),
        .I5(x_assign_73_reg_33204[6]),
        .O(\xor_ln124_109_reg_33287[7]_i_2_n_0 ));
  FDRE \xor_ln124_109_reg_33287_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9155_p2[0]),
        .Q(xor_ln124_109_reg_33287[0]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33287_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9155_p2[1]),
        .Q(xor_ln124_109_reg_33287[1]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33287_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9155_p2[2]),
        .Q(xor_ln124_109_reg_33287[2]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33287_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9155_p2[3]),
        .Q(xor_ln124_109_reg_33287[3]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33287_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9155_p2[4]),
        .Q(xor_ln124_109_reg_33287[4]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33287_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9155_p2[5]),
        .Q(xor_ln124_109_reg_33287[5]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33287_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9155_p2[6]),
        .Q(xor_ln124_109_reg_33287[6]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33287_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9155_p2[7]),
        .Q(xor_ln124_109_reg_33287[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[5]_i_1 
       (.I0(reg_2468[5]),
        .I1(xor_ln124_46_reg_32622[5]),
        .I2(or_ln134_37_fu_8917_p3[7]),
        .I3(\xor_ln124_110_reg_33292[5]_i_2_n_0 ),
        .I4(or_ln134_36_fu_8911_p3[5]),
        .I5(or_ln134_35_fu_8905_p3[5]),
        .O(xor_ln124_110_fu_9183_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[5]_i_2 
       (.I0(reg_2483[5]),
        .I1(x_assign_52_reg_33134[5]),
        .I2(or_ln134_48_fu_9087_p3[6]),
        .I3(or_ln134_50_fu_9099_p3[6]),
        .I4(or_ln134_49_fu_9093_p3[5]),
        .I5(or_ln134_50_fu_9099_p3[5]),
        .O(\xor_ln124_110_reg_33292[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[6]_i_1 
       (.I0(reg_2468[6]),
        .I1(xor_ln124_46_reg_32622[6]),
        .I2(x_assign_57_reg_33172[6]),
        .I3(\xor_ln124_110_reg_33292[6]_i_2_n_0 ),
        .I4(x_assign_55_reg_33156[4]),
        .I5(x_assign_52_reg_33134[4]),
        .O(xor_ln124_110_fu_9183_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[6]_i_2 
       (.I0(reg_2483[6]),
        .I1(x_assign_52_reg_33134[6]),
        .I2(or_ln134_48_fu_9087_p3[7]),
        .I3(or_ln134_50_fu_9099_p3[7]),
        .I4(or_ln134_49_fu_9093_p3[6]),
        .I5(or_ln134_50_fu_9099_p3[6]),
        .O(\xor_ln124_110_reg_33292[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[7]_i_1 
       (.I0(reg_2468[7]),
        .I1(xor_ln124_46_reg_32622[7]),
        .I2(x_assign_57_reg_33172[7]),
        .I3(\xor_ln124_110_reg_33292[7]_i_2_n_0 ),
        .I4(x_assign_55_reg_33156[5]),
        .I5(x_assign_52_reg_33134[5]),
        .O(xor_ln124_110_fu_9183_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[7]_i_2 
       (.I0(reg_2483[7]),
        .I1(x_assign_52_reg_33134[7]),
        .I2(or_ln134_48_fu_9087_p3[0]),
        .I3(or_ln134_50_fu_9099_p3[0]),
        .I4(or_ln134_49_fu_9093_p3[7]),
        .I5(or_ln134_50_fu_9099_p3[7]),
        .O(\xor_ln124_110_reg_33292[7]_i_2_n_0 ));
  FDRE \xor_ln124_110_reg_33292_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9183_p2[0]),
        .Q(xor_ln124_110_reg_33292[0]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33292_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9183_p2[1]),
        .Q(xor_ln124_110_reg_33292[1]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33292_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9183_p2[2]),
        .Q(xor_ln124_110_reg_33292[2]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33292_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9183_p2[3]),
        .Q(xor_ln124_110_reg_33292[3]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33292_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9183_p2[4]),
        .Q(xor_ln124_110_reg_33292[4]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33292_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9183_p2[5]),
        .Q(xor_ln124_110_reg_33292[5]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33292_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9183_p2[6]),
        .Q(xor_ln124_110_reg_33292[6]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33292_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9183_p2[7]),
        .Q(xor_ln124_110_reg_33292[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[1]_i_1 
       (.I0(reg_2444[1]),
        .I1(reg_2489[1]),
        .I2(x_assign_52_reg_33134[1]),
        .I3(\xor_ln124_111_reg_33297[1]_i_2_n_0 ),
        .I4(xor_ln124_47_reg_32628[1]),
        .I5(x_assign_57_reg_33172[1]),
        .O(xor_ln124_111_fu_9211_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[1]_i_2 
       (.I0(x_assign_57_reg_33172[7]),
        .I1(or_ln134_38_fu_8923_p3[1]),
        .I2(x_assign_75_reg_33236[1]),
        .I3(x_assign_73_reg_33204[1]),
        .I4(or_ln134_49_fu_9093_p3[1]),
        .I5(or_ln134_50_fu_9099_p3[1]),
        .O(\xor_ln124_111_reg_33297[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[2]_i_1 
       (.I0(reg_2444[2]),
        .I1(reg_2489[2]),
        .I2(x_assign_52_reg_33134[2]),
        .I3(\xor_ln124_111_reg_33297[2]_i_2_n_0 ),
        .I4(xor_ln124_47_reg_32628[2]),
        .I5(x_assign_57_reg_33172[2]),
        .O(xor_ln124_111_fu_9211_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[2]_i_2 
       (.I0(or_ln134_37_fu_8917_p3[2]),
        .I1(or_ln134_38_fu_8923_p3[2]),
        .I2(x_assign_75_reg_33236[2]),
        .I3(x_assign_73_reg_33204[2]),
        .I4(or_ln134_49_fu_9093_p3[2]),
        .I5(or_ln134_50_fu_9099_p3[2]),
        .O(\xor_ln124_111_reg_33297[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[4]_i_1 
       (.I0(reg_2444[4]),
        .I1(reg_2489[4]),
        .I2(x_assign_52_reg_33134[4]),
        .I3(\xor_ln124_111_reg_33297[4]_i_2_n_0 ),
        .I4(xor_ln124_47_reg_32628[4]),
        .I5(or_ln134_37_fu_8917_p3[6]),
        .O(xor_ln124_111_fu_9211_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[4]_i_2 
       (.I0(or_ln134_37_fu_8917_p3[4]),
        .I1(or_ln134_38_fu_8923_p3[4]),
        .I2(or_ln134_49_fu_9093_p3[5]),
        .I3(x_assign_73_reg_33204[4]),
        .I4(or_ln134_49_fu_9093_p3[4]),
        .I5(or_ln134_50_fu_9099_p3[4]),
        .O(\xor_ln124_111_reg_33297[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[5]_i_1 
       (.I0(reg_2444[5]),
        .I1(reg_2489[5]),
        .I2(x_assign_52_reg_33134[5]),
        .I3(\xor_ln124_111_reg_33297[5]_i_2_n_0 ),
        .I4(xor_ln124_47_reg_32628[5]),
        .I5(or_ln134_37_fu_8917_p3[7]),
        .O(xor_ln124_111_fu_9211_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[5]_i_2 
       (.I0(or_ln134_37_fu_8917_p3[5]),
        .I1(or_ln134_38_fu_8923_p3[5]),
        .I2(or_ln134_49_fu_9093_p3[6]),
        .I3(x_assign_73_reg_33204[5]),
        .I4(or_ln134_49_fu_9093_p3[5]),
        .I5(or_ln134_50_fu_9099_p3[5]),
        .O(\xor_ln124_111_reg_33297[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[6]_i_1 
       (.I0(reg_2444[6]),
        .I1(reg_2489[6]),
        .I2(x_assign_52_reg_33134[6]),
        .I3(\xor_ln124_111_reg_33297[6]_i_2_n_0 ),
        .I4(xor_ln124_47_reg_32628[6]),
        .I5(x_assign_57_reg_33172[6]),
        .O(xor_ln124_111_fu_9211_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[6]_i_2 
       (.I0(or_ln134_37_fu_8917_p3[6]),
        .I1(or_ln134_38_fu_8923_p3[6]),
        .I2(or_ln134_49_fu_9093_p3[7]),
        .I3(x_assign_73_reg_33204[6]),
        .I4(or_ln134_49_fu_9093_p3[6]),
        .I5(or_ln134_50_fu_9099_p3[6]),
        .O(\xor_ln124_111_reg_33297[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[7]_i_1 
       (.I0(reg_2444[7]),
        .I1(reg_2489[7]),
        .I2(x_assign_52_reg_33134[7]),
        .I3(\xor_ln124_111_reg_33297[7]_i_2_n_0 ),
        .I4(xor_ln124_47_reg_32628[7]),
        .I5(x_assign_57_reg_33172[7]),
        .O(xor_ln124_111_fu_9211_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[7]_i_2 
       (.I0(or_ln134_37_fu_8917_p3[7]),
        .I1(or_ln134_38_fu_8923_p3[7]),
        .I2(x_assign_75_reg_33236[7]),
        .I3(x_assign_73_reg_33204[7]),
        .I4(or_ln134_49_fu_9093_p3[7]),
        .I5(or_ln134_50_fu_9099_p3[7]),
        .O(\xor_ln124_111_reg_33297[7]_i_2_n_0 ));
  FDRE \xor_ln124_111_reg_33297_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_9211_p2[0]),
        .Q(xor_ln124_111_reg_33297[0]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_33297_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_9211_p2[1]),
        .Q(xor_ln124_111_reg_33297[1]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_33297_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_9211_p2[2]),
        .Q(xor_ln124_111_reg_33297[2]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_33297_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_9211_p2[3]),
        .Q(xor_ln124_111_reg_33297[3]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_33297_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_9211_p2[4]),
        .Q(xor_ln124_111_reg_33297[4]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_33297_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_9211_p2[5]),
        .Q(xor_ln124_111_reg_33297[5]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_33297_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_9211_p2[6]),
        .Q(xor_ln124_111_reg_33297[6]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_33297_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_9211_p2[7]),
        .Q(xor_ln124_111_reg_33297[7]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32355_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3455_p2[0]),
        .Q(xor_ln124_11_reg_32355[0]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32355_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3455_p2[1]),
        .Q(xor_ln124_11_reg_32355[1]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32355_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3455_p2[2]),
        .Q(xor_ln124_11_reg_32355[2]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32355_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3455_p2[3]),
        .Q(xor_ln124_11_reg_32355[3]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32355_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3455_p2[4]),
        .Q(xor_ln124_11_reg_32355[4]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32355_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3455_p2[5]),
        .Q(xor_ln124_11_reg_32355[5]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32355_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3455_p2[6]),
        .Q(xor_ln124_11_reg_32355[6]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32355_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3455_p2[7]),
        .Q(xor_ln124_11_reg_32355[7]),
        .R(1'b0));
  FDRE \xor_ln124_1219_reg_36669_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_1219_fu_31932_p2[0]),
        .Q(xor_ln124_1219_reg_36669[0]),
        .R(1'b0));
  FDRE \xor_ln124_1219_reg_36669_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_1219_fu_31932_p2[1]),
        .Q(xor_ln124_1219_reg_36669[1]),
        .R(1'b0));
  FDRE \xor_ln124_1219_reg_36669_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_1219_fu_31932_p2[2]),
        .Q(xor_ln124_1219_reg_36669[2]),
        .R(1'b0));
  FDRE \xor_ln124_1219_reg_36669_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_1219_fu_31932_p2[3]),
        .Q(xor_ln124_1219_reg_36669[3]),
        .R(1'b0));
  FDRE \xor_ln124_1219_reg_36669_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_1219_fu_31932_p2[4]),
        .Q(xor_ln124_1219_reg_36669[4]),
        .R(1'b0));
  FDRE \xor_ln124_1219_reg_36669_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_1219_fu_31932_p2[5]),
        .Q(xor_ln124_1219_reg_36669[5]),
        .R(1'b0));
  FDRE \xor_ln124_1219_reg_36669_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_1219_fu_31932_p2[6]),
        .Q(xor_ln124_1219_reg_36669[6]),
        .R(1'b0));
  FDRE \xor_ln124_1219_reg_36669_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_1219_fu_31932_p2[7]),
        .Q(xor_ln124_1219_reg_36669[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[3]_i_1 
       (.I0(xor_ln124_60_reg_32760[3]),
        .I1(\reg_2452_reg_n_0_[3] ),
        .I2(or_ln134_44_fu_10043_p3[3]),
        .I3(\xor_ln124_124_reg_33470[3]_i_2_n_0 ),
        .I4(reg_2392[3]),
        .I5(or_ln134_43_fu_10037_p3[3]),
        .O(xor_ln124_124_fu_10259_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[3]_i_2 
       (.I0(x_assign_67_reg_33344[3]),
        .I1(x_assign_66_reg_33338[3]),
        .I2(x_assign_84_reg_33386[3]),
        .I3(x_assign_86_reg_33408[3]),
        .I4(or_ln134_56_fu_10219_p3[3]),
        .I5(or_ln134_55_fu_10213_p3[3]),
        .O(\xor_ln124_124_reg_33470[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[4]_i_1 
       (.I0(xor_ln124_60_reg_32760[4]),
        .I1(\reg_2452_reg_n_0_[4] ),
        .I2(or_ln134_44_fu_10043_p3[4]),
        .I3(\xor_ln124_124_reg_33470[4]_i_2_n_0 ),
        .I4(reg_2392[4]),
        .I5(or_ln134_43_fu_10037_p3[4]),
        .O(xor_ln124_124_fu_10259_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[4]_i_2 
       (.I0(x_assign_67_reg_33344[4]),
        .I1(or_ln134_46_fu_10055_p3[6]),
        .I2(or_ln134_58_fu_10231_p3[5]),
        .I3(or_ln134_56_fu_10219_p3[5]),
        .I4(or_ln134_56_fu_10219_p3[4]),
        .I5(or_ln134_55_fu_10213_p3[4]),
        .O(\xor_ln124_124_reg_33470[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[6]_i_1 
       (.I0(xor_ln124_60_reg_32760[6]),
        .I1(\reg_2452_reg_n_0_[6] ),
        .I2(x_assign_67_reg_33344[4]),
        .I3(\xor_ln124_124_reg_33470[6]_i_2_n_0 ),
        .I4(reg_2392[6]),
        .I5(x_assign_64_reg_33322[4]),
        .O(xor_ln124_124_fu_10259_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[6]_i_2 
       (.I0(x_assign_67_reg_33344[6]),
        .I1(or_ln134_46_fu_10055_p3[0]),
        .I2(or_ln134_58_fu_10231_p3[7]),
        .I3(or_ln134_56_fu_10219_p3[7]),
        .I4(or_ln134_56_fu_10219_p3[6]),
        .I5(x_assign_85_reg_33392[5]),
        .O(\xor_ln124_124_reg_33470[6]_i_2_n_0 ));
  FDRE \xor_ln124_124_reg_33470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_10259_p2[0]),
        .Q(xor_ln124_124_reg_33470[0]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33470_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_10259_p2[1]),
        .Q(xor_ln124_124_reg_33470[1]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33470_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_10259_p2[2]),
        .Q(xor_ln124_124_reg_33470[2]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33470_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_10259_p2[3]),
        .Q(xor_ln124_124_reg_33470[3]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33470_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_10259_p2[4]),
        .Q(xor_ln124_124_reg_33470[4]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33470_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_10259_p2[5]),
        .Q(xor_ln124_124_reg_33470[5]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33470_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_10259_p2[6]),
        .Q(xor_ln124_124_reg_33470[6]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33470_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_10259_p2[7]),
        .Q(xor_ln124_124_reg_33470[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[0]_i_1 
       (.I0(xor_ln124_61_reg_32728[0]),
        .I1(\reg_2435_reg_n_0_[0] ),
        .I2(x_assign_69_reg_33360[6]),
        .I3(\xor_ln124_125_reg_33475[0]_i_2_n_0 ),
        .I4(x_assign_66_reg_33338[0]),
        .I5(x_assign_67_reg_33344[0]),
        .O(xor_ln124_125_fu_10287_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[0]_i_2 
       (.I0(reg_2468[0]),
        .I1(or_ln134_46_fu_10055_p3[0]),
        .I2(or_ln134_57_fu_10225_p3[1]),
        .I3(x_assign_85_reg_33392[0]),
        .I4(or_ln134_56_fu_10219_p3[0]),
        .I5(x_assign_85_reg_33392[7]),
        .O(\xor_ln124_125_reg_33475[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[1]_i_1 
       (.I0(xor_ln124_61_reg_32728[1]),
        .I1(\reg_2435_reg_n_0_[1] ),
        .I2(x_assign_69_reg_33360[7]),
        .I3(\xor_ln124_125_reg_33475[1]_i_2_n_0 ),
        .I4(x_assign_66_reg_33338[1]),
        .I5(x_assign_67_reg_33344[1]),
        .O(xor_ln124_125_fu_10287_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[1]_i_2 
       (.I0(reg_2468[1]),
        .I1(or_ln134_46_fu_10055_p3[1]),
        .I2(x_assign_87_reg_33424[1]),
        .I3(x_assign_85_reg_33392[1]),
        .I4(or_ln134_56_fu_10219_p3[1]),
        .I5(x_assign_85_reg_33392[0]),
        .O(\xor_ln124_125_reg_33475[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[3]_i_1 
       (.I0(xor_ln124_61_reg_32728[3]),
        .I1(\reg_2435_reg_n_0_[3] ),
        .I2(or_ln134_45_fu_10049_p3[3]),
        .I3(\xor_ln124_125_reg_33475[3]_i_2_n_0 ),
        .I4(x_assign_66_reg_33338[3]),
        .I5(x_assign_67_reg_33344[3]),
        .O(xor_ln124_125_fu_10287_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[3]_i_2 
       (.I0(reg_2468[3]),
        .I1(or_ln134_46_fu_10055_p3[3]),
        .I2(x_assign_87_reg_33424[3]),
        .I3(x_assign_85_reg_33392[3]),
        .I4(or_ln134_56_fu_10219_p3[3]),
        .I5(or_ln134_55_fu_10213_p3[3]),
        .O(\xor_ln124_125_reg_33475[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[4]_i_1 
       (.I0(xor_ln124_61_reg_32728[4]),
        .I1(\reg_2435_reg_n_0_[4] ),
        .I2(or_ln134_45_fu_10049_p3[4]),
        .I3(\xor_ln124_125_reg_33475[4]_i_2_n_0 ),
        .I4(or_ln134_46_fu_10055_p3[6]),
        .I5(x_assign_67_reg_33344[4]),
        .O(xor_ln124_125_fu_10287_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[4]_i_2 
       (.I0(reg_2468[4]),
        .I1(or_ln134_46_fu_10055_p3[4]),
        .I2(or_ln134_57_fu_10225_p3[5]),
        .I3(x_assign_85_reg_33392[4]),
        .I4(or_ln134_56_fu_10219_p3[4]),
        .I5(or_ln134_55_fu_10213_p3[4]),
        .O(\xor_ln124_125_reg_33475[4]_i_2_n_0 ));
  FDRE \xor_ln124_125_reg_33475_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_10287_p2[0]),
        .Q(xor_ln124_125_reg_33475[0]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33475_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_10287_p2[1]),
        .Q(xor_ln124_125_reg_33475[1]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33475_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_10287_p2[2]),
        .Q(xor_ln124_125_reg_33475[2]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33475_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_10287_p2[3]),
        .Q(xor_ln124_125_reg_33475[3]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33475_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_10287_p2[4]),
        .Q(xor_ln124_125_reg_33475[4]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33475_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_10287_p2[5]),
        .Q(xor_ln124_125_reg_33475[5]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33475_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_10287_p2[6]),
        .Q(xor_ln124_125_reg_33475[6]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33475_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_10287_p2[7]),
        .Q(xor_ln124_125_reg_33475[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[1]_i_1 
       (.I0(\reg_2459_reg_n_0_[1] ),
        .I1(xor_ln124_62_reg_32765[1]),
        .I2(x_assign_64_reg_33322[1]),
        .I3(\xor_ln124_126_reg_33480[1]_i_2_n_0 ),
        .I4(x_assign_64_reg_33322[7]),
        .I5(x_assign_67_reg_33344[7]),
        .O(xor_ln124_126_fu_10315_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[1]_i_2 
       (.I0(reg_2483[1]),
        .I1(x_assign_69_reg_33360[1]),
        .I2(x_assign_84_reg_33386[1]),
        .I3(x_assign_86_reg_33408[1]),
        .I4(or_ln134_57_fu_10225_p3[1]),
        .I5(or_ln134_58_fu_10231_p3[1]),
        .O(\xor_ln124_126_reg_33480[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[2]_i_1 
       (.I0(\reg_2459_reg_n_0_[2] ),
        .I1(xor_ln124_62_reg_32765[2]),
        .I2(x_assign_64_reg_33322[2]),
        .I3(\xor_ln124_126_reg_33480[2]_i_2_n_0 ),
        .I4(or_ln134_43_fu_10037_p3[2]),
        .I5(or_ln134_44_fu_10043_p3[2]),
        .O(xor_ln124_126_fu_10315_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[2]_i_2 
       (.I0(reg_2483[2]),
        .I1(x_assign_69_reg_33360[2]),
        .I2(x_assign_84_reg_33386[2]),
        .I3(x_assign_86_reg_33408[2]),
        .I4(or_ln134_57_fu_10225_p3[2]),
        .I5(or_ln134_58_fu_10231_p3[2]),
        .O(\xor_ln124_126_reg_33480[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[3]_i_1 
       (.I0(\reg_2459_reg_n_0_[3] ),
        .I1(xor_ln124_62_reg_32765[3]),
        .I2(x_assign_64_reg_33322[3]),
        .I3(\xor_ln124_126_reg_33480[3]_i_2_n_0 ),
        .I4(or_ln134_43_fu_10037_p3[3]),
        .I5(or_ln134_44_fu_10043_p3[3]),
        .O(xor_ln124_126_fu_10315_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[3]_i_2 
       (.I0(reg_2483[3]),
        .I1(x_assign_69_reg_33360[3]),
        .I2(x_assign_84_reg_33386[3]),
        .I3(x_assign_86_reg_33408[3]),
        .I4(or_ln134_57_fu_10225_p3[3]),
        .I5(or_ln134_58_fu_10231_p3[3]),
        .O(\xor_ln124_126_reg_33480[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[4]_i_1 
       (.I0(\reg_2459_reg_n_0_[4] ),
        .I1(xor_ln124_62_reg_32765[4]),
        .I2(x_assign_64_reg_33322[4]),
        .I3(\xor_ln124_126_reg_33480[4]_i_2_n_0 ),
        .I4(or_ln134_43_fu_10037_p3[4]),
        .I5(or_ln134_44_fu_10043_p3[4]),
        .O(xor_ln124_126_fu_10315_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[4]_i_2 
       (.I0(reg_2483[4]),
        .I1(or_ln134_45_fu_10049_p3[6]),
        .I2(or_ln134_58_fu_10231_p3[5]),
        .I3(or_ln134_56_fu_10219_p3[5]),
        .I4(or_ln134_57_fu_10225_p3[4]),
        .I5(or_ln134_58_fu_10231_p3[4]),
        .O(\xor_ln124_126_reg_33480[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[5]_i_1 
       (.I0(\reg_2459_reg_n_0_[5] ),
        .I1(xor_ln124_62_reg_32765[5]),
        .I2(x_assign_64_reg_33322[5]),
        .I3(\xor_ln124_126_reg_33480[5]_i_2_n_0 ),
        .I4(or_ln134_43_fu_10037_p3[5]),
        .I5(or_ln134_44_fu_10043_p3[5]),
        .O(xor_ln124_126_fu_10315_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[5]_i_2 
       (.I0(reg_2483[5]),
        .I1(or_ln134_45_fu_10049_p3[7]),
        .I2(or_ln134_58_fu_10231_p3[6]),
        .I3(or_ln134_56_fu_10219_p3[6]),
        .I4(or_ln134_57_fu_10225_p3[5]),
        .I5(or_ln134_58_fu_10231_p3[5]),
        .O(\xor_ln124_126_reg_33480[5]_i_2_n_0 ));
  FDRE \xor_ln124_126_reg_33480_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10315_p2[0]),
        .Q(xor_ln124_126_reg_33480[0]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33480_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10315_p2[1]),
        .Q(xor_ln124_126_reg_33480[1]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33480_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10315_p2[2]),
        .Q(xor_ln124_126_reg_33480[2]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33480_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10315_p2[3]),
        .Q(xor_ln124_126_reg_33480[3]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33480_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10315_p2[4]),
        .Q(xor_ln124_126_reg_33480[4]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33480_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10315_p2[5]),
        .Q(xor_ln124_126_reg_33480[5]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33480_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10315_p2[6]),
        .Q(xor_ln124_126_reg_33480[6]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33480_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10315_p2[7]),
        .Q(xor_ln124_126_reg_33480[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[2]_i_1 
       (.I0(xor_ln124_63_reg_32734[2]),
        .I1(reg_2444[2]),
        .I2(or_ln134_45_fu_10049_p3[2]),
        .I3(\xor_ln124_127_reg_33485[2]_i_2_n_0 ),
        .I4(x_assign_64_reg_33322[2]),
        .I5(x_assign_69_reg_33360[2]),
        .O(xor_ln124_127_fu_10343_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[2]_i_2 
       (.I0(\reg_2476_reg_n_0_[2] ),
        .I1(or_ln134_46_fu_10055_p3[2]),
        .I2(x_assign_87_reg_33424[2]),
        .I3(x_assign_85_reg_33392[2]),
        .I4(or_ln134_57_fu_10225_p3[2]),
        .I5(or_ln134_58_fu_10231_p3[2]),
        .O(\xor_ln124_127_reg_33485[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[4]_i_1 
       (.I0(xor_ln124_63_reg_32734[4]),
        .I1(reg_2444[4]),
        .I2(or_ln134_45_fu_10049_p3[4]),
        .I3(\xor_ln124_127_reg_33485[4]_i_2_n_0 ),
        .I4(x_assign_64_reg_33322[4]),
        .I5(or_ln134_45_fu_10049_p3[6]),
        .O(xor_ln124_127_fu_10343_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[4]_i_2 
       (.I0(\reg_2476_reg_n_0_[4] ),
        .I1(or_ln134_46_fu_10055_p3[4]),
        .I2(or_ln134_57_fu_10225_p3[5]),
        .I3(x_assign_85_reg_33392[4]),
        .I4(or_ln134_57_fu_10225_p3[4]),
        .I5(or_ln134_58_fu_10231_p3[4]),
        .O(\xor_ln124_127_reg_33485[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[5]_i_1 
       (.I0(xor_ln124_63_reg_32734[5]),
        .I1(reg_2444[5]),
        .I2(or_ln134_45_fu_10049_p3[5]),
        .I3(\xor_ln124_127_reg_33485[5]_i_2_n_0 ),
        .I4(x_assign_64_reg_33322[5]),
        .I5(or_ln134_45_fu_10049_p3[7]),
        .O(xor_ln124_127_fu_10343_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[5]_i_2 
       (.I0(\reg_2476_reg_n_0_[5] ),
        .I1(or_ln134_46_fu_10055_p3[5]),
        .I2(or_ln134_57_fu_10225_p3[6]),
        .I3(x_assign_85_reg_33392[5]),
        .I4(or_ln134_57_fu_10225_p3[5]),
        .I5(or_ln134_58_fu_10231_p3[5]),
        .O(\xor_ln124_127_reg_33485[5]_i_2_n_0 ));
  FDRE \xor_ln124_127_reg_33485_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10343_p2[0]),
        .Q(xor_ln124_127_reg_33485[0]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_33485_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10343_p2[1]),
        .Q(xor_ln124_127_reg_33485[1]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_33485_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10343_p2[2]),
        .Q(xor_ln124_127_reg_33485[2]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_33485_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10343_p2[3]),
        .Q(xor_ln124_127_reg_33485[3]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_33485_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10343_p2[4]),
        .Q(xor_ln124_127_reg_33485[4]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_33485_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10343_p2[5]),
        .Q(xor_ln124_127_reg_33485[5]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_33485_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10343_p2[6]),
        .Q(xor_ln124_127_reg_33485[6]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_33485_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10343_p2[7]),
        .Q(xor_ln124_127_reg_33485[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[0]_i_1 
       (.I0(reg_2405[0]),
        .I1(xor_ln124_76_reg_32922[0]),
        .I2(x_assign_79_reg_33532[6]),
        .I3(\xor_ln124_140_reg_33658[0]_i_2_n_0 ),
        .I4(x_assign_78_reg_33526[0]),
        .I5(x_assign_79_reg_33532[0]),
        .O(xor_ln124_140_fu_11391_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[0]_i_2 
       (.I0(\reg_2452_reg_n_0_[0] ),
        .I1(x_assign_76_reg_33510[6]),
        .I2(or_ln134_66_fu_11363_p3[1]),
        .I3(or_ln134_64_fu_11351_p3[1]),
        .I4(x_assign_97_reg_33580[7]),
        .I5(or_ln134_64_fu_11351_p3[0]),
        .O(\xor_ln124_140_reg_33658[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[1]_i_1 
       (.I0(reg_2405[1]),
        .I1(xor_ln124_76_reg_32922[1]),
        .I2(x_assign_79_reg_33532[7]),
        .I3(\xor_ln124_140_reg_33658[1]_i_2_n_0 ),
        .I4(x_assign_78_reg_33526[1]),
        .I5(x_assign_79_reg_33532[1]),
        .O(xor_ln124_140_fu_11391_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[1]_i_2 
       (.I0(\reg_2452_reg_n_0_[1] ),
        .I1(x_assign_76_reg_33510[7]),
        .I2(x_assign_96_reg_33574[1]),
        .I3(x_assign_98_reg_33596[1]),
        .I4(x_assign_97_reg_33580[0]),
        .I5(or_ln134_64_fu_11351_p3[1]),
        .O(\xor_ln124_140_reg_33658[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[2]_i_1 
       (.I0(reg_2405[2]),
        .I1(xor_ln124_76_reg_32922[2]),
        .I2(or_ln134_52_fu_11175_p3[2]),
        .I3(\xor_ln124_140_reg_33658[2]_i_2_n_0 ),
        .I4(x_assign_78_reg_33526[2]),
        .I5(x_assign_79_reg_33532[2]),
        .O(xor_ln124_140_fu_11391_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[2]_i_2 
       (.I0(\reg_2452_reg_n_0_[2] ),
        .I1(or_ln134_51_fu_11169_p3[2]),
        .I2(x_assign_96_reg_33574[2]),
        .I3(x_assign_98_reg_33596[2]),
        .I4(or_ln134_63_fu_11345_p3[2]),
        .I5(or_ln134_64_fu_11351_p3[2]),
        .O(\xor_ln124_140_reg_33658[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[3]_i_1 
       (.I0(reg_2405[3]),
        .I1(xor_ln124_76_reg_32922[3]),
        .I2(or_ln134_52_fu_11175_p3[3]),
        .I3(\xor_ln124_140_reg_33658[3]_i_2_n_0 ),
        .I4(x_assign_78_reg_33526[3]),
        .I5(x_assign_79_reg_33532[3]),
        .O(xor_ln124_140_fu_11391_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[3]_i_2 
       (.I0(\reg_2452_reg_n_0_[3] ),
        .I1(or_ln134_51_fu_11169_p3[3]),
        .I2(x_assign_96_reg_33574[3]),
        .I3(x_assign_98_reg_33596[3]),
        .I4(or_ln134_63_fu_11345_p3[3]),
        .I5(or_ln134_64_fu_11351_p3[3]),
        .O(\xor_ln124_140_reg_33658[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[5]_i_1 
       (.I0(reg_2405[5]),
        .I1(xor_ln124_76_reg_32922[5]),
        .I2(or_ln134_52_fu_11175_p3[5]),
        .I3(\xor_ln124_140_reg_33658[5]_i_2_n_0 ),
        .I4(or_ln134_54_fu_11187_p3[7]),
        .I5(x_assign_79_reg_33532[5]),
        .O(xor_ln124_140_fu_11391_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[5]_i_2 
       (.I0(\reg_2452_reg_n_0_[5] ),
        .I1(or_ln134_51_fu_11169_p3[5]),
        .I2(or_ln134_66_fu_11363_p3[6]),
        .I3(or_ln134_64_fu_11351_p3[6]),
        .I4(x_assign_97_reg_33580[4]),
        .I5(or_ln134_64_fu_11351_p3[5]),
        .O(\xor_ln124_140_reg_33658[5]_i_2_n_0 ));
  FDRE \xor_ln124_140_reg_33658_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11391_p2[0]),
        .Q(xor_ln124_140_reg_33658[0]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33658_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11391_p2[1]),
        .Q(xor_ln124_140_reg_33658[1]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33658_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11391_p2[2]),
        .Q(xor_ln124_140_reg_33658[2]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33658_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11391_p2[3]),
        .Q(xor_ln124_140_reg_33658[3]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33658_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11391_p2[4]),
        .Q(xor_ln124_140_reg_33658[4]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33658_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11391_p2[5]),
        .Q(xor_ln124_140_reg_33658[5]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33658_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11391_p2[6]),
        .Q(xor_ln124_140_reg_33658[6]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33658_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11391_p2[7]),
        .Q(xor_ln124_140_reg_33658[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[0]_i_1 
       (.I0(xor_ln124_77_reg_32927[0]),
        .I1(reg_2468[0]),
        .I2(x_assign_79_reg_33532[0]),
        .I3(\xor_ln124_141_reg_33663[0]_i_2_n_0 ),
        .I4(\reg_2435_reg_n_0_[0] ),
        .I5(x_assign_78_reg_33526[0]),
        .O(xor_ln124_141_fu_11419_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[0]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[0]),
        .I1(x_assign_81_reg_33548[6]),
        .I2(x_assign_97_reg_33580[0]),
        .I3(or_ln134_65_fu_11357_p3[1]),
        .I4(x_assign_97_reg_33580[7]),
        .I5(or_ln134_64_fu_11351_p3[0]),
        .O(\xor_ln124_141_reg_33663[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[4]_i_1 
       (.I0(xor_ln124_77_reg_32927[4]),
        .I1(reg_2468[4]),
        .I2(x_assign_79_reg_33532[4]),
        .I3(\xor_ln124_141_reg_33663[4]_i_2_n_0 ),
        .I4(\reg_2435_reg_n_0_[4] ),
        .I5(or_ln134_54_fu_11187_p3[6]),
        .O(xor_ln124_141_fu_11419_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[4]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[4]),
        .I1(or_ln134_53_fu_11181_p3[4]),
        .I2(x_assign_97_reg_33580[4]),
        .I3(or_ln134_65_fu_11357_p3[5]),
        .I4(or_ln134_63_fu_11345_p3[4]),
        .I5(or_ln134_64_fu_11351_p3[4]),
        .O(\xor_ln124_141_reg_33663[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[5]_i_1 
       (.I0(xor_ln124_77_reg_32927[5]),
        .I1(reg_2468[5]),
        .I2(x_assign_79_reg_33532[5]),
        .I3(\xor_ln124_141_reg_33663[5]_i_2_n_0 ),
        .I4(\reg_2435_reg_n_0_[5] ),
        .I5(or_ln134_54_fu_11187_p3[7]),
        .O(xor_ln124_141_fu_11419_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[5]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[5]),
        .I1(or_ln134_53_fu_11181_p3[5]),
        .I2(x_assign_97_reg_33580[5]),
        .I3(or_ln134_65_fu_11357_p3[6]),
        .I4(x_assign_97_reg_33580[4]),
        .I5(or_ln134_64_fu_11351_p3[5]),
        .O(\xor_ln124_141_reg_33663[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[6]_i_1 
       (.I0(xor_ln124_77_reg_32927[6]),
        .I1(reg_2468[6]),
        .I2(x_assign_79_reg_33532[6]),
        .I3(\xor_ln124_141_reg_33663[6]_i_2_n_0 ),
        .I4(\reg_2435_reg_n_0_[6] ),
        .I5(or_ln134_54_fu_11187_p3[0]),
        .O(xor_ln124_141_fu_11419_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[6]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[6]),
        .I1(or_ln134_53_fu_11181_p3[6]),
        .I2(x_assign_97_reg_33580[6]),
        .I3(or_ln134_65_fu_11357_p3[7]),
        .I4(x_assign_97_reg_33580[5]),
        .I5(or_ln134_64_fu_11351_p3[6]),
        .O(\xor_ln124_141_reg_33663[6]_i_2_n_0 ));
  FDRE \xor_ln124_141_reg_33663_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11419_p2[0]),
        .Q(xor_ln124_141_reg_33663[0]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33663_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11419_p2[1]),
        .Q(xor_ln124_141_reg_33663[1]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33663_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11419_p2[2]),
        .Q(xor_ln124_141_reg_33663[2]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33663_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11419_p2[3]),
        .Q(xor_ln124_141_reg_33663[3]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33663_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11419_p2[4]),
        .Q(xor_ln124_141_reg_33663[4]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33663_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11419_p2[5]),
        .Q(xor_ln124_141_reg_33663[5]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33663_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11419_p2[6]),
        .Q(xor_ln124_141_reg_33663[6]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33663_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11419_p2[7]),
        .Q(xor_ln124_141_reg_33663[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[0]_i_1 
       (.I0(xor_ln124_79_reg_32937[0]),
        .I1(\reg_2476_reg_n_0_[0] ),
        .I2(x_assign_81_reg_33548[0]),
        .I3(\xor_ln124_143_reg_33673[0]_i_2_n_0 ),
        .I4(reg_2444[0]),
        .I5(x_assign_76_reg_33510[0]),
        .O(xor_ln124_143_fu_11475_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[0]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[0]),
        .I1(x_assign_81_reg_33548[6]),
        .I2(x_assign_97_reg_33580[0]),
        .I3(or_ln134_65_fu_11357_p3[1]),
        .I4(x_assign_99_reg_33612[7]),
        .I5(or_ln134_66_fu_11363_p3[0]),
        .O(\xor_ln124_143_reg_33673[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[2]_i_1 
       (.I0(xor_ln124_79_reg_32937[2]),
        .I1(\reg_2476_reg_n_0_[2] ),
        .I2(x_assign_81_reg_33548[2]),
        .I3(\xor_ln124_143_reg_33673[2]_i_2_n_0 ),
        .I4(reg_2444[2]),
        .I5(x_assign_76_reg_33510[2]),
        .O(xor_ln124_143_fu_11475_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[2]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[2]),
        .I1(or_ln134_53_fu_11181_p3[2]),
        .I2(x_assign_97_reg_33580[2]),
        .I3(x_assign_99_reg_33612[2]),
        .I4(or_ln134_65_fu_11357_p3[2]),
        .I5(or_ln134_66_fu_11363_p3[2]),
        .O(\xor_ln124_143_reg_33673[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[3]_i_1 
       (.I0(xor_ln124_79_reg_32937[3]),
        .I1(\reg_2476_reg_n_0_[3] ),
        .I2(x_assign_81_reg_33548[3]),
        .I3(\xor_ln124_143_reg_33673[3]_i_2_n_0 ),
        .I4(reg_2444[3]),
        .I5(x_assign_76_reg_33510[3]),
        .O(xor_ln124_143_fu_11475_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[3]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[3]),
        .I1(or_ln134_53_fu_11181_p3[3]),
        .I2(x_assign_97_reg_33580[3]),
        .I3(x_assign_99_reg_33612[3]),
        .I4(or_ln134_65_fu_11357_p3[3]),
        .I5(or_ln134_66_fu_11363_p3[3]),
        .O(\xor_ln124_143_reg_33673[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[6]_i_1 
       (.I0(xor_ln124_79_reg_32937[6]),
        .I1(\reg_2476_reg_n_0_[6] ),
        .I2(x_assign_81_reg_33548[6]),
        .I3(\xor_ln124_143_reg_33673[6]_i_2_n_0 ),
        .I4(reg_2444[6]),
        .I5(x_assign_76_reg_33510[6]),
        .O(xor_ln124_143_fu_11475_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[6]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[6]),
        .I1(or_ln134_53_fu_11181_p3[6]),
        .I2(x_assign_97_reg_33580[6]),
        .I3(or_ln134_65_fu_11357_p3[7]),
        .I4(or_ln134_65_fu_11357_p3[6]),
        .I5(or_ln134_66_fu_11363_p3[6]),
        .O(\xor_ln124_143_reg_33673[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[7]_i_1 
       (.I0(xor_ln124_79_reg_32937[7]),
        .I1(\reg_2476_reg_n_0_[7] ),
        .I2(x_assign_81_reg_33548[7]),
        .I3(\xor_ln124_143_reg_33673[7]_i_2_n_0 ),
        .I4(reg_2444[7]),
        .I5(x_assign_76_reg_33510[7]),
        .O(xor_ln124_143_fu_11475_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[7]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[7]),
        .I1(or_ln134_53_fu_11181_p3[7]),
        .I2(x_assign_97_reg_33580[7]),
        .I3(x_assign_99_reg_33612[7]),
        .I4(or_ln134_65_fu_11357_p3[7]),
        .I5(or_ln134_66_fu_11363_p3[7]),
        .O(\xor_ln124_143_reg_33673[7]_i_2_n_0 ));
  FDRE \xor_ln124_143_reg_33673_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11475_p2[0]),
        .Q(xor_ln124_143_reg_33673[0]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_33673_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11475_p2[1]),
        .Q(xor_ln124_143_reg_33673[1]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_33673_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11475_p2[2]),
        .Q(xor_ln124_143_reg_33673[2]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_33673_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11475_p2[3]),
        .Q(xor_ln124_143_reg_33673[3]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_33673_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11475_p2[4]),
        .Q(xor_ln124_143_reg_33673[4]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_33673_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11475_p2[5]),
        .Q(xor_ln124_143_reg_33673[5]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_33673_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11475_p2[6]),
        .Q(xor_ln124_143_reg_33673[6]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_33673_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11475_p2[7]),
        .Q(xor_ln124_143_reg_33673[7]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32381_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3511_p2[0]),
        .Q(xor_ln124_14_reg_32381[0]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32381_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3511_p2[1]),
        .Q(xor_ln124_14_reg_32381[1]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32381_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3511_p2[2]),
        .Q(xor_ln124_14_reg_32381[2]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32381_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3511_p2[3]),
        .Q(xor_ln124_14_reg_32381[3]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32381_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3511_p2[4]),
        .Q(xor_ln124_14_reg_32381[4]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32381_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3511_p2[5]),
        .Q(xor_ln124_14_reg_32381[5]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32381_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3511_p2[6]),
        .Q(xor_ln124_14_reg_32381[6]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32381_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3511_p2[7]),
        .Q(xor_ln124_14_reg_32381[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[1]_i_1 
       (.I0(reg_2392[1]),
        .I1(\reg_2435_reg_n_0_[1] ),
        .I2(or_ln134_60_fu_12301_p3[1]),
        .I3(\xor_ln124_155_reg_33846[1]_i_2_n_0 ),
        .I4(xor_ln124_92_reg_33094[1]),
        .I5(x_assign_88_reg_33698[7]),
        .O(xor_ln124_155_fu_12517_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[1]_i_2 
       (.I0(x_assign_91_reg_33720[1]),
        .I1(x_assign_90_reg_33714[1]),
        .I2(or_ln134_71_fu_12471_p3[1]),
        .I3(x_assign_110_reg_33784[0]),
        .I4(x_assign_108_reg_33762[1]),
        .I5(x_assign_110_reg_33784[1]),
        .O(\xor_ln124_155_reg_33846[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[3]_i_1 
       (.I0(reg_2392[3]),
        .I1(\reg_2435_reg_n_0_[3] ),
        .I2(or_ln134_60_fu_12301_p3[3]),
        .I3(\xor_ln124_155_reg_33846[3]_i_2_n_0 ),
        .I4(xor_ln124_92_reg_33094[3]),
        .I5(or_ln134_59_fu_12295_p3[3]),
        .O(xor_ln124_155_fu_12517_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[3]_i_2 
       (.I0(x_assign_91_reg_33720[3]),
        .I1(x_assign_90_reg_33714[3]),
        .I2(or_ln134_71_fu_12471_p3[3]),
        .I3(or_ln134_72_fu_12477_p3[3]),
        .I4(x_assign_108_reg_33762[3]),
        .I5(x_assign_110_reg_33784[3]),
        .O(\xor_ln124_155_reg_33846[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[6]_i_1 
       (.I0(reg_2392[6]),
        .I1(\reg_2435_reg_n_0_[6] ),
        .I2(or_ln134_60_fu_12301_p3[6]),
        .I3(\xor_ln124_155_reg_33846[6]_i_2_n_0 ),
        .I4(xor_ln124_92_reg_33094[6]),
        .I5(or_ln134_59_fu_12295_p3[6]),
        .O(xor_ln124_155_fu_12517_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[6]_i_2 
       (.I0(or_ln134_60_fu_12301_p3[0]),
        .I1(x_assign_90_reg_33714[6]),
        .I2(or_ln134_71_fu_12471_p3[6]),
        .I3(x_assign_110_reg_33784[5]),
        .I4(or_ln134_74_fu_12489_p3[7]),
        .I5(x_assign_110_reg_33784[6]),
        .O(\xor_ln124_155_reg_33846[6]_i_2_n_0 ));
  FDRE \xor_ln124_155_reg_33846_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_155_fu_12517_p2[0]),
        .Q(xor_ln124_155_reg_33846[0]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_33846_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_155_fu_12517_p2[1]),
        .Q(xor_ln124_155_reg_33846[1]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_33846_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_155_fu_12517_p2[2]),
        .Q(xor_ln124_155_reg_33846[2]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_33846_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_155_fu_12517_p2[3]),
        .Q(xor_ln124_155_reg_33846[3]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_33846_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_155_fu_12517_p2[4]),
        .Q(xor_ln124_155_reg_33846[4]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_33846_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_155_fu_12517_p2[5]),
        .Q(xor_ln124_155_reg_33846[5]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_33846_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_155_fu_12517_p2[6]),
        .Q(xor_ln124_155_reg_33846[6]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_33846_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_155_fu_12517_p2[7]),
        .Q(xor_ln124_155_reg_33846[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[0]_i_1 
       (.I0(xor_ln124_93_reg_33099[0]),
        .I1(reg_2398[0]),
        .I2(x_assign_93_reg_33736[6]),
        .I3(\xor_ln124_156_reg_33851[0]_i_2_n_0 ),
        .I4(x_assign_90_reg_33714[0]),
        .I5(x_assign_91_reg_33720[0]),
        .O(xor_ln124_156_fu_12545_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[0]_i_2 
       (.I0(reg_2412[0]),
        .I1(x_assign_90_reg_33714[6]),
        .I2(or_ln134_71_fu_12471_p3[1]),
        .I3(or_ln134_73_fu_12483_p3[1]),
        .I4(or_ln134_71_fu_12471_p3[0]),
        .I5(x_assign_110_reg_33784[7]),
        .O(\xor_ln124_156_reg_33851[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[1]_i_1 
       (.I0(xor_ln124_93_reg_33099[1]),
        .I1(reg_2398[1]),
        .I2(x_assign_93_reg_33736[7]),
        .I3(\xor_ln124_156_reg_33851[1]_i_2_n_0 ),
        .I4(x_assign_90_reg_33714[1]),
        .I5(x_assign_91_reg_33720[1]),
        .O(xor_ln124_156_fu_12545_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[1]_i_2 
       (.I0(reg_2412[1]),
        .I1(x_assign_90_reg_33714[7]),
        .I2(x_assign_109_reg_33768[1]),
        .I3(x_assign_111_reg_33800[1]),
        .I4(or_ln134_71_fu_12471_p3[1]),
        .I5(x_assign_110_reg_33784[0]),
        .O(\xor_ln124_156_reg_33851[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[5]_i_1 
       (.I0(xor_ln124_93_reg_33099[5]),
        .I1(reg_2398[5]),
        .I2(or_ln134_61_fu_12307_p3[5]),
        .I3(\xor_ln124_156_reg_33851[5]_i_2_n_0 ),
        .I4(x_assign_90_reg_33714[5]),
        .I5(or_ln134_60_fu_12301_p3[7]),
        .O(xor_ln124_156_fu_12545_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[5]_i_2 
       (.I0(reg_2412[5]),
        .I1(or_ln134_62_fu_12313_p3[5]),
        .I2(or_ln134_71_fu_12471_p3[6]),
        .I3(or_ln134_73_fu_12483_p3[6]),
        .I4(or_ln134_71_fu_12471_p3[5]),
        .I5(x_assign_110_reg_33784[4]),
        .O(\xor_ln124_156_reg_33851[5]_i_2_n_0 ));
  FDRE \xor_ln124_156_reg_33851_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12545_p2[0]),
        .Q(xor_ln124_156_reg_33851[0]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_33851_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12545_p2[1]),
        .Q(xor_ln124_156_reg_33851[1]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_33851_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12545_p2[2]),
        .Q(xor_ln124_156_reg_33851[2]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_33851_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12545_p2[3]),
        .Q(xor_ln124_156_reg_33851[3]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_33851_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12545_p2[4]),
        .Q(xor_ln124_156_reg_33851[4]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_33851_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12545_p2[5]),
        .Q(xor_ln124_156_reg_33851[5]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_33851_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12545_p2[6]),
        .Q(xor_ln124_156_reg_33851[6]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_33851_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12545_p2[7]),
        .Q(xor_ln124_156_reg_33851[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[0]_i_1 
       (.I0(xor_ln124_94_reg_33104[0]),
        .I1(reg_2444[0]),
        .I2(or_ln134_60_fu_12301_p3[0]),
        .I3(\xor_ln124_157_reg_33856[0]_i_2_n_0 ),
        .I4(reg_2405[0]),
        .I5(x_assign_88_reg_33698[6]),
        .O(xor_ln124_157_fu_12573_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[0]_i_2 
       (.I0(x_assign_93_reg_33736[0]),
        .I1(x_assign_88_reg_33698[0]),
        .I2(x_assign_108_reg_33762[7]),
        .I3(or_ln134_73_fu_12483_p3[0]),
        .I4(or_ln134_74_fu_12489_p3[1]),
        .I5(x_assign_110_reg_33784[0]),
        .O(\xor_ln124_157_reg_33856[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[1]_i_1 
       (.I0(xor_ln124_94_reg_33104[1]),
        .I1(reg_2444[1]),
        .I2(or_ln134_60_fu_12301_p3[1]),
        .I3(\xor_ln124_157_reg_33856[1]_i_2_n_0 ),
        .I4(reg_2405[1]),
        .I5(x_assign_88_reg_33698[7]),
        .O(xor_ln124_157_fu_12573_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[1]_i_2 
       (.I0(x_assign_93_reg_33736[1]),
        .I1(x_assign_88_reg_33698[1]),
        .I2(or_ln134_74_fu_12489_p3[1]),
        .I3(or_ln134_73_fu_12483_p3[1]),
        .I4(x_assign_108_reg_33762[1]),
        .I5(x_assign_110_reg_33784[1]),
        .O(\xor_ln124_157_reg_33856[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[3]_i_1 
       (.I0(xor_ln124_94_reg_33104[3]),
        .I1(reg_2444[3]),
        .I2(or_ln134_60_fu_12301_p3[3]),
        .I3(\xor_ln124_157_reg_33856[3]_i_2_n_0 ),
        .I4(reg_2405[3]),
        .I5(or_ln134_59_fu_12295_p3[3]),
        .O(xor_ln124_157_fu_12573_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[3]_i_2 
       (.I0(x_assign_93_reg_33736[3]),
        .I1(x_assign_88_reg_33698[3]),
        .I2(or_ln134_74_fu_12489_p3[3]),
        .I3(or_ln134_73_fu_12483_p3[3]),
        .I4(x_assign_108_reg_33762[3]),
        .I5(x_assign_110_reg_33784[3]),
        .O(\xor_ln124_157_reg_33856[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[5]_i_1 
       (.I0(xor_ln124_94_reg_33104[5]),
        .I1(reg_2444[5]),
        .I2(or_ln134_60_fu_12301_p3[5]),
        .I3(\xor_ln124_157_reg_33856[5]_i_2_n_0 ),
        .I4(reg_2405[5]),
        .I5(or_ln134_59_fu_12295_p3[5]),
        .O(xor_ln124_157_fu_12573_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[5]_i_2 
       (.I0(x_assign_93_reg_33736[5]),
        .I1(or_ln134_59_fu_12295_p3[7]),
        .I2(or_ln134_74_fu_12489_p3[5]),
        .I3(or_ln134_73_fu_12483_p3[5]),
        .I4(or_ln134_74_fu_12489_p3[6]),
        .I5(x_assign_110_reg_33784[5]),
        .O(\xor_ln124_157_reg_33856[5]_i_2_n_0 ));
  FDRE \xor_ln124_157_reg_33856_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12573_p2[0]),
        .Q(xor_ln124_157_reg_33856[0]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_33856_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12573_p2[1]),
        .Q(xor_ln124_157_reg_33856[1]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_33856_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12573_p2[2]),
        .Q(xor_ln124_157_reg_33856[2]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_33856_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12573_p2[3]),
        .Q(xor_ln124_157_reg_33856[3]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_33856_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12573_p2[4]),
        .Q(xor_ln124_157_reg_33856[4]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_33856_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12573_p2[5]),
        .Q(xor_ln124_157_reg_33856[5]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_33856_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12573_p2[6]),
        .Q(xor_ln124_157_reg_33856[6]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_33856_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12573_p2[7]),
        .Q(xor_ln124_157_reg_33856[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[1]_i_1 
       (.I0(xor_ln124_95_reg_33109[1]),
        .I1(\reg_2459_reg_n_0_[1] ),
        .I2(x_assign_93_reg_33736[1]),
        .I3(\xor_ln124_158_reg_33861[1]_i_2_n_0 ),
        .I4(\reg_2419_reg_n_0_[1] ),
        .I5(x_assign_88_reg_33698[1]),
        .O(xor_ln124_158_fu_12601_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[1]_i_2 
       (.I0(x_assign_90_reg_33714[7]),
        .I1(x_assign_93_reg_33736[7]),
        .I2(x_assign_109_reg_33768[1]),
        .I3(x_assign_111_reg_33800[1]),
        .I4(or_ln134_74_fu_12489_p3[1]),
        .I5(or_ln134_73_fu_12483_p3[1]),
        .O(\xor_ln124_158_reg_33861[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[2]_i_1 
       (.I0(xor_ln124_95_reg_33109[2]),
        .I1(\reg_2459_reg_n_0_[2] ),
        .I2(x_assign_93_reg_33736[2]),
        .I3(\xor_ln124_158_reg_33861[2]_i_2_n_0 ),
        .I4(\reg_2419_reg_n_0_[2] ),
        .I5(x_assign_88_reg_33698[2]),
        .O(xor_ln124_158_fu_12601_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[2]_i_2 
       (.I0(or_ln134_62_fu_12313_p3[2]),
        .I1(or_ln134_61_fu_12307_p3[2]),
        .I2(x_assign_109_reg_33768[2]),
        .I3(x_assign_111_reg_33800[2]),
        .I4(or_ln134_74_fu_12489_p3[2]),
        .I5(or_ln134_73_fu_12483_p3[2]),
        .O(\xor_ln124_158_reg_33861[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[4]_i_1 
       (.I0(xor_ln124_95_reg_33109[4]),
        .I1(\reg_2459_reg_n_0_[4] ),
        .I2(x_assign_93_reg_33736[4]),
        .I3(\xor_ln124_158_reg_33861[4]_i_2_n_0 ),
        .I4(\reg_2419_reg_n_0_[4] ),
        .I5(or_ln134_59_fu_12295_p3[6]),
        .O(xor_ln124_158_fu_12601_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[4]_i_2 
       (.I0(or_ln134_62_fu_12313_p3[4]),
        .I1(or_ln134_61_fu_12307_p3[4]),
        .I2(or_ln134_71_fu_12471_p3[5]),
        .I3(or_ln134_73_fu_12483_p3[5]),
        .I4(or_ln134_74_fu_12489_p3[4]),
        .I5(or_ln134_73_fu_12483_p3[4]),
        .O(\xor_ln124_158_reg_33861[4]_i_2_n_0 ));
  FDRE \xor_ln124_158_reg_33861_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12601_p2[0]),
        .Q(xor_ln124_158_reg_33861[0]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_33861_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12601_p2[1]),
        .Q(xor_ln124_158_reg_33861[1]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_33861_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12601_p2[2]),
        .Q(xor_ln124_158_reg_33861[2]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_33861_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12601_p2[3]),
        .Q(xor_ln124_158_reg_33861[3]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_33861_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12601_p2[4]),
        .Q(xor_ln124_158_reg_33861[4]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_33861_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12601_p2[5]),
        .Q(xor_ln124_158_reg_33861[5]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_33861_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12601_p2[6]),
        .Q(xor_ln124_158_reg_33861[6]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_33861_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12601_p2[7]),
        .Q(xor_ln124_158_reg_33861[7]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_32413_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3629_p2[0]),
        .Q(xor_ln124_15_reg_32413[0]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_32413_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3629_p2[1]),
        .Q(xor_ln124_15_reg_32413[1]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_32413_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3629_p2[2]),
        .Q(xor_ln124_15_reg_32413[2]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_32413_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3629_p2[3]),
        .Q(xor_ln124_15_reg_32413[3]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_32413_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3629_p2[4]),
        .Q(xor_ln124_15_reg_32413[4]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_32413_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3629_p2[5]),
        .Q(xor_ln124_15_reg_32413[5]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_32413_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3629_p2[6]),
        .Q(xor_ln124_15_reg_32413[6]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_32413_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3629_p2[7]),
        .Q(xor_ln124_15_reg_32413[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[0]_i_1 
       (.I0(xor_ln124_108_reg_33282[0]),
        .I1(\reg_2435_reg_n_0_[0] ),
        .I2(x_assign_102_reg_33902[0]),
        .I3(\xor_ln124_171_reg_34034[0]_i_2_n_0 ),
        .I4(reg_2405[0]),
        .I5(x_assign_103_reg_33908[0]),
        .O(xor_ln124_171_fu_13649_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[0]_i_2 
       (.I0(x_assign_100_reg_33886[6]),
        .I1(x_assign_103_reg_33908[6]),
        .I2(or_ln134_80_fu_13609_p3[1]),
        .I3(or_ln134_82_fu_13621_p3[1]),
        .I4(x_assign_122_reg_33972[7]),
        .I5(x_assign_121_reg_33956[7]),
        .O(\xor_ln124_171_reg_34034[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[2]_i_1 
       (.I0(xor_ln124_108_reg_33282[2]),
        .I1(\reg_2435_reg_n_0_[2] ),
        .I2(x_assign_102_reg_33902[2]),
        .I3(\xor_ln124_171_reg_34034[2]_i_2_n_0 ),
        .I4(reg_2405[2]),
        .I5(x_assign_103_reg_33908[2]),
        .O(xor_ln124_171_fu_13649_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[2]_i_2 
       (.I0(or_ln134_67_fu_13427_p3[2]),
        .I1(or_ln134_68_fu_13433_p3[2]),
        .I2(x_assign_122_reg_33972[2]),
        .I3(x_assign_120_reg_33950[2]),
        .I4(or_ln134_80_fu_13609_p3[2]),
        .I5(or_ln134_79_fu_13603_p3[2]),
        .O(\xor_ln124_171_reg_34034[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[3]_i_1 
       (.I0(xor_ln124_108_reg_33282[3]),
        .I1(\reg_2435_reg_n_0_[3] ),
        .I2(x_assign_102_reg_33902[3]),
        .I3(\xor_ln124_171_reg_34034[3]_i_2_n_0 ),
        .I4(reg_2405[3]),
        .I5(x_assign_103_reg_33908[3]),
        .O(xor_ln124_171_fu_13649_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[3]_i_2 
       (.I0(or_ln134_67_fu_13427_p3[3]),
        .I1(or_ln134_68_fu_13433_p3[3]),
        .I2(x_assign_122_reg_33972[3]),
        .I3(x_assign_120_reg_33950[3]),
        .I4(or_ln134_80_fu_13609_p3[3]),
        .I5(or_ln134_79_fu_13603_p3[3]),
        .O(\xor_ln124_171_reg_34034[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[5]_i_1 
       (.I0(xor_ln124_108_reg_33282[5]),
        .I1(\reg_2435_reg_n_0_[5] ),
        .I2(or_ln134_70_fu_13445_p3[7]),
        .I3(\xor_ln124_171_reg_34034[5]_i_2_n_0 ),
        .I4(reg_2405[5]),
        .I5(or_ln134_68_fu_13433_p3[7]),
        .O(xor_ln124_171_fu_13649_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[5]_i_2 
       (.I0(or_ln134_67_fu_13427_p3[5]),
        .I1(or_ln134_68_fu_13433_p3[5]),
        .I2(or_ln134_80_fu_13609_p3[6]),
        .I3(or_ln134_82_fu_13621_p3[6]),
        .I4(or_ln134_80_fu_13609_p3[5]),
        .I5(x_assign_121_reg_33956[4]),
        .O(\xor_ln124_171_reg_34034[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[6]_i_1 
       (.I0(xor_ln124_108_reg_33282[6]),
        .I1(\reg_2435_reg_n_0_[6] ),
        .I2(or_ln134_70_fu_13445_p3[0]),
        .I3(\xor_ln124_171_reg_34034[6]_i_2_n_0 ),
        .I4(reg_2405[6]),
        .I5(x_assign_103_reg_33908[6]),
        .O(xor_ln124_171_fu_13649_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[6]_i_2 
       (.I0(x_assign_100_reg_33886[4]),
        .I1(or_ln134_68_fu_13433_p3[6]),
        .I2(or_ln134_80_fu_13609_p3[7]),
        .I3(or_ln134_82_fu_13621_p3[7]),
        .I4(or_ln134_80_fu_13609_p3[6]),
        .I5(x_assign_121_reg_33956[5]),
        .O(\xor_ln124_171_reg_34034[6]_i_2_n_0 ));
  FDRE \xor_ln124_171_reg_34034_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13649_p2[0]),
        .Q(xor_ln124_171_reg_34034[0]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34034_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13649_p2[1]),
        .Q(xor_ln124_171_reg_34034[1]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34034_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13649_p2[2]),
        .Q(xor_ln124_171_reg_34034[2]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34034_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13649_p2[3]),
        .Q(xor_ln124_171_reg_34034[3]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34034_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13649_p2[4]),
        .Q(xor_ln124_171_reg_34034[4]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34034_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13649_p2[5]),
        .Q(xor_ln124_171_reg_34034[5]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34034_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13649_p2[6]),
        .Q(xor_ln124_171_reg_34034[6]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34034_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13649_p2[7]),
        .Q(xor_ln124_171_reg_34034[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[0]_i_1 
       (.I0(reg_2398[0]),
        .I1(\reg_2427_reg_n_0_[0] ),
        .I2(x_assign_102_reg_33902[0]),
        .I3(\xor_ln124_172_reg_34039[0]_i_2_n_0 ),
        .I4(xor_ln124_109_reg_33287[0]),
        .I5(x_assign_103_reg_33908[0]),
        .O(xor_ln124_172_fu_13677_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[0]_i_2 
       (.I0(or_ln134_70_fu_13445_p3[0]),
        .I1(x_assign_105_reg_33924[6]),
        .I2(x_assign_121_reg_33956[0]),
        .I3(or_ln134_81_fu_13615_p3[1]),
        .I4(x_assign_122_reg_33972[7]),
        .I5(x_assign_121_reg_33956[7]),
        .O(\xor_ln124_172_reg_34039[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[1]_i_1 
       (.I0(reg_2398[1]),
        .I1(\reg_2427_reg_n_0_[1] ),
        .I2(x_assign_102_reg_33902[1]),
        .I3(\xor_ln124_172_reg_34039[1]_i_2_n_0 ),
        .I4(xor_ln124_109_reg_33287[1]),
        .I5(x_assign_103_reg_33908[1]),
        .O(xor_ln124_172_fu_13677_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[1]_i_2 
       (.I0(or_ln134_70_fu_13445_p3[1]),
        .I1(x_assign_105_reg_33924[7]),
        .I2(x_assign_121_reg_33956[1]),
        .I3(x_assign_123_reg_33988[1]),
        .I4(or_ln134_80_fu_13609_p3[1]),
        .I5(x_assign_121_reg_33956[0]),
        .O(\xor_ln124_172_reg_34039[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[3]_i_1 
       (.I0(reg_2398[3]),
        .I1(\reg_2427_reg_n_0_[3] ),
        .I2(x_assign_102_reg_33902[3]),
        .I3(\xor_ln124_172_reg_34039[3]_i_2_n_0 ),
        .I4(xor_ln124_109_reg_33287[3]),
        .I5(x_assign_103_reg_33908[3]),
        .O(xor_ln124_172_fu_13677_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[3]_i_2 
       (.I0(or_ln134_70_fu_13445_p3[3]),
        .I1(or_ln134_69_fu_13439_p3[3]),
        .I2(x_assign_121_reg_33956[3]),
        .I3(x_assign_123_reg_33988[3]),
        .I4(or_ln134_80_fu_13609_p3[3]),
        .I5(or_ln134_79_fu_13603_p3[3]),
        .O(\xor_ln124_172_reg_34039[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[4]_i_1 
       (.I0(reg_2398[4]),
        .I1(\reg_2427_reg_n_0_[4] ),
        .I2(or_ln134_70_fu_13445_p3[6]),
        .I3(\xor_ln124_172_reg_34039[4]_i_2_n_0 ),
        .I4(xor_ln124_109_reg_33287[4]),
        .I5(or_ln134_68_fu_13433_p3[6]),
        .O(xor_ln124_172_fu_13677_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[4]_i_2 
       (.I0(or_ln134_70_fu_13445_p3[4]),
        .I1(or_ln134_69_fu_13439_p3[4]),
        .I2(x_assign_121_reg_33956[4]),
        .I3(or_ln134_81_fu_13615_p3[5]),
        .I4(or_ln134_80_fu_13609_p3[4]),
        .I5(or_ln134_79_fu_13603_p3[4]),
        .O(\xor_ln124_172_reg_34039[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[5]_i_1 
       (.I0(reg_2398[5]),
        .I1(\reg_2427_reg_n_0_[5] ),
        .I2(or_ln134_70_fu_13445_p3[7]),
        .I3(\xor_ln124_172_reg_34039[5]_i_2_n_0 ),
        .I4(xor_ln124_109_reg_33287[5]),
        .I5(or_ln134_68_fu_13433_p3[7]),
        .O(xor_ln124_172_fu_13677_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[5]_i_2 
       (.I0(or_ln134_70_fu_13445_p3[5]),
        .I1(or_ln134_69_fu_13439_p3[5]),
        .I2(x_assign_121_reg_33956[5]),
        .I3(or_ln134_81_fu_13615_p3[6]),
        .I4(or_ln134_80_fu_13609_p3[5]),
        .I5(x_assign_121_reg_33956[4]),
        .O(\xor_ln124_172_reg_34039[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[6]_i_1 
       (.I0(reg_2398[6]),
        .I1(\reg_2427_reg_n_0_[6] ),
        .I2(or_ln134_70_fu_13445_p3[0]),
        .I3(\xor_ln124_172_reg_34039[6]_i_2_n_0 ),
        .I4(xor_ln124_109_reg_33287[6]),
        .I5(x_assign_103_reg_33908[6]),
        .O(xor_ln124_172_fu_13677_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[6]_i_2 
       (.I0(or_ln134_70_fu_13445_p3[6]),
        .I1(or_ln134_69_fu_13439_p3[6]),
        .I2(x_assign_121_reg_33956[6]),
        .I3(or_ln134_81_fu_13615_p3[7]),
        .I4(or_ln134_80_fu_13609_p3[6]),
        .I5(x_assign_121_reg_33956[5]),
        .O(\xor_ln124_172_reg_34039[6]_i_2_n_0 ));
  FDRE \xor_ln124_172_reg_34039_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13677_p2[0]),
        .Q(xor_ln124_172_reg_34039[0]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34039_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13677_p2[1]),
        .Q(xor_ln124_172_reg_34039[1]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34039_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13677_p2[2]),
        .Q(xor_ln124_172_reg_34039[2]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34039_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13677_p2[3]),
        .Q(xor_ln124_172_reg_34039[3]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34039_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13677_p2[4]),
        .Q(xor_ln124_172_reg_34039[4]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34039_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13677_p2[5]),
        .Q(xor_ln124_172_reg_34039[5]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34039_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13677_p2[6]),
        .Q(xor_ln124_172_reg_34039[6]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34039_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13677_p2[7]),
        .Q(xor_ln124_172_reg_34039[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[0]_i_1 
       (.I0(xor_ln124_110_reg_33292[0]),
        .I1(reg_2412[0]),
        .I2(x_assign_103_reg_33908[6]),
        .I3(\xor_ln124_173_reg_34044[0]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[0]),
        .I5(x_assign_105_reg_33924[0]),
        .O(xor_ln124_173_fu_13705_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[0]_i_2 
       (.I0(reg_2444[0]),
        .I1(x_assign_100_reg_33886[6]),
        .I2(or_ln134_80_fu_13609_p3[1]),
        .I3(or_ln134_82_fu_13621_p3[1]),
        .I4(x_assign_123_reg_33988[7]),
        .I5(or_ln134_82_fu_13621_p3[0]),
        .O(\xor_ln124_173_reg_34044[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[1]_i_1 
       (.I0(xor_ln124_110_reg_33292[1]),
        .I1(reg_2412[1]),
        .I2(x_assign_103_reg_33908[7]),
        .I3(\xor_ln124_173_reg_34044[1]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[1]),
        .I5(x_assign_105_reg_33924[1]),
        .O(xor_ln124_173_fu_13705_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[1]_i_2 
       (.I0(reg_2444[1]),
        .I1(x_assign_100_reg_33886[7]),
        .I2(x_assign_122_reg_33972[1]),
        .I3(x_assign_120_reg_33950[1]),
        .I4(or_ln134_81_fu_13615_p3[1]),
        .I5(or_ln134_82_fu_13621_p3[1]),
        .O(\xor_ln124_173_reg_34044[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[2]_i_1 
       (.I0(xor_ln124_110_reg_33292[2]),
        .I1(reg_2412[2]),
        .I2(or_ln134_68_fu_13433_p3[2]),
        .I3(\xor_ln124_173_reg_34044[2]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[2]),
        .I5(x_assign_105_reg_33924[2]),
        .O(xor_ln124_173_fu_13705_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[2]_i_2 
       (.I0(reg_2444[2]),
        .I1(or_ln134_67_fu_13427_p3[2]),
        .I2(x_assign_122_reg_33972[2]),
        .I3(x_assign_120_reg_33950[2]),
        .I4(or_ln134_81_fu_13615_p3[2]),
        .I5(or_ln134_82_fu_13621_p3[2]),
        .O(\xor_ln124_173_reg_34044[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[3]_i_1 
       (.I0(xor_ln124_110_reg_33292[3]),
        .I1(reg_2412[3]),
        .I2(or_ln134_68_fu_13433_p3[3]),
        .I3(\xor_ln124_173_reg_34044[3]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[3]),
        .I5(x_assign_105_reg_33924[3]),
        .O(xor_ln124_173_fu_13705_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[3]_i_2 
       (.I0(reg_2444[3]),
        .I1(or_ln134_67_fu_13427_p3[3]),
        .I2(x_assign_122_reg_33972[3]),
        .I3(x_assign_120_reg_33950[3]),
        .I4(or_ln134_81_fu_13615_p3[3]),
        .I5(or_ln134_82_fu_13621_p3[3]),
        .O(\xor_ln124_173_reg_34044[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[4]_i_1 
       (.I0(xor_ln124_110_reg_33292[4]),
        .I1(reg_2412[4]),
        .I2(or_ln134_68_fu_13433_p3[4]),
        .I3(\xor_ln124_173_reg_34044[4]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[4]),
        .I5(or_ln134_69_fu_13439_p3[6]),
        .O(xor_ln124_173_fu_13705_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[4]_i_2 
       (.I0(reg_2444[4]),
        .I1(or_ln134_67_fu_13427_p3[4]),
        .I2(or_ln134_80_fu_13609_p3[5]),
        .I3(or_ln134_82_fu_13621_p3[5]),
        .I4(or_ln134_81_fu_13615_p3[4]),
        .I5(or_ln134_82_fu_13621_p3[4]),
        .O(\xor_ln124_173_reg_34044[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[5]_i_1 
       (.I0(xor_ln124_110_reg_33292[5]),
        .I1(reg_2412[5]),
        .I2(or_ln134_68_fu_13433_p3[5]),
        .I3(\xor_ln124_173_reg_34044[5]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[5]),
        .I5(or_ln134_69_fu_13439_p3[7]),
        .O(xor_ln124_173_fu_13705_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[5]_i_2 
       (.I0(reg_2444[5]),
        .I1(or_ln134_67_fu_13427_p3[5]),
        .I2(or_ln134_80_fu_13609_p3[6]),
        .I3(or_ln134_82_fu_13621_p3[6]),
        .I4(or_ln134_81_fu_13615_p3[5]),
        .I5(or_ln134_82_fu_13621_p3[5]),
        .O(\xor_ln124_173_reg_34044[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[6]_i_1 
       (.I0(xor_ln124_110_reg_33292[6]),
        .I1(reg_2412[6]),
        .I2(or_ln134_68_fu_13433_p3[6]),
        .I3(\xor_ln124_173_reg_34044[6]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[6]),
        .I5(x_assign_105_reg_33924[6]),
        .O(xor_ln124_173_fu_13705_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[6]_i_2 
       (.I0(reg_2444[6]),
        .I1(x_assign_100_reg_33886[4]),
        .I2(or_ln134_80_fu_13609_p3[7]),
        .I3(or_ln134_82_fu_13621_p3[7]),
        .I4(or_ln134_81_fu_13615_p3[6]),
        .I5(or_ln134_82_fu_13621_p3[6]),
        .O(\xor_ln124_173_reg_34044[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[7]_i_1 
       (.I0(xor_ln124_110_reg_33292[7]),
        .I1(reg_2412[7]),
        .I2(or_ln134_68_fu_13433_p3[7]),
        .I3(\xor_ln124_173_reg_34044[7]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[7]),
        .I5(x_assign_105_reg_33924[7]),
        .O(xor_ln124_173_fu_13705_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34044[7]_i_2 
       (.I0(reg_2444[7]),
        .I1(x_assign_100_reg_33886[5]),
        .I2(x_assign_122_reg_33972[7]),
        .I3(or_ln134_82_fu_13621_p3[0]),
        .I4(or_ln134_81_fu_13615_p3[7]),
        .I5(or_ln134_82_fu_13621_p3[7]),
        .O(\xor_ln124_173_reg_34044[7]_i_2_n_0 ));
  FDRE \xor_ln124_173_reg_34044_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13705_p2[0]),
        .Q(xor_ln124_173_reg_34044[0]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34044_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13705_p2[1]),
        .Q(xor_ln124_173_reg_34044[1]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34044_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13705_p2[2]),
        .Q(xor_ln124_173_reg_34044[2]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34044_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13705_p2[3]),
        .Q(xor_ln124_173_reg_34044[3]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34044_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13705_p2[4]),
        .Q(xor_ln124_173_reg_34044[4]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34044_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13705_p2[5]),
        .Q(xor_ln124_173_reg_34044[5]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34044_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13705_p2[6]),
        .Q(xor_ln124_173_reg_34044[6]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34044_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13705_p2[7]),
        .Q(xor_ln124_173_reg_34044[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[3]_i_1 
       (.I0(xor_ln124_111_reg_33297[3]),
        .I1(\reg_2419_reg_n_0_[3] ),
        .I2(or_ln134_69_fu_13439_p3[3]),
        .I3(\xor_ln124_174_reg_34050[3]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[3]),
        .I5(x_assign_105_reg_33924[3]),
        .O(xor_ln124_174_fu_13733_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[3]_i_2 
       (.I0(\reg_2459_reg_n_0_[3] ),
        .I1(or_ln134_70_fu_13445_p3[3]),
        .I2(x_assign_121_reg_33956[3]),
        .I3(x_assign_123_reg_33988[3]),
        .I4(or_ln134_81_fu_13615_p3[3]),
        .I5(or_ln134_82_fu_13621_p3[3]),
        .O(\xor_ln124_174_reg_34050[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[5]_i_1 
       (.I0(xor_ln124_111_reg_33297[5]),
        .I1(\reg_2419_reg_n_0_[5] ),
        .I2(or_ln134_69_fu_13439_p3[5]),
        .I3(\xor_ln124_174_reg_34050[5]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[5]),
        .I5(or_ln134_69_fu_13439_p3[7]),
        .O(xor_ln124_174_fu_13733_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[5]_i_2 
       (.I0(\reg_2459_reg_n_0_[5] ),
        .I1(or_ln134_70_fu_13445_p3[5]),
        .I2(x_assign_121_reg_33956[5]),
        .I3(or_ln134_81_fu_13615_p3[6]),
        .I4(or_ln134_81_fu_13615_p3[5]),
        .I5(or_ln134_82_fu_13621_p3[5]),
        .O(\xor_ln124_174_reg_34050[5]_i_2_n_0 ));
  FDRE \xor_ln124_174_reg_34050_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13733_p2[0]),
        .Q(xor_ln124_174_reg_34050[0]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34050_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13733_p2[1]),
        .Q(xor_ln124_174_reg_34050[1]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34050_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13733_p2[2]),
        .Q(xor_ln124_174_reg_34050[2]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34050_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13733_p2[3]),
        .Q(xor_ln124_174_reg_34050[3]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34050_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13733_p2[4]),
        .Q(xor_ln124_174_reg_34050[4]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34050_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13733_p2[5]),
        .Q(xor_ln124_174_reg_34050[5]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34050_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13733_p2[6]),
        .Q(xor_ln124_174_reg_34050[6]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34050_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13733_p2[7]),
        .Q(xor_ln124_174_reg_34050[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[2]_i_2 
       (.I0(xor_ln124_124_reg_33470[2]),
        .I1(\reg_2452_reg_n_0_[2] ),
        .I2(or_ln134_75_fu_14482_p3[2]),
        .I3(x_assign_115_reg_34092[2]),
        .I4(reg_2412[2]),
        .I5(or_ln134_76_fu_14488_p3[2]),
        .O(\xor_ln124_187_reg_34207[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_187_reg_34207[2]_i_3 
       (.I0(x_assign_134_reg_34145[2]),
        .I1(x_assign_132_reg_34139[2]),
        .O(\xor_ln124_187_reg_34207[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[5]_i_2 
       (.I0(xor_ln124_124_reg_33470[5]),
        .I1(\reg_2452_reg_n_0_[5] ),
        .I2(or_ln134_75_fu_14482_p3[5]),
        .I3(or_ln134_76_fu_14488_p3[7]),
        .I4(reg_2412[5]),
        .I5(or_ln134_76_fu_14488_p3[5]),
        .O(\xor_ln124_187_reg_34207[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_187_reg_34207[5]_i_3 
       (.I0(x_assign_134_reg_34145[5]),
        .I1(or_ln134_90_fu_14754_p3[6]),
        .O(\xor_ln124_187_reg_34207[5]_i_3_n_0 ));
  FDRE \xor_ln124_187_reg_34207_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_187_fu_14782_p2[0]),
        .Q(xor_ln124_187_reg_34207[0]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34207_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_187_fu_14782_p2[1]),
        .Q(xor_ln124_187_reg_34207[1]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34207_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_187_fu_14782_p2[2]),
        .Q(xor_ln124_187_reg_34207[2]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34207_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_187_fu_14782_p2[3]),
        .Q(xor_ln124_187_reg_34207[3]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34207_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_187_fu_14782_p2[4]),
        .Q(xor_ln124_187_reg_34207[4]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34207_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_187_fu_14782_p2[5]),
        .Q(xor_ln124_187_reg_34207[5]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34207_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_187_fu_14782_p2[6]),
        .Q(xor_ln124_187_reg_34207[6]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34207_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_187_fu_14782_p2[7]),
        .Q(xor_ln124_187_reg_34207[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[3]_i_2 
       (.I0(xor_ln124_125_reg_33475[3]),
        .I1(\reg_2459_reg_n_0_[3] ),
        .I2(or_ln134_77_fu_14494_p3[3]),
        .I3(x_assign_115_reg_34092[3]),
        .I4(\reg_2435_reg_n_0_[3] ),
        .I5(or_ln134_78_fu_14500_p3[3]),
        .O(\xor_ln124_188_reg_34213[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[4]_i_2 
       (.I0(xor_ln124_125_reg_33475[4]),
        .I1(\reg_2459_reg_n_0_[4] ),
        .I2(or_ln134_77_fu_14494_p3[4]),
        .I3(or_ln134_76_fu_14488_p3[6]),
        .I4(\reg_2435_reg_n_0_[4] ),
        .I5(or_ln134_78_fu_14500_p3[4]),
        .O(\xor_ln124_188_reg_34213[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[5]_i_2 
       (.I0(xor_ln124_125_reg_33475[5]),
        .I1(\reg_2459_reg_n_0_[5] ),
        .I2(or_ln134_77_fu_14494_p3[5]),
        .I3(or_ln134_76_fu_14488_p3[7]),
        .I4(\reg_2435_reg_n_0_[5] ),
        .I5(or_ln134_78_fu_14500_p3[5]),
        .O(\xor_ln124_188_reg_34213[5]_i_2_n_0 ));
  FDRE \xor_ln124_188_reg_34213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14811_p2[0]),
        .Q(xor_ln124_188_reg_34213[0]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14811_p2[1]),
        .Q(xor_ln124_188_reg_34213[1]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34213_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14811_p2[2]),
        .Q(xor_ln124_188_reg_34213[2]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34213_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14811_p2[3]),
        .Q(xor_ln124_188_reg_34213[3]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34213_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14811_p2[4]),
        .Q(xor_ln124_188_reg_34213[4]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34213_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14811_p2[5]),
        .Q(xor_ln124_188_reg_34213[5]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34213_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14811_p2[6]),
        .Q(xor_ln124_188_reg_34213[6]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34213_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14811_p2[7]),
        .Q(xor_ln124_188_reg_34213[7]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34219_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14839_p2[0]),
        .Q(xor_ln124_189_reg_34219[0]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34219_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14839_p2[1]),
        .Q(xor_ln124_189_reg_34219[1]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34219_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14839_p2[2]),
        .Q(xor_ln124_189_reg_34219[2]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34219_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14839_p2[3]),
        .Q(xor_ln124_189_reg_34219[3]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34219_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14839_p2[4]),
        .Q(xor_ln124_189_reg_34219[4]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34219_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14839_p2[5]),
        .Q(xor_ln124_189_reg_34219[5]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34219_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14839_p2[6]),
        .Q(xor_ln124_189_reg_34219[6]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34219_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14839_p2[7]),
        .Q(xor_ln124_189_reg_34219[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[2]_i_2 
       (.I0(xor_ln124_127_reg_33485[2]),
        .I1(reg_2468[2]),
        .I2(or_ln134_77_fu_14494_p3[2]),
        .I3(x_assign_117_reg_34108[2]),
        .I4(reg_2444[2]),
        .I5(or_ln134_78_fu_14500_p3[2]),
        .O(\xor_ln124_190_reg_34225[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[3]_i_2 
       (.I0(xor_ln124_127_reg_33485[3]),
        .I1(reg_2468[3]),
        .I2(or_ln134_77_fu_14494_p3[3]),
        .I3(x_assign_117_reg_34108[3]),
        .I4(reg_2444[3]),
        .I5(or_ln134_78_fu_14500_p3[3]),
        .O(\xor_ln124_190_reg_34225[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[4]_i_2 
       (.I0(xor_ln124_127_reg_33485[4]),
        .I1(reg_2468[4]),
        .I2(or_ln134_77_fu_14494_p3[4]),
        .I3(x_assign_117_reg_34108[4]),
        .I4(reg_2444[4]),
        .I5(or_ln134_78_fu_14500_p3[4]),
        .O(\xor_ln124_190_reg_34225[4]_i_2_n_0 ));
  FDRE \xor_ln124_190_reg_34225_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14868_p2[0]),
        .Q(xor_ln124_190_reg_34225[0]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34225_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14868_p2[1]),
        .Q(xor_ln124_190_reg_34225[1]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34225_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14868_p2[2]),
        .Q(xor_ln124_190_reg_34225[2]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34225_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14868_p2[3]),
        .Q(xor_ln124_190_reg_34225[3]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34225_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14868_p2[4]),
        .Q(xor_ln124_190_reg_34225[4]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34225_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14868_p2[5]),
        .Q(xor_ln124_190_reg_34225[5]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34225_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14868_p2[6]),
        .Q(xor_ln124_190_reg_34225[6]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34225_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14868_p2[7]),
        .Q(xor_ln124_190_reg_34225[7]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34335_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_15922_p2[0]),
        .Q(xor_ln124_203_reg_34335[0]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34335_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_15922_p2[1]),
        .Q(xor_ln124_203_reg_34335[1]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34335_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_15922_p2[2]),
        .Q(xor_ln124_203_reg_34335[2]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34335_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_15922_p2[3]),
        .Q(xor_ln124_203_reg_34335[3]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34335_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_15922_p2[4]),
        .Q(xor_ln124_203_reg_34335[4]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34335_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_15922_p2[5]),
        .Q(xor_ln124_203_reg_34335[5]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34335_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_15922_p2[6]),
        .Q(xor_ln124_203_reg_34335[6]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34335_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_15922_p2[7]),
        .Q(xor_ln124_203_reg_34335[7]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34341_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_15952_p2[0]),
        .Q(xor_ln124_204_reg_34341[0]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34341_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_15952_p2[1]),
        .Q(xor_ln124_204_reg_34341[1]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34341_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_15952_p2[2]),
        .Q(xor_ln124_204_reg_34341[2]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34341_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_15952_p2[3]),
        .Q(xor_ln124_204_reg_34341[3]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34341_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_15952_p2[4]),
        .Q(xor_ln124_204_reg_34341[4]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34341_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_15952_p2[5]),
        .Q(xor_ln124_204_reg_34341[5]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34341_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_15952_p2[6]),
        .Q(xor_ln124_204_reg_34341[6]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34341_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_15952_p2[7]),
        .Q(xor_ln124_204_reg_34341[7]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34347_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15982_p2[0]),
        .Q(xor_ln124_205_reg_34347[0]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34347_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15982_p2[1]),
        .Q(xor_ln124_205_reg_34347[1]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34347_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15982_p2[2]),
        .Q(xor_ln124_205_reg_34347[2]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34347_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15982_p2[3]),
        .Q(xor_ln124_205_reg_34347[3]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34347_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15982_p2[4]),
        .Q(xor_ln124_205_reg_34347[4]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34347_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15982_p2[5]),
        .Q(xor_ln124_205_reg_34347[5]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34347_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15982_p2[6]),
        .Q(xor_ln124_205_reg_34347[6]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34347_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15982_p2[7]),
        .Q(xor_ln124_205_reg_34347[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_206_reg_34353[0]_i_2 
       (.I0(reg_2495[0]),
        .I1(xor_ln124_143_reg_33673[0]),
        .O(\xor_ln124_206_reg_34353[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_206_reg_34353[0]_i_3 
       (.I0(x_assign_129_reg_34269[0]),
        .I1(x_assign_124_reg_34231[0]),
        .O(\xor_ln124_206_reg_34353[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_206_reg_34353[1]_i_2 
       (.I0(reg_2495[1]),
        .I1(xor_ln124_143_reg_33673[1]),
        .O(\xor_ln124_206_reg_34353[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_206_reg_34353[1]_i_3 
       (.I0(x_assign_129_reg_34269[1]),
        .I1(x_assign_124_reg_34231[1]),
        .O(\xor_ln124_206_reg_34353[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_206_reg_34353[6]_i_2 
       (.I0(reg_2495[6]),
        .I1(xor_ln124_143_reg_33673[6]),
        .O(\xor_ln124_206_reg_34353[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_206_reg_34353[6]_i_3 
       (.I0(x_assign_129_reg_34269[6]),
        .I1(x_assign_124_reg_34231[6]),
        .O(\xor_ln124_206_reg_34353[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_206_reg_34353[7]_i_2 
       (.I0(reg_2495[7]),
        .I1(xor_ln124_143_reg_33673[7]),
        .O(\xor_ln124_206_reg_34353[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_206_reg_34353[7]_i_3 
       (.I0(x_assign_129_reg_34269[7]),
        .I1(x_assign_124_reg_34231[7]),
        .O(\xor_ln124_206_reg_34353[7]_i_3_n_0 ));
  FDRE \xor_ln124_206_reg_34353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16012_p2[0]),
        .Q(xor_ln124_206_reg_34353[0]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34353_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16012_p2[1]),
        .Q(xor_ln124_206_reg_34353[1]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34353_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16012_p2[2]),
        .Q(xor_ln124_206_reg_34353[2]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34353_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16012_p2[3]),
        .Q(xor_ln124_206_reg_34353[3]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34353_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16012_p2[4]),
        .Q(xor_ln124_206_reg_34353[4]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34353_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16012_p2[5]),
        .Q(xor_ln124_206_reg_34353[5]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34353_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16012_p2[6]),
        .Q(xor_ln124_206_reg_34353[6]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34353_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16012_p2[7]),
        .Q(xor_ln124_206_reg_34353[7]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32455_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3756_p2[0]),
        .Q(xor_ln124_20_reg_32455[0]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32455_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3756_p2[1]),
        .Q(xor_ln124_20_reg_32455[1]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32455_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3756_p2[2]),
        .Q(xor_ln124_20_reg_32455[2]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32455_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3756_p2[3]),
        .Q(xor_ln124_20_reg_32455[3]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32455_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3756_p2[4]),
        .Q(xor_ln124_20_reg_32455[4]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32455_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3756_p2[5]),
        .Q(xor_ln124_20_reg_32455[5]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32455_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3756_p2[6]),
        .Q(xor_ln124_20_reg_32455[6]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32455_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3756_p2[7]),
        .Q(xor_ln124_20_reg_32455[7]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34463_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_219_fu_17066_p2[0]),
        .Q(xor_ln124_219_reg_34463[0]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34463_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_219_fu_17066_p2[1]),
        .Q(xor_ln124_219_reg_34463[1]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34463_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_219_fu_17066_p2[2]),
        .Q(xor_ln124_219_reg_34463[2]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34463_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_219_fu_17066_p2[3]),
        .Q(xor_ln124_219_reg_34463[3]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34463_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_219_fu_17066_p2[4]),
        .Q(xor_ln124_219_reg_34463[4]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34463_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_219_fu_17066_p2[5]),
        .Q(xor_ln124_219_reg_34463[5]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34463_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_219_fu_17066_p2[6]),
        .Q(xor_ln124_219_reg_34463[6]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34463_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_219_fu_17066_p2[7]),
        .Q(xor_ln124_219_reg_34463[7]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32497_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3883_p2[0]),
        .Q(xor_ln124_21_reg_32497[0]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32497_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3883_p2[1]),
        .Q(xor_ln124_21_reg_32497[1]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32497_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3883_p2[2]),
        .Q(xor_ln124_21_reg_32497[2]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32497_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3883_p2[3]),
        .Q(xor_ln124_21_reg_32497[3]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32497_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3883_p2[4]),
        .Q(xor_ln124_21_reg_32497[4]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32497_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3883_p2[5]),
        .Q(xor_ln124_21_reg_32497[5]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32497_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3883_p2[6]),
        .Q(xor_ln124_21_reg_32497[6]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32497_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3883_p2[7]),
        .Q(xor_ln124_21_reg_32497[7]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34469_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_220_fu_17096_p2[0]),
        .Q(xor_ln124_220_reg_34469[0]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34469_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_220_fu_17096_p2[1]),
        .Q(xor_ln124_220_reg_34469[1]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34469_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_220_fu_17096_p2[2]),
        .Q(xor_ln124_220_reg_34469[2]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34469_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_220_fu_17096_p2[3]),
        .Q(xor_ln124_220_reg_34469[3]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34469_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_220_fu_17096_p2[4]),
        .Q(xor_ln124_220_reg_34469[4]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34469_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_220_fu_17096_p2[5]),
        .Q(xor_ln124_220_reg_34469[5]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34469_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_220_fu_17096_p2[6]),
        .Q(xor_ln124_220_reg_34469[6]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34469_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_220_fu_17096_p2[7]),
        .Q(xor_ln124_220_reg_34469[7]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34475_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_221_fu_17126_p2[0]),
        .Q(xor_ln124_221_reg_34475[0]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34475_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_221_fu_17126_p2[1]),
        .Q(xor_ln124_221_reg_34475[1]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34475_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_221_fu_17126_p2[2]),
        .Q(xor_ln124_221_reg_34475[2]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34475_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_221_fu_17126_p2[3]),
        .Q(xor_ln124_221_reg_34475[3]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34475_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_221_fu_17126_p2[4]),
        .Q(xor_ln124_221_reg_34475[4]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34475_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_221_fu_17126_p2[5]),
        .Q(xor_ln124_221_reg_34475[5]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34475_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_221_fu_17126_p2[6]),
        .Q(xor_ln124_221_reg_34475[6]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34475_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_221_fu_17126_p2[7]),
        .Q(xor_ln124_221_reg_34475[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_222_reg_34481[0]_i_2 
       (.I0(xor_ln124_158_reg_33861[0]),
        .I1(reg_2495[0]),
        .O(\xor_ln124_222_reg_34481[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_222_reg_34481[0]_i_3 
       (.I0(or_ln134_94_fu_16548_p3[0]),
        .I1(x_assign_141_reg_34397[6]),
        .O(\xor_ln124_222_reg_34481[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_222_reg_34481[1]_i_2 
       (.I0(xor_ln124_158_reg_33861[1]),
        .I1(reg_2495[1]),
        .O(\xor_ln124_222_reg_34481[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_222_reg_34481[1]_i_3 
       (.I0(or_ln134_94_fu_16548_p3[1]),
        .I1(x_assign_141_reg_34397[7]),
        .O(\xor_ln124_222_reg_34481[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_222_reg_34481[6]_i_2 
       (.I0(xor_ln124_158_reg_33861[6]),
        .I1(reg_2495[6]),
        .O(\xor_ln124_222_reg_34481[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_222_reg_34481[6]_i_3 
       (.I0(or_ln134_94_fu_16548_p3[6]),
        .I1(x_assign_141_reg_34397[4]),
        .O(\xor_ln124_222_reg_34481[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_222_reg_34481[7]_i_2 
       (.I0(xor_ln124_158_reg_33861[7]),
        .I1(reg_2495[7]),
        .O(\xor_ln124_222_reg_34481[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_222_reg_34481[7]_i_3 
       (.I0(or_ln134_94_fu_16548_p3[7]),
        .I1(x_assign_141_reg_34397[5]),
        .O(\xor_ln124_222_reg_34481[7]_i_3_n_0 ));
  FDRE \xor_ln124_222_reg_34481_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_222_fu_17156_p2[0]),
        .Q(xor_ln124_222_reg_34481[0]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34481_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_222_fu_17156_p2[1]),
        .Q(xor_ln124_222_reg_34481[1]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34481_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_222_fu_17156_p2[2]),
        .Q(xor_ln124_222_reg_34481[2]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34481_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_222_fu_17156_p2[3]),
        .Q(xor_ln124_222_reg_34481[3]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34481_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_222_fu_17156_p2[4]),
        .Q(xor_ln124_222_reg_34481[4]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34481_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_222_fu_17156_p2[5]),
        .Q(xor_ln124_222_reg_34481[5]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34481_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_222_fu_17156_p2[6]),
        .Q(xor_ln124_222_reg_34481[6]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34481_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_222_fu_17156_p2[7]),
        .Q(xor_ln124_222_reg_34481[7]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32537_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_4132_p2[0]),
        .Q(xor_ln124_22_reg_32537[0]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_4132_p2[1]),
        .Q(xor_ln124_22_reg_32537[1]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_4132_p2[2]),
        .Q(xor_ln124_22_reg_32537[2]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_4132_p2[3]),
        .Q(xor_ln124_22_reg_32537[3]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_4132_p2[4]),
        .Q(xor_ln124_22_reg_32537[4]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_4132_p2[5]),
        .Q(xor_ln124_22_reg_32537[5]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_4132_p2[6]),
        .Q(xor_ln124_22_reg_32537[6]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32537_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_4132_p2[7]),
        .Q(xor_ln124_22_reg_32537[7]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34596_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18209_p2[0]),
        .Q(xor_ln124_235_reg_34596[0]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34596_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18209_p2[1]),
        .Q(xor_ln124_235_reg_34596[1]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34596_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18209_p2[2]),
        .Q(xor_ln124_235_reg_34596[2]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34596_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18209_p2[3]),
        .Q(xor_ln124_235_reg_34596[3]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34596_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18209_p2[4]),
        .Q(xor_ln124_235_reg_34596[4]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34596_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18209_p2[5]),
        .Q(xor_ln124_235_reg_34596[5]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34596_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18209_p2[6]),
        .Q(xor_ln124_235_reg_34596[6]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34596_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18209_p2[7]),
        .Q(xor_ln124_235_reg_34596[7]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34602_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18239_p2[0]),
        .Q(xor_ln124_236_reg_34602[0]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34602_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18239_p2[1]),
        .Q(xor_ln124_236_reg_34602[1]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34602_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18239_p2[2]),
        .Q(xor_ln124_236_reg_34602[2]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34602_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18239_p2[3]),
        .Q(xor_ln124_236_reg_34602[3]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34602_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18239_p2[4]),
        .Q(xor_ln124_236_reg_34602[4]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34602_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18239_p2[5]),
        .Q(xor_ln124_236_reg_34602[5]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34602_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18239_p2[6]),
        .Q(xor_ln124_236_reg_34602[6]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34602_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18239_p2[7]),
        .Q(xor_ln124_236_reg_34602[7]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34608_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18269_p2[0]),
        .Q(xor_ln124_237_reg_34608[0]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34608_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18269_p2[1]),
        .Q(xor_ln124_237_reg_34608[1]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34608_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18269_p2[2]),
        .Q(xor_ln124_237_reg_34608[2]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34608_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18269_p2[3]),
        .Q(xor_ln124_237_reg_34608[3]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34608_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18269_p2[4]),
        .Q(xor_ln124_237_reg_34608[4]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34608_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18269_p2[5]),
        .Q(xor_ln124_237_reg_34608[5]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34608_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18269_p2[6]),
        .Q(xor_ln124_237_reg_34608[6]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34608_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18269_p2[7]),
        .Q(xor_ln124_237_reg_34608[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_238_reg_34614[0]_i_2 
       (.I0(xor_ln124_174_reg_34050[0]),
        .I1(reg_2505[0]),
        .O(\xor_ln124_238_reg_34614[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_238_reg_34614[0]_i_3 
       (.I0(x_assign_148_reg_34492[0]),
        .I1(x_assign_153_reg_34530[0]),
        .O(\xor_ln124_238_reg_34614[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_238_reg_34614[1]_i_2 
       (.I0(xor_ln124_174_reg_34050[1]),
        .I1(reg_2505[1]),
        .O(\xor_ln124_238_reg_34614[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_238_reg_34614[1]_i_3 
       (.I0(x_assign_148_reg_34492[1]),
        .I1(x_assign_153_reg_34530[1]),
        .O(\xor_ln124_238_reg_34614[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_238_reg_34614[6]_i_2 
       (.I0(xor_ln124_174_reg_34050[6]),
        .I1(reg_2505[6]),
        .O(\xor_ln124_238_reg_34614[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_238_reg_34614[6]_i_3 
       (.I0(x_assign_148_reg_34492[6]),
        .I1(x_assign_153_reg_34530[6]),
        .O(\xor_ln124_238_reg_34614[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_238_reg_34614[7]_i_2 
       (.I0(xor_ln124_174_reg_34050[7]),
        .I1(reg_2505[7]),
        .O(\xor_ln124_238_reg_34614[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_238_reg_34614[7]_i_3 
       (.I0(x_assign_148_reg_34492[7]),
        .I1(x_assign_153_reg_34530[7]),
        .O(\xor_ln124_238_reg_34614[7]_i_3_n_0 ));
  FDRE \xor_ln124_238_reg_34614_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18299_p2[0]),
        .Q(xor_ln124_238_reg_34614[0]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34614_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18299_p2[1]),
        .Q(xor_ln124_238_reg_34614[1]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34614_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18299_p2[2]),
        .Q(xor_ln124_238_reg_34614[2]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34614_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18299_p2[3]),
        .Q(xor_ln124_238_reg_34614[3]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34614_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18299_p2[4]),
        .Q(xor_ln124_238_reg_34614[4]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34614_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18299_p2[5]),
        .Q(xor_ln124_238_reg_34614[5]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34614_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18299_p2[6]),
        .Q(xor_ln124_238_reg_34614[6]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34614_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18299_p2[7]),
        .Q(xor_ln124_238_reg_34614[7]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_32584_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4327_p2[0]),
        .Q(xor_ln124_23_reg_32584[0]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_32584_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4327_p2[1]),
        .Q(xor_ln124_23_reg_32584[1]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_32584_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4327_p2[2]),
        .Q(xor_ln124_23_reg_32584[2]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_32584_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4327_p2[3]),
        .Q(xor_ln124_23_reg_32584[3]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_32584_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4327_p2[4]),
        .Q(xor_ln124_23_reg_32584[4]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_32584_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4327_p2[5]),
        .Q(xor_ln124_23_reg_32584[5]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_32584_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4327_p2[6]),
        .Q(xor_ln124_23_reg_32584[6]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_32584_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4327_p2[7]),
        .Q(xor_ln124_23_reg_32584[7]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34724_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_251_fu_19353_p2[0]),
        .Q(xor_ln124_251_reg_34724[0]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34724_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_251_fu_19353_p2[1]),
        .Q(xor_ln124_251_reg_34724[1]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34724_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_251_fu_19353_p2[2]),
        .Q(xor_ln124_251_reg_34724[2]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34724_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_251_fu_19353_p2[3]),
        .Q(xor_ln124_251_reg_34724[3]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34724_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_251_fu_19353_p2[4]),
        .Q(xor_ln124_251_reg_34724[4]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34724_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_251_fu_19353_p2[5]),
        .Q(xor_ln124_251_reg_34724[5]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34724_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_251_fu_19353_p2[6]),
        .Q(xor_ln124_251_reg_34724[6]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34724_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_251_fu_19353_p2[7]),
        .Q(xor_ln124_251_reg_34724[7]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34730_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_252_fu_19383_p2[0]),
        .Q(xor_ln124_252_reg_34730[0]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34730_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_252_fu_19383_p2[1]),
        .Q(xor_ln124_252_reg_34730[1]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34730_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_252_fu_19383_p2[2]),
        .Q(xor_ln124_252_reg_34730[2]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34730_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_252_fu_19383_p2[3]),
        .Q(xor_ln124_252_reg_34730[3]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34730_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_252_fu_19383_p2[4]),
        .Q(xor_ln124_252_reg_34730[4]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34730_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_252_fu_19383_p2[5]),
        .Q(xor_ln124_252_reg_34730[5]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34730_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_252_fu_19383_p2[6]),
        .Q(xor_ln124_252_reg_34730[6]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34730_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_252_fu_19383_p2[7]),
        .Q(xor_ln124_252_reg_34730[7]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34736_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_253_fu_19413_p2[0]),
        .Q(xor_ln124_253_reg_34736[0]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34736_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_253_fu_19413_p2[1]),
        .Q(xor_ln124_253_reg_34736[1]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34736_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_253_fu_19413_p2[2]),
        .Q(xor_ln124_253_reg_34736[2]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34736_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_253_fu_19413_p2[3]),
        .Q(xor_ln124_253_reg_34736[3]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34736_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_253_fu_19413_p2[4]),
        .Q(xor_ln124_253_reg_34736[4]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34736_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_253_fu_19413_p2[5]),
        .Q(xor_ln124_253_reg_34736[5]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34736_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_253_fu_19413_p2[6]),
        .Q(xor_ln124_253_reg_34736[6]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34736_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_253_fu_19413_p2[7]),
        .Q(xor_ln124_253_reg_34736[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_254_reg_34742[0]_i_2 
       (.I0(xor_ln124_190_reg_34225[0]),
        .I1(reg_2505[0]),
        .O(\xor_ln124_254_reg_34742[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_254_reg_34742[0]_i_3 
       (.I0(x_assign_160_reg_34620[0]),
        .I1(x_assign_165_reg_34658[0]),
        .O(\xor_ln124_254_reg_34742[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_254_reg_34742[1]_i_2 
       (.I0(xor_ln124_190_reg_34225[1]),
        .I1(reg_2505[1]),
        .O(\xor_ln124_254_reg_34742[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_254_reg_34742[1]_i_3 
       (.I0(x_assign_160_reg_34620[1]),
        .I1(x_assign_165_reg_34658[1]),
        .O(\xor_ln124_254_reg_34742[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_254_reg_34742[6]_i_2 
       (.I0(xor_ln124_190_reg_34225[6]),
        .I1(reg_2505[6]),
        .O(\xor_ln124_254_reg_34742[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_254_reg_34742[6]_i_3 
       (.I0(x_assign_160_reg_34620[6]),
        .I1(x_assign_165_reg_34658[6]),
        .O(\xor_ln124_254_reg_34742[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_254_reg_34742[7]_i_2 
       (.I0(xor_ln124_190_reg_34225[7]),
        .I1(reg_2505[7]),
        .O(\xor_ln124_254_reg_34742[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_254_reg_34742[7]_i_3 
       (.I0(x_assign_160_reg_34620[7]),
        .I1(x_assign_165_reg_34658[7]),
        .O(\xor_ln124_254_reg_34742[7]_i_3_n_0 ));
  FDRE \xor_ln124_254_reg_34742_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_254_fu_19443_p2[0]),
        .Q(xor_ln124_254_reg_34742[0]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34742_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_254_fu_19443_p2[1]),
        .Q(xor_ln124_254_reg_34742[1]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34742_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_254_fu_19443_p2[2]),
        .Q(xor_ln124_254_reg_34742[2]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34742_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_254_fu_19443_p2[3]),
        .Q(xor_ln124_254_reg_34742[3]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34742_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_254_fu_19443_p2[4]),
        .Q(xor_ln124_254_reg_34742[4]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34742_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_254_fu_19443_p2[5]),
        .Q(xor_ln124_254_reg_34742[5]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34742_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_254_fu_19443_p2[6]),
        .Q(xor_ln124_254_reg_34742[6]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34742_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_254_fu_19443_p2[7]),
        .Q(xor_ln124_254_reg_34742[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34960[0]_i_1 
       (.I0(xor_ln124_220_reg_34469[0]),
        .I1(\reg_2452_reg_n_0_[0] ),
        .I2(x_assign_189_reg_34914[6]),
        .I3(x_assign_186_reg_34892[6]),
        .I4(x_assign_186_reg_34892[0]),
        .I5(x_assign_187_reg_34898[0]),
        .O(xor_ln124_260_fu_21177_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34960[1]_i_1 
       (.I0(xor_ln124_220_reg_34469[1]),
        .I1(\reg_2452_reg_n_0_[1] ),
        .I2(x_assign_189_reg_34914[7]),
        .I3(x_assign_186_reg_34892[7]),
        .I4(x_assign_186_reg_34892[1]),
        .I5(x_assign_187_reg_34898[1]),
        .O(xor_ln124_260_fu_21177_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34960[2]_i_1 
       (.I0(xor_ln124_220_reg_34469[2]),
        .I1(\reg_2452_reg_n_0_[2] ),
        .I2(or_ln134_125_fu_21117_p3[2]),
        .I3(or_ln134_126_fu_21123_p3[2]),
        .I4(x_assign_186_reg_34892[2]),
        .I5(x_assign_187_reg_34898[2]),
        .O(xor_ln124_260_fu_21177_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34960[3]_i_1 
       (.I0(xor_ln124_220_reg_34469[3]),
        .I1(\reg_2452_reg_n_0_[3] ),
        .I2(or_ln134_125_fu_21117_p3[3]),
        .I3(or_ln134_126_fu_21123_p3[3]),
        .I4(x_assign_186_reg_34892[3]),
        .I5(x_assign_187_reg_34898[3]),
        .O(xor_ln124_260_fu_21177_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34960[4]_i_1 
       (.I0(xor_ln124_220_reg_34469[4]),
        .I1(\reg_2452_reg_n_0_[4] ),
        .I2(or_ln134_125_fu_21117_p3[4]),
        .I3(or_ln134_126_fu_21123_p3[4]),
        .I4(x_assign_186_reg_34892[4]),
        .I5(or_ln134_124_fu_21111_p3[6]),
        .O(xor_ln124_260_fu_21177_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34960[5]_i_1 
       (.I0(xor_ln124_220_reg_34469[5]),
        .I1(\reg_2452_reg_n_0_[5] ),
        .I2(or_ln134_125_fu_21117_p3[5]),
        .I3(or_ln134_126_fu_21123_p3[5]),
        .I4(x_assign_186_reg_34892[5]),
        .I5(or_ln134_124_fu_21111_p3[7]),
        .O(xor_ln124_260_fu_21177_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34960[6]_i_1 
       (.I0(xor_ln124_220_reg_34469[6]),
        .I1(\reg_2452_reg_n_0_[6] ),
        .I2(or_ln134_125_fu_21117_p3[6]),
        .I3(x_assign_186_reg_34892[4]),
        .I4(x_assign_186_reg_34892[6]),
        .I5(x_assign_187_reg_34898[6]),
        .O(xor_ln124_260_fu_21177_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34960[7]_i_1 
       (.I0(xor_ln124_220_reg_34469[7]),
        .I1(\reg_2452_reg_n_0_[7] ),
        .I2(or_ln134_125_fu_21117_p3[7]),
        .I3(x_assign_186_reg_34892[5]),
        .I4(x_assign_186_reg_34892[7]),
        .I5(x_assign_187_reg_34898[7]),
        .O(xor_ln124_260_fu_21177_p2[7]));
  FDRE \xor_ln124_260_reg_34960_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_260_fu_21177_p2[0]),
        .Q(xor_ln124_260_reg_34960[0]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34960_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_260_fu_21177_p2[1]),
        .Q(xor_ln124_260_reg_34960[1]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34960_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_260_fu_21177_p2[2]),
        .Q(xor_ln124_260_reg_34960[2]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34960_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_260_fu_21177_p2[3]),
        .Q(xor_ln124_260_reg_34960[3]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34960_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_260_fu_21177_p2[4]),
        .Q(xor_ln124_260_reg_34960[4]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34960_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_260_fu_21177_p2[5]),
        .Q(xor_ln124_260_reg_34960[5]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34960_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_260_fu_21177_p2[6]),
        .Q(xor_ln124_260_reg_34960[6]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34960_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_260_fu_21177_p2[7]),
        .Q(xor_ln124_260_reg_34960[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_34965[0]_i_1 
       (.I0(\reg_2476_reg_n_0_[0] ),
        .I1(xor_ln124_221_reg_34475[0]),
        .I2(or_ln134_123_fu_21105_p3[0]),
        .I3(x_assign_187_reg_34898[6]),
        .I4(x_assign_189_reg_34914[0]),
        .I5(x_assign_184_reg_34876[0]),
        .O(xor_ln124_261_fu_21204_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_34965[1]_i_1 
       (.I0(\reg_2476_reg_n_0_[1] ),
        .I1(xor_ln124_221_reg_34475[1]),
        .I2(or_ln134_123_fu_21105_p3[1]),
        .I3(x_assign_187_reg_34898[7]),
        .I4(x_assign_189_reg_34914[1]),
        .I5(x_assign_184_reg_34876[1]),
        .O(xor_ln124_261_fu_21204_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_34965[2]_i_1 
       (.I0(\reg_2476_reg_n_0_[2] ),
        .I1(xor_ln124_221_reg_34475[2]),
        .I2(or_ln134_123_fu_21105_p3[2]),
        .I3(or_ln134_124_fu_21111_p3[2]),
        .I4(x_assign_189_reg_34914[2]),
        .I5(x_assign_184_reg_34876[2]),
        .O(xor_ln124_261_fu_21204_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_34965[3]_i_1 
       (.I0(\reg_2476_reg_n_0_[3] ),
        .I1(xor_ln124_221_reg_34475[3]),
        .I2(or_ln134_123_fu_21105_p3[3]),
        .I3(or_ln134_124_fu_21111_p3[3]),
        .I4(x_assign_189_reg_34914[3]),
        .I5(x_assign_184_reg_34876[3]),
        .O(xor_ln124_261_fu_21204_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_34965[4]_i_1 
       (.I0(\reg_2476_reg_n_0_[4] ),
        .I1(xor_ln124_221_reg_34475[4]),
        .I2(or_ln134_123_fu_21105_p3[4]),
        .I3(or_ln134_124_fu_21111_p3[4]),
        .I4(or_ln134_125_fu_21117_p3[6]),
        .I5(or_ln134_123_fu_21105_p3[6]),
        .O(xor_ln124_261_fu_21204_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_34965[5]_i_1 
       (.I0(\reg_2476_reg_n_0_[5] ),
        .I1(xor_ln124_221_reg_34475[5]),
        .I2(or_ln134_123_fu_21105_p3[5]),
        .I3(or_ln134_124_fu_21111_p3[5]),
        .I4(or_ln134_125_fu_21117_p3[7]),
        .I5(or_ln134_123_fu_21105_p3[7]),
        .O(xor_ln124_261_fu_21204_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_34965[6]_i_1 
       (.I0(\reg_2476_reg_n_0_[6] ),
        .I1(xor_ln124_221_reg_34475[6]),
        .I2(or_ln134_123_fu_21105_p3[6]),
        .I3(or_ln134_124_fu_21111_p3[6]),
        .I4(x_assign_189_reg_34914[6]),
        .I5(or_ln134_123_fu_21105_p3[0]),
        .O(xor_ln124_261_fu_21204_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_261_reg_34965[7]_i_1 
       (.I0(\reg_2476_reg_n_0_[7] ),
        .I1(xor_ln124_221_reg_34475[7]),
        .I2(or_ln134_123_fu_21105_p3[7]),
        .I3(or_ln134_124_fu_21111_p3[7]),
        .I4(x_assign_189_reg_34914[7]),
        .I5(or_ln134_123_fu_21105_p3[1]),
        .O(xor_ln124_261_fu_21204_p2[7]));
  FDRE \xor_ln124_261_reg_34965_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_261_fu_21204_p2[0]),
        .Q(xor_ln124_261_reg_34965[0]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_34965_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_261_fu_21204_p2[1]),
        .Q(xor_ln124_261_reg_34965[1]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_34965_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_261_fu_21204_p2[2]),
        .Q(xor_ln124_261_reg_34965[2]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_34965_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_261_fu_21204_p2[3]),
        .Q(xor_ln124_261_reg_34965[3]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_34965_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_261_fu_21204_p2[4]),
        .Q(xor_ln124_261_reg_34965[4]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_34965_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_261_fu_21204_p2[5]),
        .Q(xor_ln124_261_reg_34965[5]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_34965_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_261_fu_21204_p2[6]),
        .Q(xor_ln124_261_reg_34965[6]),
        .R(1'b0));
  FDRE \xor_ln124_261_reg_34965_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_261_fu_21204_p2[7]),
        .Q(xor_ln124_261_reg_34965[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34970[0]_i_1 
       (.I0(reg_2483[0]),
        .I1(xor_ln124_222_reg_34481[0]),
        .I2(x_assign_189_reg_34914[6]),
        .I3(x_assign_186_reg_34892[6]),
        .I4(x_assign_189_reg_34914[0]),
        .I5(x_assign_184_reg_34876[0]),
        .O(xor_ln124_262_fu_21231_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34970[1]_i_1 
       (.I0(reg_2483[1]),
        .I1(xor_ln124_222_reg_34481[1]),
        .I2(x_assign_189_reg_34914[7]),
        .I3(x_assign_186_reg_34892[7]),
        .I4(x_assign_189_reg_34914[1]),
        .I5(x_assign_184_reg_34876[1]),
        .O(xor_ln124_262_fu_21231_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34970[2]_i_1 
       (.I0(reg_2483[2]),
        .I1(xor_ln124_222_reg_34481[2]),
        .I2(or_ln134_125_fu_21117_p3[2]),
        .I3(or_ln134_126_fu_21123_p3[2]),
        .I4(x_assign_189_reg_34914[2]),
        .I5(x_assign_184_reg_34876[2]),
        .O(xor_ln124_262_fu_21231_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34970[3]_i_1 
       (.I0(reg_2483[3]),
        .I1(xor_ln124_222_reg_34481[3]),
        .I2(or_ln134_125_fu_21117_p3[3]),
        .I3(or_ln134_126_fu_21123_p3[3]),
        .I4(x_assign_189_reg_34914[3]),
        .I5(x_assign_184_reg_34876[3]),
        .O(xor_ln124_262_fu_21231_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34970[4]_i_1 
       (.I0(reg_2483[4]),
        .I1(xor_ln124_222_reg_34481[4]),
        .I2(or_ln134_125_fu_21117_p3[4]),
        .I3(or_ln134_126_fu_21123_p3[4]),
        .I4(or_ln134_125_fu_21117_p3[6]),
        .I5(or_ln134_123_fu_21105_p3[6]),
        .O(xor_ln124_262_fu_21231_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34970[5]_i_1 
       (.I0(reg_2483[5]),
        .I1(xor_ln124_222_reg_34481[5]),
        .I2(or_ln134_125_fu_21117_p3[5]),
        .I3(or_ln134_126_fu_21123_p3[5]),
        .I4(or_ln134_125_fu_21117_p3[7]),
        .I5(or_ln134_123_fu_21105_p3[7]),
        .O(xor_ln124_262_fu_21231_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34970[6]_i_1 
       (.I0(reg_2483[6]),
        .I1(xor_ln124_222_reg_34481[6]),
        .I2(or_ln134_125_fu_21117_p3[6]),
        .I3(x_assign_186_reg_34892[4]),
        .I4(x_assign_189_reg_34914[6]),
        .I5(or_ln134_123_fu_21105_p3[0]),
        .O(xor_ln124_262_fu_21231_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34970[7]_i_1 
       (.I0(reg_2483[7]),
        .I1(xor_ln124_222_reg_34481[7]),
        .I2(or_ln134_125_fu_21117_p3[7]),
        .I3(x_assign_186_reg_34892[5]),
        .I4(x_assign_189_reg_34914[7]),
        .I5(or_ln134_123_fu_21105_p3[1]),
        .O(xor_ln124_262_fu_21231_p2[7]));
  FDRE \xor_ln124_262_reg_34970_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_262_fu_21231_p2[0]),
        .Q(xor_ln124_262_reg_34970[0]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34970_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_262_fu_21231_p2[1]),
        .Q(xor_ln124_262_reg_34970[1]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34970_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_262_fu_21231_p2[2]),
        .Q(xor_ln124_262_reg_34970[2]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34970_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_262_fu_21231_p2[3]),
        .Q(xor_ln124_262_reg_34970[3]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34970_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_262_fu_21231_p2[4]),
        .Q(xor_ln124_262_reg_34970[4]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34970_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_262_fu_21231_p2[5]),
        .Q(xor_ln124_262_reg_34970[5]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34970_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_262_fu_21231_p2[6]),
        .Q(xor_ln124_262_reg_34970[6]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34970_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_262_fu_21231_p2[7]),
        .Q(xor_ln124_262_reg_34970[7]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34852_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20497_p2[0]),
        .Q(xor_ln124_267_reg_34852[0]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34852_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20497_p2[1]),
        .Q(xor_ln124_267_reg_34852[1]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34852_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20497_p2[2]),
        .Q(xor_ln124_267_reg_34852[2]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34852_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20497_p2[3]),
        .Q(xor_ln124_267_reg_34852[3]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34852_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20497_p2[4]),
        .Q(xor_ln124_267_reg_34852[4]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34852_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20497_p2[5]),
        .Q(xor_ln124_267_reg_34852[5]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34852_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20497_p2[6]),
        .Q(xor_ln124_267_reg_34852[6]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34852_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20497_p2[7]),
        .Q(xor_ln124_267_reg_34852[7]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34858_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20527_p2[0]),
        .Q(xor_ln124_268_reg_34858[0]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34858_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20527_p2[1]),
        .Q(xor_ln124_268_reg_34858[1]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34858_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20527_p2[2]),
        .Q(xor_ln124_268_reg_34858[2]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34858_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20527_p2[3]),
        .Q(xor_ln124_268_reg_34858[3]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34858_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20527_p2[4]),
        .Q(xor_ln124_268_reg_34858[4]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34858_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20527_p2[5]),
        .Q(xor_ln124_268_reg_34858[5]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34858_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20527_p2[6]),
        .Q(xor_ln124_268_reg_34858[6]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34858_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20527_p2[7]),
        .Q(xor_ln124_268_reg_34858[7]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34864_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20557_p2[0]),
        .Q(xor_ln124_269_reg_34864[0]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34864_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20557_p2[1]),
        .Q(xor_ln124_269_reg_34864[1]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34864_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20557_p2[2]),
        .Q(xor_ln124_269_reg_34864[2]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34864_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20557_p2[3]),
        .Q(xor_ln124_269_reg_34864[3]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34864_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20557_p2[4]),
        .Q(xor_ln124_269_reg_34864[4]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34864_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20557_p2[5]),
        .Q(xor_ln124_269_reg_34864[5]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34864_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20557_p2[6]),
        .Q(xor_ln124_269_reg_34864[6]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34864_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20557_p2[7]),
        .Q(xor_ln124_269_reg_34864[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_270_reg_34870[0]_i_2 
       (.I0(xor_ln124_206_reg_34353[0]),
        .I1(reg_2505[0]),
        .O(\xor_ln124_270_reg_34870[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_270_reg_34870[0]_i_3 
       (.I0(x_assign_177_reg_34786[0]),
        .I1(x_assign_172_reg_34748[0]),
        .O(\xor_ln124_270_reg_34870[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_270_reg_34870[1]_i_2 
       (.I0(xor_ln124_206_reg_34353[1]),
        .I1(reg_2505[1]),
        .O(\xor_ln124_270_reg_34870[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_270_reg_34870[1]_i_3 
       (.I0(x_assign_177_reg_34786[1]),
        .I1(x_assign_172_reg_34748[1]),
        .O(\xor_ln124_270_reg_34870[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_270_reg_34870[6]_i_2 
       (.I0(xor_ln124_206_reg_34353[6]),
        .I1(reg_2505[6]),
        .O(\xor_ln124_270_reg_34870[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_270_reg_34870[6]_i_3 
       (.I0(x_assign_177_reg_34786[6]),
        .I1(x_assign_172_reg_34748[6]),
        .O(\xor_ln124_270_reg_34870[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_270_reg_34870[7]_i_2 
       (.I0(xor_ln124_206_reg_34353[7]),
        .I1(reg_2505[7]),
        .O(\xor_ln124_270_reg_34870[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_270_reg_34870[7]_i_3 
       (.I0(x_assign_177_reg_34786[7]),
        .I1(x_assign_172_reg_34748[7]),
        .O(\xor_ln124_270_reg_34870[7]_i_3_n_0 ));
  FDRE \xor_ln124_270_reg_34870_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_270_fu_20587_p2[0]),
        .Q(xor_ln124_270_reg_34870[0]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_34870_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_270_fu_20587_p2[1]),
        .Q(xor_ln124_270_reg_34870[1]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_34870_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_270_fu_20587_p2[2]),
        .Q(xor_ln124_270_reg_34870[2]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_34870_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_270_fu_20587_p2[3]),
        .Q(xor_ln124_270_reg_34870[3]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_34870_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_270_fu_20587_p2[4]),
        .Q(xor_ln124_270_reg_34870[4]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_34870_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_270_fu_20587_p2[5]),
        .Q(xor_ln124_270_reg_34870[5]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_34870_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_270_fu_20587_p2[6]),
        .Q(xor_ln124_270_reg_34870[6]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_34870_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_270_fu_20587_p2[7]),
        .Q(xor_ln124_270_reg_34870[7]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_34980_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_283_fu_21608_p2[0]),
        .Q(xor_ln124_283_reg_34980[0]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_34980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_283_fu_21608_p2[1]),
        .Q(xor_ln124_283_reg_34980[1]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_34980_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_283_fu_21608_p2[2]),
        .Q(xor_ln124_283_reg_34980[2]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_34980_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_283_fu_21608_p2[3]),
        .Q(xor_ln124_283_reg_34980[3]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_34980_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_283_fu_21608_p2[4]),
        .Q(xor_ln124_283_reg_34980[4]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_34980_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_283_fu_21608_p2[5]),
        .Q(xor_ln124_283_reg_34980[5]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_34980_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_283_fu_21608_p2[6]),
        .Q(xor_ln124_283_reg_34980[6]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_34980_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_283_fu_21608_p2[7]),
        .Q(xor_ln124_283_reg_34980[7]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_34986_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_284_fu_21638_p2[0]),
        .Q(xor_ln124_284_reg_34986[0]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_34986_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_284_fu_21638_p2[1]),
        .Q(xor_ln124_284_reg_34986[1]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_34986_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_284_fu_21638_p2[2]),
        .Q(xor_ln124_284_reg_34986[2]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_34986_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_284_fu_21638_p2[3]),
        .Q(xor_ln124_284_reg_34986[3]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_34986_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_284_fu_21638_p2[4]),
        .Q(xor_ln124_284_reg_34986[4]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_34986_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_284_fu_21638_p2[5]),
        .Q(xor_ln124_284_reg_34986[5]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_34986_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_284_fu_21638_p2[6]),
        .Q(xor_ln124_284_reg_34986[6]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_34986_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_284_fu_21638_p2[7]),
        .Q(xor_ln124_284_reg_34986[7]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_34992_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_285_fu_21668_p2[0]),
        .Q(xor_ln124_285_reg_34992[0]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_34992_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_285_fu_21668_p2[1]),
        .Q(xor_ln124_285_reg_34992[1]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_34992_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_285_fu_21668_p2[2]),
        .Q(xor_ln124_285_reg_34992[2]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_34992_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_285_fu_21668_p2[3]),
        .Q(xor_ln124_285_reg_34992[3]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_34992_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_285_fu_21668_p2[4]),
        .Q(xor_ln124_285_reg_34992[4]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_34992_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_285_fu_21668_p2[5]),
        .Q(xor_ln124_285_reg_34992[5]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_34992_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_285_fu_21668_p2[6]),
        .Q(xor_ln124_285_reg_34992[6]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_34992_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_285_fu_21668_p2[7]),
        .Q(xor_ln124_285_reg_34992[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_286_reg_34998[0]_i_2 
       (.I0(xor_ln124_222_reg_34481[0]),
        .I1(reg_2483[0]),
        .O(\xor_ln124_286_reg_34998[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_286_reg_34998[0]_i_4 
       (.I0(x_assign_189_reg_34914[0]),
        .I1(x_assign_184_reg_34876[0]),
        .O(\xor_ln124_286_reg_34998[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_286_reg_34998[1]_i_2 
       (.I0(xor_ln124_222_reg_34481[1]),
        .I1(reg_2483[1]),
        .O(\xor_ln124_286_reg_34998[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_286_reg_34998[1]_i_4 
       (.I0(x_assign_189_reg_34914[1]),
        .I1(x_assign_184_reg_34876[1]),
        .O(\xor_ln124_286_reg_34998[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_286_reg_34998[6]_i_2 
       (.I0(xor_ln124_222_reg_34481[6]),
        .I1(reg_2483[6]),
        .O(\xor_ln124_286_reg_34998[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_286_reg_34998[6]_i_4 
       (.I0(x_assign_189_reg_34914[6]),
        .I1(or_ln134_123_fu_21105_p3[0]),
        .O(\xor_ln124_286_reg_34998[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_286_reg_34998[7]_i_2 
       (.I0(xor_ln124_222_reg_34481[7]),
        .I1(reg_2483[7]),
        .O(\xor_ln124_286_reg_34998[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_286_reg_34998[7]_i_4 
       (.I0(x_assign_189_reg_34914[7]),
        .I1(or_ln134_123_fu_21105_p3[1]),
        .O(\xor_ln124_286_reg_34998[7]_i_4_n_0 ));
  FDRE \xor_ln124_286_reg_34998_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_286_fu_21698_p2[0]),
        .Q(xor_ln124_286_reg_34998[0]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_34998_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_286_fu_21698_p2[1]),
        .Q(xor_ln124_286_reg_34998[1]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_34998_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_286_fu_21698_p2[2]),
        .Q(xor_ln124_286_reg_34998[2]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_34998_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_286_fu_21698_p2[3]),
        .Q(xor_ln124_286_reg_34998[3]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_34998_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_286_fu_21698_p2[4]),
        .Q(xor_ln124_286_reg_34998[4]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_34998_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_286_fu_21698_p2[5]),
        .Q(xor_ln124_286_reg_34998[5]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_34998_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_286_fu_21698_p2[6]),
        .Q(xor_ln124_286_reg_34998[6]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_34998_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_286_fu_21698_p2[7]),
        .Q(xor_ln124_286_reg_34998[7]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32503_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_4013_p2[0]),
        .Q(xor_ln124_28_reg_32503[0]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32503_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_4013_p2[1]),
        .Q(xor_ln124_28_reg_32503[1]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32503_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_4013_p2[2]),
        .Q(xor_ln124_28_reg_32503[2]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32503_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_4013_p2[3]),
        .Q(xor_ln124_28_reg_32503[3]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32503_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_4013_p2[4]),
        .Q(xor_ln124_28_reg_32503[4]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32503_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_4013_p2[5]),
        .Q(xor_ln124_28_reg_32503[5]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32503_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_4013_p2[6]),
        .Q(xor_ln124_28_reg_32503[6]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32503_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_4013_p2[7]),
        .Q(xor_ln124_28_reg_32503[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[1]_i_1 
       (.I0(xor_ln124_235_reg_34596[1]),
        .I1(reg_2468[1]),
        .I2(x_assign_199_reg_35077[7]),
        .I3(\xor_ln124_299_reg_35187[1]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[1]),
        .I5(x_assign_198_reg_35071[1]),
        .O(xor_ln124_299_fu_22772_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[1]_i_2 
       (.I0(\reg_2435_reg_n_0_[1] ),
        .I1(x_assign_196_reg_35055[7]),
        .I2(x_assign_217_reg_35109[0]),
        .I3(or_ln134_144_fu_22732_p3[1]),
        .I4(x_assign_216_reg_35103[1]),
        .I5(x_assign_218_reg_35125[1]),
        .O(\xor_ln124_299_reg_35187[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[2]_i_1 
       (.I0(xor_ln124_235_reg_34596[2]),
        .I1(reg_2468[2]),
        .I2(or_ln134_132_fu_22556_p3[2]),
        .I3(\xor_ln124_299_reg_35187[2]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[2]),
        .I5(x_assign_198_reg_35071[2]),
        .O(xor_ln124_299_fu_22772_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[2]_i_2 
       (.I0(\reg_2435_reg_n_0_[2] ),
        .I1(or_ln134_131_fu_22550_p3[2]),
        .I2(or_ln134_143_fu_22726_p3[2]),
        .I3(or_ln134_144_fu_22732_p3[2]),
        .I4(x_assign_216_reg_35103[2]),
        .I5(x_assign_218_reg_35125[2]),
        .O(\xor_ln124_299_reg_35187[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[3]_i_1 
       (.I0(xor_ln124_235_reg_34596[3]),
        .I1(reg_2468[3]),
        .I2(or_ln134_132_fu_22556_p3[3]),
        .I3(\xor_ln124_299_reg_35187[3]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[3]),
        .I5(x_assign_198_reg_35071[3]),
        .O(xor_ln124_299_fu_22772_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[3]_i_2 
       (.I0(\reg_2435_reg_n_0_[3] ),
        .I1(or_ln134_131_fu_22550_p3[3]),
        .I2(or_ln134_143_fu_22726_p3[3]),
        .I3(or_ln134_144_fu_22732_p3[3]),
        .I4(x_assign_216_reg_35103[3]),
        .I5(x_assign_218_reg_35125[3]),
        .O(\xor_ln124_299_reg_35187[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[6]_i_1 
       (.I0(xor_ln124_235_reg_34596[6]),
        .I1(reg_2468[6]),
        .I2(x_assign_199_reg_35077[4]),
        .I3(\xor_ln124_299_reg_35187[6]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[6]),
        .I5(or_ln134_134_fu_22568_p3[0]),
        .O(xor_ln124_299_fu_22772_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[6]_i_2 
       (.I0(\reg_2435_reg_n_0_[6] ),
        .I1(x_assign_196_reg_35055[4]),
        .I2(x_assign_217_reg_35109[5]),
        .I3(or_ln134_144_fu_22732_p3[6]),
        .I4(or_ln134_146_fu_22744_p3[7]),
        .I5(or_ln134_144_fu_22732_p3[7]),
        .O(\xor_ln124_299_reg_35187[6]_i_2_n_0 ));
  FDRE \xor_ln124_299_reg_35187_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22772_p2[0]),
        .Q(xor_ln124_299_reg_35187[0]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35187_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22772_p2[1]),
        .Q(xor_ln124_299_reg_35187[1]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35187_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22772_p2[2]),
        .Q(xor_ln124_299_reg_35187[2]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35187_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22772_p2[3]),
        .Q(xor_ln124_299_reg_35187[3]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35187_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22772_p2[4]),
        .Q(xor_ln124_299_reg_35187[4]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35187_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22772_p2[5]),
        .Q(xor_ln124_299_reg_35187[5]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35187_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22772_p2[6]),
        .Q(xor_ln124_299_reg_35187[6]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35187_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22772_p2[7]),
        .Q(xor_ln124_299_reg_35187[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_29_reg_32509[2]_i_2 
       (.I0(x_assign_15_reg_32392[2]),
        .I1(x_assign_13_reg_32466[2]),
        .O(\xor_ln124_29_reg_32509[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_29_reg_32509[5]_i_2 
       (.I0(or_ln134_8_fu_3979_p3[6]),
        .I1(x_assign_13_reg_32466[5]),
        .O(\xor_ln124_29_reg_32509[5]_i_2_n_0 ));
  FDRE \xor_ln124_29_reg_32509_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_4040_p2[0]),
        .Q(xor_ln124_29_reg_32509[0]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32509_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_4040_p2[1]),
        .Q(xor_ln124_29_reg_32509[1]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32509_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_4040_p2[2]),
        .Q(xor_ln124_29_reg_32509[2]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32509_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_4040_p2[3]),
        .Q(xor_ln124_29_reg_32509[3]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32509_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_4040_p2[4]),
        .Q(xor_ln124_29_reg_32509[4]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32509_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_4040_p2[5]),
        .Q(xor_ln124_29_reg_32509[5]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32509_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_4040_p2[6]),
        .Q(xor_ln124_29_reg_32509[6]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32509_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_4040_p2[7]),
        .Q(xor_ln124_29_reg_32509[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[0]_i_1 
       (.I0(xor_ln124_236_reg_34602[0]),
        .I1(reg_2398[0]),
        .I2(x_assign_201_reg_35019[6]),
        .I3(\xor_ln124_300_reg_35192[0]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[0]),
        .I5(x_assign_198_reg_35071[0]),
        .O(xor_ln124_300_fu_22800_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[0]_i_2 
       (.I0(\reg_2427_reg_n_0_[0] ),
        .I1(or_ln134_134_fu_22568_p3[0]),
        .I2(x_assign_217_reg_35109[7]),
        .I3(or_ln134_144_fu_22732_p3[0]),
        .I4(or_ln134_145_fu_22738_p3[1]),
        .I5(x_assign_217_reg_35109[0]),
        .O(\xor_ln124_300_reg_35192[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[4]_i_1 
       (.I0(xor_ln124_236_reg_34602[4]),
        .I1(reg_2398[4]),
        .I2(or_ln134_133_fu_22562_p3[4]),
        .I3(\xor_ln124_300_reg_35192[4]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[4]),
        .I5(or_ln134_134_fu_22568_p3[6]),
        .O(xor_ln124_300_fu_22800_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[4]_i_2 
       (.I0(\reg_2427_reg_n_0_[4] ),
        .I1(or_ln134_134_fu_22568_p3[4]),
        .I2(or_ln134_143_fu_22726_p3[4]),
        .I3(or_ln134_144_fu_22732_p3[4]),
        .I4(or_ln134_145_fu_22738_p3[5]),
        .I5(x_assign_217_reg_35109[4]),
        .O(\xor_ln124_300_reg_35192[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[7]_i_1 
       (.I0(xor_ln124_236_reg_34602[7]),
        .I1(reg_2398[7]),
        .I2(or_ln134_133_fu_22562_p3[7]),
        .I3(\xor_ln124_300_reg_35192[7]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[7]),
        .I5(or_ln134_134_fu_22568_p3[1]),
        .O(xor_ln124_300_fu_22800_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[7]_i_2 
       (.I0(\reg_2427_reg_n_0_[7] ),
        .I1(or_ln134_134_fu_22568_p3[7]),
        .I2(x_assign_217_reg_35109[6]),
        .I3(or_ln134_144_fu_22732_p3[7]),
        .I4(x_assign_219_reg_35141[7]),
        .I5(x_assign_217_reg_35109[7]),
        .O(\xor_ln124_300_reg_35192[7]_i_2_n_0 ));
  FDRE \xor_ln124_300_reg_35192_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22800_p2[0]),
        .Q(xor_ln124_300_reg_35192[0]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35192_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22800_p2[1]),
        .Q(xor_ln124_300_reg_35192[1]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35192_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22800_p2[2]),
        .Q(xor_ln124_300_reg_35192[2]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35192_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22800_p2[3]),
        .Q(xor_ln124_300_reg_35192[3]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35192_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22800_p2[4]),
        .Q(xor_ln124_300_reg_35192[4]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35192_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22800_p2[5]),
        .Q(xor_ln124_300_reg_35192[5]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35192_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22800_p2[6]),
        .Q(xor_ln124_300_reg_35192[6]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35192_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22800_p2[7]),
        .Q(xor_ln124_300_reg_35192[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[0]_i_1 
       (.I0(xor_ln124_237_reg_34608[0]),
        .I1(reg_2444[0]),
        .I2(x_assign_196_reg_35055[0]),
        .I3(\xor_ln124_301_reg_35197[0]_i_2_n_0 ),
        .I4(reg_2412[0]),
        .I5(x_assign_201_reg_35019[0]),
        .O(xor_ln124_301_fu_22828_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[0]_i_2 
       (.I0(x_assign_196_reg_35055[6]),
        .I1(x_assign_199_reg_35077[6]),
        .I2(or_ln134_146_fu_22744_p3[0]),
        .I3(x_assign_219_reg_35141[7]),
        .I4(or_ln134_146_fu_22744_p3[1]),
        .I5(or_ln134_144_fu_22732_p3[1]),
        .O(\xor_ln124_301_reg_35197[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[1]_i_1 
       (.I0(xor_ln124_237_reg_34608[1]),
        .I1(reg_2444[1]),
        .I2(x_assign_196_reg_35055[1]),
        .I3(\xor_ln124_301_reg_35197[1]_i_2_n_0 ),
        .I4(reg_2412[1]),
        .I5(x_assign_201_reg_35019[1]),
        .O(xor_ln124_301_fu_22828_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[1]_i_2 
       (.I0(x_assign_196_reg_35055[7]),
        .I1(x_assign_199_reg_35077[7]),
        .I2(or_ln134_146_fu_22744_p3[1]),
        .I3(or_ln134_145_fu_22738_p3[1]),
        .I4(x_assign_216_reg_35103[1]),
        .I5(x_assign_218_reg_35125[1]),
        .O(\xor_ln124_301_reg_35197[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[2]_i_1 
       (.I0(xor_ln124_237_reg_34608[2]),
        .I1(reg_2444[2]),
        .I2(x_assign_196_reg_35055[2]),
        .I3(\xor_ln124_301_reg_35197[2]_i_2_n_0 ),
        .I4(reg_2412[2]),
        .I5(x_assign_201_reg_35019[2]),
        .O(xor_ln124_301_fu_22828_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[2]_i_2 
       (.I0(or_ln134_131_fu_22550_p3[2]),
        .I1(or_ln134_132_fu_22556_p3[2]),
        .I2(or_ln134_146_fu_22744_p3[2]),
        .I3(or_ln134_145_fu_22738_p3[2]),
        .I4(x_assign_216_reg_35103[2]),
        .I5(x_assign_218_reg_35125[2]),
        .O(\xor_ln124_301_reg_35197[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[3]_i_1 
       (.I0(xor_ln124_237_reg_34608[3]),
        .I1(reg_2444[3]),
        .I2(x_assign_196_reg_35055[3]),
        .I3(\xor_ln124_301_reg_35197[3]_i_2_n_0 ),
        .I4(reg_2412[3]),
        .I5(x_assign_201_reg_35019[3]),
        .O(xor_ln124_301_fu_22828_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[3]_i_2 
       (.I0(or_ln134_131_fu_22550_p3[3]),
        .I1(or_ln134_132_fu_22556_p3[3]),
        .I2(or_ln134_146_fu_22744_p3[3]),
        .I3(or_ln134_145_fu_22738_p3[3]),
        .I4(x_assign_216_reg_35103[3]),
        .I5(x_assign_218_reg_35125[3]),
        .O(\xor_ln124_301_reg_35197[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[4]_i_1 
       (.I0(xor_ln124_237_reg_34608[4]),
        .I1(reg_2444[4]),
        .I2(x_assign_196_reg_35055[4]),
        .I3(\xor_ln124_301_reg_35197[4]_i_2_n_0 ),
        .I4(reg_2412[4]),
        .I5(or_ln134_133_fu_22562_p3[6]),
        .O(xor_ln124_301_fu_22828_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[4]_i_2 
       (.I0(or_ln134_131_fu_22550_p3[4]),
        .I1(or_ln134_132_fu_22556_p3[4]),
        .I2(or_ln134_146_fu_22744_p3[4]),
        .I3(or_ln134_145_fu_22738_p3[4]),
        .I4(or_ln134_146_fu_22744_p3[5]),
        .I5(or_ln134_144_fu_22732_p3[5]),
        .O(\xor_ln124_301_reg_35197[4]_i_2_n_0 ));
  FDRE \xor_ln124_301_reg_35197_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22828_p2[0]),
        .Q(xor_ln124_301_reg_35197[0]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35197_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22828_p2[1]),
        .Q(xor_ln124_301_reg_35197[1]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35197_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22828_p2[2]),
        .Q(xor_ln124_301_reg_35197[2]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35197_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22828_p2[3]),
        .Q(xor_ln124_301_reg_35197[3]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35197_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22828_p2[4]),
        .Q(xor_ln124_301_reg_35197[4]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35197_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22828_p2[5]),
        .Q(xor_ln124_301_reg_35197[5]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35197_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22828_p2[6]),
        .Q(xor_ln124_301_reg_35197[6]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35197_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22828_p2[7]),
        .Q(xor_ln124_301_reg_35197[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[0]_i_1 
       (.I0(xor_ln124_238_reg_34614[0]),
        .I1(\reg_2419_reg_n_0_[0] ),
        .I2(x_assign_201_reg_35019[6]),
        .I3(\xor_ln124_302_reg_35202[0]_i_2_n_0 ),
        .I4(x_assign_201_reg_35019[0]),
        .I5(x_assign_196_reg_35055[0]),
        .O(xor_ln124_302_fu_22856_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[0]_i_2 
       (.I0(\reg_2459_reg_n_0_[0] ),
        .I1(or_ln134_134_fu_22568_p3[0]),
        .I2(or_ln134_146_fu_22744_p3[0]),
        .I3(x_assign_219_reg_35141[7]),
        .I4(or_ln134_145_fu_22738_p3[1]),
        .I5(x_assign_217_reg_35109[0]),
        .O(\xor_ln124_302_reg_35202[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[1]_i_1 
       (.I0(xor_ln124_238_reg_34614[1]),
        .I1(\reg_2419_reg_n_0_[1] ),
        .I2(x_assign_201_reg_35019[7]),
        .I3(\xor_ln124_302_reg_35202[1]_i_2_n_0 ),
        .I4(x_assign_201_reg_35019[1]),
        .I5(x_assign_196_reg_35055[1]),
        .O(xor_ln124_302_fu_22856_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[1]_i_2 
       (.I0(\reg_2459_reg_n_0_[1] ),
        .I1(or_ln134_134_fu_22568_p3[1]),
        .I2(or_ln134_146_fu_22744_p3[1]),
        .I3(or_ln134_145_fu_22738_p3[1]),
        .I4(x_assign_219_reg_35141[1]),
        .I5(x_assign_217_reg_35109[1]),
        .O(\xor_ln124_302_reg_35202[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[2]_i_1 
       (.I0(xor_ln124_238_reg_34614[2]),
        .I1(\reg_2419_reg_n_0_[2] ),
        .I2(or_ln134_133_fu_22562_p3[2]),
        .I3(\xor_ln124_302_reg_35202[2]_i_2_n_0 ),
        .I4(x_assign_201_reg_35019[2]),
        .I5(x_assign_196_reg_35055[2]),
        .O(xor_ln124_302_fu_22856_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[2]_i_2 
       (.I0(\reg_2459_reg_n_0_[2] ),
        .I1(or_ln134_134_fu_22568_p3[2]),
        .I2(or_ln134_146_fu_22744_p3[2]),
        .I3(or_ln134_145_fu_22738_p3[2]),
        .I4(x_assign_219_reg_35141[2]),
        .I5(x_assign_217_reg_35109[2]),
        .O(\xor_ln124_302_reg_35202[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[3]_i_1 
       (.I0(xor_ln124_238_reg_34614[3]),
        .I1(\reg_2419_reg_n_0_[3] ),
        .I2(or_ln134_133_fu_22562_p3[3]),
        .I3(\xor_ln124_302_reg_35202[3]_i_2_n_0 ),
        .I4(x_assign_201_reg_35019[3]),
        .I5(x_assign_196_reg_35055[3]),
        .O(xor_ln124_302_fu_22856_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[3]_i_2 
       (.I0(\reg_2459_reg_n_0_[3] ),
        .I1(or_ln134_134_fu_22568_p3[3]),
        .I2(or_ln134_146_fu_22744_p3[3]),
        .I3(or_ln134_145_fu_22738_p3[3]),
        .I4(x_assign_219_reg_35141[3]),
        .I5(x_assign_217_reg_35109[3]),
        .O(\xor_ln124_302_reg_35202[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[5]_i_1 
       (.I0(xor_ln124_238_reg_34614[5]),
        .I1(\reg_2419_reg_n_0_[5] ),
        .I2(or_ln134_133_fu_22562_p3[5]),
        .I3(\xor_ln124_302_reg_35202[5]_i_2_n_0 ),
        .I4(or_ln134_133_fu_22562_p3[7]),
        .I5(x_assign_196_reg_35055[5]),
        .O(xor_ln124_302_fu_22856_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[5]_i_2 
       (.I0(\reg_2459_reg_n_0_[5] ),
        .I1(or_ln134_134_fu_22568_p3[5]),
        .I2(or_ln134_146_fu_22744_p3[5]),
        .I3(or_ln134_145_fu_22738_p3[5]),
        .I4(or_ln134_145_fu_22738_p3[6]),
        .I5(x_assign_217_reg_35109[5]),
        .O(\xor_ln124_302_reg_35202[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[6]_i_1 
       (.I0(xor_ln124_238_reg_34614[6]),
        .I1(\reg_2419_reg_n_0_[6] ),
        .I2(or_ln134_133_fu_22562_p3[6]),
        .I3(\xor_ln124_302_reg_35202[6]_i_2_n_0 ),
        .I4(x_assign_201_reg_35019[6]),
        .I5(x_assign_196_reg_35055[6]),
        .O(xor_ln124_302_fu_22856_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[6]_i_2 
       (.I0(\reg_2459_reg_n_0_[6] ),
        .I1(or_ln134_134_fu_22568_p3[6]),
        .I2(or_ln134_146_fu_22744_p3[6]),
        .I3(or_ln134_145_fu_22738_p3[6]),
        .I4(or_ln134_145_fu_22738_p3[7]),
        .I5(x_assign_217_reg_35109[6]),
        .O(\xor_ln124_302_reg_35202[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[7]_i_1 
       (.I0(xor_ln124_238_reg_34614[7]),
        .I1(\reg_2419_reg_n_0_[7] ),
        .I2(or_ln134_133_fu_22562_p3[7]),
        .I3(\xor_ln124_302_reg_35202[7]_i_2_n_0 ),
        .I4(x_assign_201_reg_35019[7]),
        .I5(x_assign_196_reg_35055[7]),
        .O(xor_ln124_302_fu_22856_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[7]_i_2 
       (.I0(\reg_2459_reg_n_0_[7] ),
        .I1(or_ln134_134_fu_22568_p3[7]),
        .I2(or_ln134_146_fu_22744_p3[7]),
        .I3(or_ln134_145_fu_22738_p3[7]),
        .I4(x_assign_219_reg_35141[7]),
        .I5(x_assign_217_reg_35109[7]),
        .O(\xor_ln124_302_reg_35202[7]_i_2_n_0 ));
  FDRE \xor_ln124_302_reg_35202_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22856_p2[0]),
        .Q(xor_ln124_302_reg_35202[0]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_35202_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22856_p2[1]),
        .Q(xor_ln124_302_reg_35202[1]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_35202_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22856_p2[2]),
        .Q(xor_ln124_302_reg_35202[2]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_35202_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22856_p2[3]),
        .Q(xor_ln124_302_reg_35202[3]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_35202_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22856_p2[4]),
        .Q(xor_ln124_302_reg_35202[4]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_35202_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22856_p2[5]),
        .Q(xor_ln124_302_reg_35202[5]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_35202_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22856_p2[6]),
        .Q(xor_ln124_302_reg_35202[6]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_35202_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22856_p2[7]),
        .Q(xor_ln124_302_reg_35202[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_30_reg_32515[2]_i_2 
       (.I0(or_ln134_10_fu_3985_p3[2]),
        .I1(or_ln134_8_fu_3979_p3[2]),
        .O(\xor_ln124_30_reg_32515[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_30_reg_32515[3]_i_2 
       (.I0(or_ln134_10_fu_3985_p3[3]),
        .I1(or_ln134_8_fu_3979_p3[3]),
        .O(\xor_ln124_30_reg_32515[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_30_reg_32515[4]_i_2 
       (.I0(or_ln134_10_fu_3985_p3[4]),
        .I1(or_ln134_8_fu_3979_p3[4]),
        .O(\xor_ln124_30_reg_32515[4]_i_2_n_0 ));
  FDRE \xor_ln124_30_reg_32515_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_4068_p2[0]),
        .Q(xor_ln124_30_reg_32515[0]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32515_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_4068_p2[1]),
        .Q(xor_ln124_30_reg_32515[1]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32515_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_4068_p2[2]),
        .Q(xor_ln124_30_reg_32515[2]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32515_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_4068_p2[3]),
        .Q(xor_ln124_30_reg_32515[3]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32515_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_4068_p2[4]),
        .Q(xor_ln124_30_reg_32515[4]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32515_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_4068_p2[5]),
        .Q(xor_ln124_30_reg_32515[5]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32515_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_4068_p2[6]),
        .Q(xor_ln124_30_reg_32515[6]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32515_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_4068_p2[7]),
        .Q(xor_ln124_30_reg_32515[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[2]_i_1 
       (.I0(reg_2405[2]),
        .I1(xor_ln124_251_reg_34724[2]),
        .I2(x_assign_211_reg_35249[2]),
        .I3(\xor_ln124_315_reg_35375[2]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[2]),
        .I5(or_ln134_139_fu_23682_p3[2]),
        .O(xor_ln124_315_fu_23904_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[2]_i_2 
       (.I0(\reg_2435_reg_n_0_[2] ),
        .I1(x_assign_210_reg_35243[2]),
        .I2(or_ln134_152_fu_23864_p3[2]),
        .I3(or_ln134_151_fu_23858_p3[2]),
        .I4(x_assign_230_reg_35313[2]),
        .I5(x_assign_228_reg_35291[2]),
        .O(\xor_ln124_315_reg_35375[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[3]_i_1 
       (.I0(reg_2405[3]),
        .I1(xor_ln124_251_reg_34724[3]),
        .I2(x_assign_211_reg_35249[3]),
        .I3(\xor_ln124_315_reg_35375[3]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[3]),
        .I5(or_ln134_139_fu_23682_p3[3]),
        .O(xor_ln124_315_fu_23904_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[3]_i_2 
       (.I0(\reg_2435_reg_n_0_[3] ),
        .I1(x_assign_210_reg_35243[3]),
        .I2(or_ln134_152_fu_23864_p3[3]),
        .I3(or_ln134_151_fu_23858_p3[3]),
        .I4(x_assign_230_reg_35313[3]),
        .I5(x_assign_228_reg_35291[3]),
        .O(\xor_ln124_315_reg_35375[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[5]_i_1 
       (.I0(reg_2405[5]),
        .I1(xor_ln124_251_reg_34724[5]),
        .I2(or_ln134_140_fu_23688_p3[7]),
        .I3(\xor_ln124_315_reg_35375[5]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[5]),
        .I5(or_ln134_139_fu_23682_p3[5]),
        .O(xor_ln124_315_fu_23904_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[5]_i_2 
       (.I0(\reg_2435_reg_n_0_[5] ),
        .I1(or_ln134_142_fu_23700_p3[7]),
        .I2(x_assign_230_reg_35313[4]),
        .I3(x_assign_229_reg_35297[4]),
        .I4(x_assign_230_reg_35313[5]),
        .I5(or_ln134_154_fu_23876_p3[6]),
        .O(\xor_ln124_315_reg_35375[5]_i_2_n_0 ));
  FDRE \xor_ln124_315_reg_35375_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_315_fu_23904_p2[0]),
        .Q(xor_ln124_315_reg_35375[0]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35375_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_315_fu_23904_p2[1]),
        .Q(xor_ln124_315_reg_35375[1]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35375_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_315_fu_23904_p2[2]),
        .Q(xor_ln124_315_reg_35375[2]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35375_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_315_fu_23904_p2[3]),
        .Q(xor_ln124_315_reg_35375[3]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35375_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_315_fu_23904_p2[4]),
        .Q(xor_ln124_315_reg_35375[4]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35375_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_315_fu_23904_p2[5]),
        .Q(xor_ln124_315_reg_35375[5]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35375_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_315_fu_23904_p2[6]),
        .Q(xor_ln124_315_reg_35375[6]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35375_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_315_fu_23904_p2[7]),
        .Q(xor_ln124_315_reg_35375[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[1]_i_1 
       (.I0(reg_2398[1]),
        .I1(xor_ln124_252_reg_34730[1]),
        .I2(x_assign_211_reg_35249[1]),
        .I3(\xor_ln124_316_reg_35380[1]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[1]),
        .I5(x_assign_213_reg_35265[7]),
        .O(xor_ln124_316_fu_23932_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[1]_i_2 
       (.I0(\reg_2427_reg_n_0_[1] ),
        .I1(x_assign_210_reg_35243[1]),
        .I2(x_assign_230_reg_35313[0]),
        .I3(x_assign_229_reg_35297[0]),
        .I4(x_assign_229_reg_35297[1]),
        .I5(x_assign_231_reg_35329[1]),
        .O(\xor_ln124_316_reg_35380[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[2]_i_1 
       (.I0(reg_2398[2]),
        .I1(xor_ln124_252_reg_34730[2]),
        .I2(x_assign_211_reg_35249[2]),
        .I3(\xor_ln124_316_reg_35380[2]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[2]),
        .I5(or_ln134_141_fu_23694_p3[2]),
        .O(xor_ln124_316_fu_23932_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[2]_i_2 
       (.I0(\reg_2427_reg_n_0_[2] ),
        .I1(x_assign_210_reg_35243[2]),
        .I2(or_ln134_152_fu_23864_p3[2]),
        .I3(or_ln134_151_fu_23858_p3[2]),
        .I4(x_assign_229_reg_35297[2]),
        .I5(x_assign_231_reg_35329[2]),
        .O(\xor_ln124_316_reg_35380[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[5]_i_1 
       (.I0(reg_2398[5]),
        .I1(xor_ln124_252_reg_34730[5]),
        .I2(or_ln134_140_fu_23688_p3[7]),
        .I3(\xor_ln124_316_reg_35380[5]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[5]),
        .I5(or_ln134_141_fu_23694_p3[5]),
        .O(xor_ln124_316_fu_23932_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[5]_i_2 
       (.I0(\reg_2427_reg_n_0_[5] ),
        .I1(or_ln134_142_fu_23700_p3[7]),
        .I2(x_assign_230_reg_35313[4]),
        .I3(x_assign_229_reg_35297[4]),
        .I4(x_assign_229_reg_35297[5]),
        .I5(or_ln134_153_fu_23870_p3[6]),
        .O(\xor_ln124_316_reg_35380[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[6]_i_1 
       (.I0(reg_2398[6]),
        .I1(xor_ln124_252_reg_34730[6]),
        .I2(or_ln134_140_fu_23688_p3[0]),
        .I3(\xor_ln124_316_reg_35380[6]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[6]),
        .I5(or_ln134_141_fu_23694_p3[6]),
        .O(xor_ln124_316_fu_23932_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[6]_i_2 
       (.I0(\reg_2427_reg_n_0_[6] ),
        .I1(or_ln134_142_fu_23700_p3[0]),
        .I2(x_assign_230_reg_35313[5]),
        .I3(x_assign_229_reg_35297[5]),
        .I4(x_assign_229_reg_35297[6]),
        .I5(or_ln134_153_fu_23870_p3[7]),
        .O(\xor_ln124_316_reg_35380[6]_i_2_n_0 ));
  FDRE \xor_ln124_316_reg_35380_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_316_fu_23932_p2[0]),
        .Q(xor_ln124_316_reg_35380[0]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35380_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_316_fu_23932_p2[1]),
        .Q(xor_ln124_316_reg_35380[1]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35380_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_316_fu_23932_p2[2]),
        .Q(xor_ln124_316_reg_35380[2]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35380_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_316_fu_23932_p2[3]),
        .Q(xor_ln124_316_reg_35380[3]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35380_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_316_fu_23932_p2[4]),
        .Q(xor_ln124_316_reg_35380[4]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35380_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_316_fu_23932_p2[5]),
        .Q(xor_ln124_316_reg_35380[5]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35380_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_316_fu_23932_p2[6]),
        .Q(xor_ln124_316_reg_35380[6]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35380_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_316_fu_23932_p2[7]),
        .Q(xor_ln124_316_reg_35380[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[1]_i_1 
       (.I0(xor_ln124_253_reg_34736[1]),
        .I1(reg_2412[1]),
        .I2(x_assign_208_reg_35227[1]),
        .I3(\xor_ln124_317_reg_35385[1]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[1]),
        .I5(x_assign_208_reg_35227[7]),
        .O(xor_ln124_317_fu_23960_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[1]_i_2 
       (.I0(reg_2444[1]),
        .I1(x_assign_213_reg_35265[1]),
        .I2(x_assign_230_reg_35313[1]),
        .I3(x_assign_228_reg_35291[1]),
        .I4(or_ln134_154_fu_23876_p3[1]),
        .I5(or_ln134_153_fu_23870_p3[1]),
        .O(\xor_ln124_317_reg_35385[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[3]_i_1 
       (.I0(xor_ln124_253_reg_34736[3]),
        .I1(reg_2412[3]),
        .I2(x_assign_208_reg_35227[3]),
        .I3(\xor_ln124_317_reg_35385[3]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[3]),
        .I5(or_ln134_139_fu_23682_p3[3]),
        .O(xor_ln124_317_fu_23960_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[3]_i_2 
       (.I0(reg_2444[3]),
        .I1(x_assign_213_reg_35265[3]),
        .I2(x_assign_230_reg_35313[3]),
        .I3(x_assign_228_reg_35291[3]),
        .I4(or_ln134_154_fu_23876_p3[3]),
        .I5(or_ln134_153_fu_23870_p3[3]),
        .O(\xor_ln124_317_reg_35385[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[6]_i_1 
       (.I0(xor_ln124_253_reg_34736[6]),
        .I1(reg_2412[6]),
        .I2(x_assign_208_reg_35227[6]),
        .I3(\xor_ln124_317_reg_35385[6]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[6]),
        .I5(x_assign_208_reg_35227[4]),
        .O(xor_ln124_317_fu_23960_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[6]_i_2 
       (.I0(reg_2444[6]),
        .I1(x_assign_213_reg_35265[6]),
        .I2(x_assign_230_reg_35313[6]),
        .I3(or_ln134_154_fu_23876_p3[7]),
        .I4(or_ln134_154_fu_23876_p3[6]),
        .I5(or_ln134_153_fu_23870_p3[6]),
        .O(\xor_ln124_317_reg_35385[6]_i_2_n_0 ));
  FDRE \xor_ln124_317_reg_35385_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_317_fu_23960_p2[0]),
        .Q(xor_ln124_317_reg_35385[0]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35385_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_317_fu_23960_p2[1]),
        .Q(xor_ln124_317_reg_35385[1]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35385_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_317_fu_23960_p2[2]),
        .Q(xor_ln124_317_reg_35385[2]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35385_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_317_fu_23960_p2[3]),
        .Q(xor_ln124_317_reg_35385[3]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35385_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_317_fu_23960_p2[4]),
        .Q(xor_ln124_317_reg_35385[4]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35385_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_317_fu_23960_p2[5]),
        .Q(xor_ln124_317_reg_35385[5]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35385_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_317_fu_23960_p2[6]),
        .Q(xor_ln124_317_reg_35385[6]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35385_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_317_fu_23960_p2[7]),
        .Q(xor_ln124_317_reg_35385[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[1]_i_1 
       (.I0(\reg_2419_reg_n_0_[1] ),
        .I1(xor_ln124_254_reg_34742[1]),
        .I2(x_assign_208_reg_35227[1]),
        .I3(\xor_ln124_318_reg_35390[1]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[1]),
        .I5(x_assign_213_reg_35265[7]),
        .O(xor_ln124_318_fu_23988_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[1]_i_2 
       (.I0(\reg_2459_reg_n_0_[1] ),
        .I1(x_assign_213_reg_35265[1]),
        .I2(x_assign_229_reg_35297[1]),
        .I3(x_assign_231_reg_35329[1]),
        .I4(or_ln134_154_fu_23876_p3[1]),
        .I5(or_ln134_153_fu_23870_p3[1]),
        .O(\xor_ln124_318_reg_35390[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[3]_i_1 
       (.I0(\reg_2419_reg_n_0_[3] ),
        .I1(xor_ln124_254_reg_34742[3]),
        .I2(x_assign_208_reg_35227[3]),
        .I3(\xor_ln124_318_reg_35390[3]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[3]),
        .I5(or_ln134_141_fu_23694_p3[3]),
        .O(xor_ln124_318_fu_23988_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[3]_i_2 
       (.I0(\reg_2459_reg_n_0_[3] ),
        .I1(x_assign_213_reg_35265[3]),
        .I2(x_assign_229_reg_35297[3]),
        .I3(x_assign_231_reg_35329[3]),
        .I4(or_ln134_154_fu_23876_p3[3]),
        .I5(or_ln134_153_fu_23870_p3[3]),
        .O(\xor_ln124_318_reg_35390[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[4]_i_1 
       (.I0(\reg_2419_reg_n_0_[4] ),
        .I1(xor_ln124_254_reg_34742[4]),
        .I2(x_assign_208_reg_35227[4]),
        .I3(\xor_ln124_318_reg_35390[4]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[4]),
        .I5(or_ln134_141_fu_23694_p3[4]),
        .O(xor_ln124_318_fu_23988_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[4]_i_2 
       (.I0(\reg_2459_reg_n_0_[4] ),
        .I1(or_ln134_141_fu_23694_p3[6]),
        .I2(x_assign_229_reg_35297[4]),
        .I3(or_ln134_153_fu_23870_p3[5]),
        .I4(or_ln134_154_fu_23876_p3[4]),
        .I5(or_ln134_153_fu_23870_p3[4]),
        .O(\xor_ln124_318_reg_35390[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[5]_i_1 
       (.I0(\reg_2419_reg_n_0_[5] ),
        .I1(xor_ln124_254_reg_34742[5]),
        .I2(x_assign_208_reg_35227[5]),
        .I3(\xor_ln124_318_reg_35390[5]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[5]),
        .I5(or_ln134_141_fu_23694_p3[5]),
        .O(xor_ln124_318_fu_23988_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[5]_i_2 
       (.I0(\reg_2459_reg_n_0_[5] ),
        .I1(or_ln134_141_fu_23694_p3[7]),
        .I2(x_assign_229_reg_35297[5]),
        .I3(or_ln134_153_fu_23870_p3[6]),
        .I4(or_ln134_154_fu_23876_p3[5]),
        .I5(or_ln134_153_fu_23870_p3[5]),
        .O(\xor_ln124_318_reg_35390[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[6]_i_1 
       (.I0(\reg_2419_reg_n_0_[6] ),
        .I1(xor_ln124_254_reg_34742[6]),
        .I2(x_assign_208_reg_35227[6]),
        .I3(\xor_ln124_318_reg_35390[6]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[6]),
        .I5(or_ln134_141_fu_23694_p3[6]),
        .O(xor_ln124_318_fu_23988_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[6]_i_2 
       (.I0(\reg_2459_reg_n_0_[6] ),
        .I1(x_assign_213_reg_35265[6]),
        .I2(x_assign_229_reg_35297[6]),
        .I3(or_ln134_153_fu_23870_p3[7]),
        .I4(or_ln134_154_fu_23876_p3[6]),
        .I5(or_ln134_153_fu_23870_p3[6]),
        .O(\xor_ln124_318_reg_35390[6]_i_2_n_0 ));
  FDRE \xor_ln124_318_reg_35390_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_318_fu_23988_p2[0]),
        .Q(xor_ln124_318_reg_35390[0]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_35390_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_318_fu_23988_p2[1]),
        .Q(xor_ln124_318_reg_35390[1]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_35390_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_318_fu_23988_p2[2]),
        .Q(xor_ln124_318_reg_35390[2]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_35390_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_318_fu_23988_p2[3]),
        .Q(xor_ln124_318_reg_35390[3]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_35390_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_318_fu_23988_p2[4]),
        .Q(xor_ln124_318_reg_35390[4]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_35390_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_318_fu_23988_p2[5]),
        .Q(xor_ln124_318_reg_35390[5]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_35390_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_318_fu_23988_p2[6]),
        .Q(xor_ln124_318_reg_35390[6]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_35390_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_318_fu_23988_p2[7]),
        .Q(xor_ln124_318_reg_35390[7]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_32521_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_4095_p2[0]),
        .Q(xor_ln124_31_reg_32521[0]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_32521_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_4095_p2[1]),
        .Q(xor_ln124_31_reg_32521[1]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_32521_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_4095_p2[2]),
        .Q(xor_ln124_31_reg_32521[2]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_32521_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_4095_p2[3]),
        .Q(xor_ln124_31_reg_32521[3]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_32521_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_4095_p2[4]),
        .Q(xor_ln124_31_reg_32521[4]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_32521_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_4095_p2[5]),
        .Q(xor_ln124_31_reg_32521[5]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_32521_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_4095_p2[6]),
        .Q(xor_ln124_31_reg_32521[6]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_32521_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_4095_p2[7]),
        .Q(xor_ln124_31_reg_32521[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[2]_i_1 
       (.I0(reg_2412[2]),
        .I1(reg_2444[2]),
        .I2(or_ln134_148_fu_24820_p3[2]),
        .I3(\xor_ln124_331_reg_35563[2]_i_2_n_0 ),
        .I4(xor_ln124_267_reg_34852[2]),
        .I5(or_ln134_147_fu_24814_p3[2]),
        .O(xor_ln124_331_fu_25036_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[2]_i_2 
       (.I0(x_assign_222_reg_35431[2]),
        .I1(x_assign_223_reg_35437[2]),
        .I2(or_ln134_159_fu_24990_p3[2]),
        .I3(or_ln134_160_fu_24996_p3[2]),
        .I4(x_assign_242_reg_35501[2]),
        .I5(x_assign_240_reg_35479[2]),
        .O(\xor_ln124_331_reg_35563[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[4]_i_1 
       (.I0(reg_2412[4]),
        .I1(reg_2444[4]),
        .I2(or_ln134_148_fu_24820_p3[4]),
        .I3(\xor_ln124_331_reg_35563[4]_i_2_n_0 ),
        .I4(xor_ln124_267_reg_34852[4]),
        .I5(or_ln134_147_fu_24814_p3[4]),
        .O(xor_ln124_331_fu_25036_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[4]_i_2 
       (.I0(x_assign_222_reg_35431[4]),
        .I1(or_ln134_148_fu_24820_p3[6]),
        .I2(or_ln134_159_fu_24990_p3[4]),
        .I3(or_ln134_160_fu_24996_p3[4]),
        .I4(or_ln134_160_fu_24996_p3[5]),
        .I5(x_assign_240_reg_35479[4]),
        .O(\xor_ln124_331_reg_35563[4]_i_2_n_0 ));
  FDRE \xor_ln124_331_reg_35563_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25036_p2[0]),
        .Q(xor_ln124_331_reg_35563[0]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35563_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25036_p2[1]),
        .Q(xor_ln124_331_reg_35563[1]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35563_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25036_p2[2]),
        .Q(xor_ln124_331_reg_35563[2]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35563_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25036_p2[3]),
        .Q(xor_ln124_331_reg_35563[3]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35563_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25036_p2[4]),
        .Q(xor_ln124_331_reg_35563[4]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35563_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25036_p2[5]),
        .Q(xor_ln124_331_reg_35563[5]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35563_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25036_p2[6]),
        .Q(xor_ln124_331_reg_35563[6]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35563_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25036_p2[7]),
        .Q(xor_ln124_331_reg_35563[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[3]_i_1 
       (.I0(xor_ln124_268_reg_34858[3]),
        .I1(\reg_2459_reg_n_0_[3] ),
        .I2(or_ln134_150_fu_24832_p3[3]),
        .I3(\xor_ln124_332_reg_35568[3]_i_2_n_0 ),
        .I4(\reg_2419_reg_n_0_[3] ),
        .I5(or_ln134_149_fu_24826_p3[3]),
        .O(xor_ln124_332_fu_25064_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[3]_i_2 
       (.I0(x_assign_222_reg_35431[3]),
        .I1(x_assign_223_reg_35437[3]),
        .I2(or_ln134_159_fu_24990_p3[3]),
        .I3(or_ln134_160_fu_24996_p3[3]),
        .I4(x_assign_243_reg_35517[3]),
        .I5(x_assign_241_reg_35485[3]),
        .O(\xor_ln124_332_reg_35568[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[6]_i_1 
       (.I0(xor_ln124_268_reg_34858[6]),
        .I1(\reg_2459_reg_n_0_[6] ),
        .I2(x_assign_222_reg_35431[4]),
        .I3(\xor_ln124_332_reg_35568[6]_i_2_n_0 ),
        .I4(\reg_2419_reg_n_0_[6] ),
        .I5(or_ln134_149_fu_24826_p3[6]),
        .O(xor_ln124_332_fu_25064_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[6]_i_2 
       (.I0(x_assign_222_reg_35431[6]),
        .I1(x_assign_223_reg_35437[6]),
        .I2(or_ln134_159_fu_24990_p3[6]),
        .I3(or_ln134_160_fu_24996_p3[6]),
        .I4(or_ln134_161_fu_25002_p3[7]),
        .I5(or_ln134_159_fu_24990_p3[7]),
        .O(\xor_ln124_332_reg_35568[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[7]_i_1 
       (.I0(xor_ln124_268_reg_34858[7]),
        .I1(\reg_2459_reg_n_0_[7] ),
        .I2(x_assign_222_reg_35431[5]),
        .I3(\xor_ln124_332_reg_35568[7]_i_2_n_0 ),
        .I4(\reg_2419_reg_n_0_[7] ),
        .I5(or_ln134_149_fu_24826_p3[7]),
        .O(xor_ln124_332_fu_25064_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[7]_i_2 
       (.I0(x_assign_222_reg_35431[7]),
        .I1(x_assign_223_reg_35437[7]),
        .I2(or_ln134_159_fu_24990_p3[7]),
        .I3(or_ln134_160_fu_24996_p3[7]),
        .I4(x_assign_243_reg_35517[7]),
        .I5(or_ln134_159_fu_24990_p3[0]),
        .O(\xor_ln124_332_reg_35568[7]_i_2_n_0 ));
  FDRE \xor_ln124_332_reg_35568_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25064_p2[0]),
        .Q(xor_ln124_332_reg_35568[0]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35568_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25064_p2[1]),
        .Q(xor_ln124_332_reg_35568[1]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35568_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25064_p2[2]),
        .Q(xor_ln124_332_reg_35568[2]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35568_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25064_p2[3]),
        .Q(xor_ln124_332_reg_35568[3]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35568_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25064_p2[4]),
        .Q(xor_ln124_332_reg_35568[4]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35568_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25064_p2[5]),
        .Q(xor_ln124_332_reg_35568[5]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35568_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25064_p2[6]),
        .Q(xor_ln124_332_reg_35568[6]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35568_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25064_p2[7]),
        .Q(xor_ln124_332_reg_35568[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[1]_i_1 
       (.I0(xor_ln124_269_reg_34864[1]),
        .I1(\reg_2452_reg_n_0_[1] ),
        .I2(x_assign_223_reg_35437[7]),
        .I3(\xor_ln124_333_reg_35573[1]_i_2_n_0 ),
        .I4(\reg_2427_reg_n_0_[1] ),
        .I5(or_ln134_147_fu_24814_p3[1]),
        .O(xor_ln124_333_fu_25092_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[1]_i_2 
       (.I0(x_assign_225_reg_35453[1]),
        .I1(x_assign_220_reg_35415[1]),
        .I2(x_assign_242_reg_35501[1]),
        .I3(x_assign_240_reg_35479[1]),
        .I4(or_ln134_161_fu_25002_p3[1]),
        .I5(x_assign_240_reg_35479[0]),
        .O(\xor_ln124_333_reg_35573[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[2]_i_1 
       (.I0(xor_ln124_269_reg_34864[2]),
        .I1(\reg_2452_reg_n_0_[2] ),
        .I2(or_ln134_148_fu_24820_p3[2]),
        .I3(\xor_ln124_333_reg_35573[2]_i_2_n_0 ),
        .I4(\reg_2427_reg_n_0_[2] ),
        .I5(or_ln134_147_fu_24814_p3[2]),
        .O(xor_ln124_333_fu_25092_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[2]_i_2 
       (.I0(x_assign_225_reg_35453[2]),
        .I1(x_assign_220_reg_35415[2]),
        .I2(x_assign_242_reg_35501[2]),
        .I3(x_assign_240_reg_35479[2]),
        .I4(or_ln134_161_fu_25002_p3[2]),
        .I5(or_ln134_162_fu_25008_p3[2]),
        .O(\xor_ln124_333_reg_35573[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[3]_i_1 
       (.I0(xor_ln124_269_reg_34864[3]),
        .I1(\reg_2452_reg_n_0_[3] ),
        .I2(or_ln134_148_fu_24820_p3[3]),
        .I3(\xor_ln124_333_reg_35573[3]_i_2_n_0 ),
        .I4(\reg_2427_reg_n_0_[3] ),
        .I5(or_ln134_147_fu_24814_p3[3]),
        .O(xor_ln124_333_fu_25092_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[3]_i_2 
       (.I0(x_assign_225_reg_35453[3]),
        .I1(x_assign_220_reg_35415[3]),
        .I2(x_assign_242_reg_35501[3]),
        .I3(x_assign_240_reg_35479[3]),
        .I4(or_ln134_161_fu_25002_p3[3]),
        .I5(or_ln134_162_fu_25008_p3[3]),
        .O(\xor_ln124_333_reg_35573[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[4]_i_1 
       (.I0(xor_ln124_269_reg_34864[4]),
        .I1(\reg_2452_reg_n_0_[4] ),
        .I2(or_ln134_148_fu_24820_p3[4]),
        .I3(\xor_ln124_333_reg_35573[4]_i_2_n_0 ),
        .I4(\reg_2427_reg_n_0_[4] ),
        .I5(or_ln134_147_fu_24814_p3[4]),
        .O(xor_ln124_333_fu_25092_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[4]_i_2 
       (.I0(or_ln134_149_fu_24826_p3[6]),
        .I1(or_ln134_147_fu_24814_p3[6]),
        .I2(or_ln134_160_fu_24996_p3[5]),
        .I3(x_assign_240_reg_35479[4]),
        .I4(or_ln134_161_fu_25002_p3[4]),
        .I5(or_ln134_162_fu_25008_p3[4]),
        .O(\xor_ln124_333_reg_35573[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[6]_i_1 
       (.I0(xor_ln124_269_reg_34864[6]),
        .I1(\reg_2452_reg_n_0_[6] ),
        .I2(or_ln134_148_fu_24820_p3[6]),
        .I3(\xor_ln124_333_reg_35573[6]_i_2_n_0 ),
        .I4(\reg_2427_reg_n_0_[6] ),
        .I5(or_ln134_147_fu_24814_p3[6]),
        .O(xor_ln124_333_fu_25092_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[6]_i_2 
       (.I0(x_assign_225_reg_35453[6]),
        .I1(or_ln134_147_fu_24814_p3[0]),
        .I2(or_ln134_160_fu_24996_p3[7]),
        .I3(x_assign_240_reg_35479[6]),
        .I4(or_ln134_161_fu_25002_p3[6]),
        .I5(x_assign_240_reg_35479[5]),
        .O(\xor_ln124_333_reg_35573[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[7]_i_1 
       (.I0(xor_ln124_269_reg_34864[7]),
        .I1(\reg_2452_reg_n_0_[7] ),
        .I2(or_ln134_148_fu_24820_p3[7]),
        .I3(\xor_ln124_333_reg_35573[7]_i_2_n_0 ),
        .I4(\reg_2427_reg_n_0_[7] ),
        .I5(or_ln134_147_fu_24814_p3[7]),
        .O(xor_ln124_333_fu_25092_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[7]_i_2 
       (.I0(x_assign_225_reg_35453[7]),
        .I1(or_ln134_147_fu_24814_p3[1]),
        .I2(x_assign_242_reg_35501[7]),
        .I3(x_assign_240_reg_35479[7]),
        .I4(or_ln134_161_fu_25002_p3[7]),
        .I5(x_assign_240_reg_35479[6]),
        .O(\xor_ln124_333_reg_35573[7]_i_2_n_0 ));
  FDRE \xor_ln124_333_reg_35573_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25092_p2[0]),
        .Q(xor_ln124_333_reg_35573[0]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35573_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25092_p2[1]),
        .Q(xor_ln124_333_reg_35573[1]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35573_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25092_p2[2]),
        .Q(xor_ln124_333_reg_35573[2]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35573_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25092_p2[3]),
        .Q(xor_ln124_333_reg_35573[3]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35573_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25092_p2[4]),
        .Q(xor_ln124_333_reg_35573[4]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35573_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25092_p2[5]),
        .Q(xor_ln124_333_reg_35573[5]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35573_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25092_p2[6]),
        .Q(xor_ln124_333_reg_35573[6]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35573_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25092_p2[7]),
        .Q(xor_ln124_333_reg_35573[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[1]_i_1 
       (.I0(\reg_2435_reg_n_0_[1] ),
        .I1(xor_ln124_270_reg_34870[1]),
        .I2(x_assign_220_reg_35415[1]),
        .I3(\xor_ln124_334_reg_35578[1]_i_2_n_0 ),
        .I4(x_assign_225_reg_35453[7]),
        .I5(x_assign_222_reg_35431[7]),
        .O(xor_ln124_334_fu_25120_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[1]_i_2 
       (.I0(reg_2468[1]),
        .I1(x_assign_225_reg_35453[1]),
        .I2(x_assign_243_reg_35517[1]),
        .I3(x_assign_241_reg_35485[1]),
        .I4(or_ln134_161_fu_25002_p3[1]),
        .I5(x_assign_240_reg_35479[0]),
        .O(\xor_ln124_334_reg_35578[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[2]_i_1 
       (.I0(\reg_2435_reg_n_0_[2] ),
        .I1(xor_ln124_270_reg_34870[2]),
        .I2(x_assign_220_reg_35415[2]),
        .I3(\xor_ln124_334_reg_35578[2]_i_2_n_0 ),
        .I4(or_ln134_149_fu_24826_p3[2]),
        .I5(or_ln134_150_fu_24832_p3[2]),
        .O(xor_ln124_334_fu_25120_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[2]_i_2 
       (.I0(reg_2468[2]),
        .I1(x_assign_225_reg_35453[2]),
        .I2(x_assign_243_reg_35517[2]),
        .I3(x_assign_241_reg_35485[2]),
        .I4(or_ln134_161_fu_25002_p3[2]),
        .I5(or_ln134_162_fu_25008_p3[2]),
        .O(\xor_ln124_334_reg_35578[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[3]_i_1 
       (.I0(\reg_2435_reg_n_0_[3] ),
        .I1(xor_ln124_270_reg_34870[3]),
        .I2(x_assign_220_reg_35415[3]),
        .I3(\xor_ln124_334_reg_35578[3]_i_2_n_0 ),
        .I4(or_ln134_149_fu_24826_p3[3]),
        .I5(or_ln134_150_fu_24832_p3[3]),
        .O(xor_ln124_334_fu_25120_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[3]_i_2 
       (.I0(reg_2468[3]),
        .I1(x_assign_225_reg_35453[3]),
        .I2(x_assign_243_reg_35517[3]),
        .I3(x_assign_241_reg_35485[3]),
        .I4(or_ln134_161_fu_25002_p3[3]),
        .I5(or_ln134_162_fu_25008_p3[3]),
        .O(\xor_ln124_334_reg_35578[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[4]_i_1 
       (.I0(\reg_2435_reg_n_0_[4] ),
        .I1(xor_ln124_270_reg_34870[4]),
        .I2(or_ln134_147_fu_24814_p3[6]),
        .I3(\xor_ln124_334_reg_35578[4]_i_2_n_0 ),
        .I4(or_ln134_149_fu_24826_p3[4]),
        .I5(or_ln134_150_fu_24832_p3[4]),
        .O(xor_ln124_334_fu_25120_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[4]_i_2 
       (.I0(reg_2468[4]),
        .I1(or_ln134_149_fu_24826_p3[6]),
        .I2(or_ln134_161_fu_25002_p3[5]),
        .I3(or_ln134_159_fu_24990_p3[5]),
        .I4(or_ln134_161_fu_25002_p3[4]),
        .I5(or_ln134_162_fu_25008_p3[4]),
        .O(\xor_ln124_334_reg_35578[4]_i_2_n_0 ));
  FDRE \xor_ln124_334_reg_35578_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_334_fu_25120_p2[0]),
        .Q(xor_ln124_334_reg_35578[0]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_35578_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_334_fu_25120_p2[1]),
        .Q(xor_ln124_334_reg_35578[1]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_35578_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_334_fu_25120_p2[2]),
        .Q(xor_ln124_334_reg_35578[2]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_35578_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_334_fu_25120_p2[3]),
        .Q(xor_ln124_334_reg_35578[3]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_35578_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_334_fu_25120_p2[4]),
        .Q(xor_ln124_334_reg_35578[4]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_35578_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_334_fu_25120_p2[5]),
        .Q(xor_ln124_334_reg_35578[5]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_35578_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_334_fu_25120_p2[6]),
        .Q(xor_ln124_334_reg_35578[6]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_35578_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_334_fu_25120_p2[7]),
        .Q(xor_ln124_334_reg_35578[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[1]_i_1 
       (.I0(\reg_2427_reg_n_0_[1] ),
        .I1(xor_ln124_283_reg_34980[1]),
        .I2(x_assign_235_reg_35625[1]),
        .I3(\xor_ln124_347_reg_35751[1]_i_2_n_0 ),
        .I4(x_assign_235_reg_35625[7]),
        .I5(x_assign_232_reg_35603[7]),
        .O(xor_ln124_347_fu_26168_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[1]_i_2 
       (.I0(\reg_2452_reg_n_0_[1] ),
        .I1(x_assign_234_reg_35619[1]),
        .I2(x_assign_254_reg_35689[1]),
        .I3(x_assign_252_reg_35667[1]),
        .I4(x_assign_254_reg_35689[0]),
        .I5(x_assign_253_reg_35673[0]),
        .O(\xor_ln124_347_reg_35751[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[2]_i_1 
       (.I0(\reg_2427_reg_n_0_[2] ),
        .I1(xor_ln124_283_reg_34980[2]),
        .I2(x_assign_235_reg_35625[2]),
        .I3(\xor_ln124_347_reg_35751[2]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[2]),
        .I5(or_ln134_155_fu_25946_p3[2]),
        .O(xor_ln124_347_fu_26168_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[2]_i_2 
       (.I0(\reg_2452_reg_n_0_[2] ),
        .I1(x_assign_234_reg_35619[2]),
        .I2(x_assign_254_reg_35689[2]),
        .I3(x_assign_252_reg_35667[2]),
        .I4(or_ln134_168_fu_26128_p3[2]),
        .I5(or_ln134_167_fu_26122_p3[2]),
        .O(\xor_ln124_347_reg_35751[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[4]_i_1 
       (.I0(\reg_2427_reg_n_0_[4] ),
        .I1(xor_ln124_283_reg_34980[4]),
        .I2(or_ln134_156_fu_25952_p3[6]),
        .I3(\xor_ln124_347_reg_35751[4]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[4]),
        .I5(or_ln134_155_fu_25946_p3[4]),
        .O(xor_ln124_347_fu_26168_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[4]_i_2 
       (.I0(\reg_2452_reg_n_0_[4] ),
        .I1(or_ln134_158_fu_25964_p3[6]),
        .I2(x_assign_254_reg_35689[4]),
        .I3(or_ln134_170_fu_26140_p3[5]),
        .I4(or_ln134_168_fu_26128_p3[4]),
        .I5(or_ln134_167_fu_26122_p3[4]),
        .O(\xor_ln124_347_reg_35751[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[6]_i_1 
       (.I0(\reg_2427_reg_n_0_[6] ),
        .I1(xor_ln124_283_reg_34980[6]),
        .I2(or_ln134_156_fu_25952_p3[0]),
        .I3(\xor_ln124_347_reg_35751[6]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[6]),
        .I5(x_assign_232_reg_35603[4]),
        .O(xor_ln124_347_fu_26168_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[6]_i_2 
       (.I0(\reg_2452_reg_n_0_[6] ),
        .I1(or_ln134_158_fu_25964_p3[0]),
        .I2(or_ln134_168_fu_26128_p3[7]),
        .I3(or_ln134_170_fu_26140_p3[7]),
        .I4(x_assign_254_reg_35689[5]),
        .I5(x_assign_253_reg_35673[5]),
        .O(\xor_ln124_347_reg_35751[6]_i_2_n_0 ));
  FDRE \xor_ln124_347_reg_35751_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_347_fu_26168_p2[0]),
        .Q(xor_ln124_347_reg_35751[0]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35751_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_347_fu_26168_p2[1]),
        .Q(xor_ln124_347_reg_35751[1]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35751_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_347_fu_26168_p2[2]),
        .Q(xor_ln124_347_reg_35751[2]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35751_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_347_fu_26168_p2[3]),
        .Q(xor_ln124_347_reg_35751[3]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35751_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_347_fu_26168_p2[4]),
        .Q(xor_ln124_347_reg_35751[4]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35751_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_347_fu_26168_p2[5]),
        .Q(xor_ln124_347_reg_35751[5]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35751_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_347_fu_26168_p2[6]),
        .Q(xor_ln124_347_reg_35751[6]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35751_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_347_fu_26168_p2[7]),
        .Q(xor_ln124_347_reg_35751[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[2]_i_1 
       (.I0(\reg_2435_reg_n_0_[2] ),
        .I1(xor_ln124_284_reg_34986[2]),
        .I2(x_assign_235_reg_35625[2]),
        .I3(\xor_ln124_348_reg_35756[2]_i_2_n_0 ),
        .I4(or_ln134_157_fu_25958_p3[2]),
        .I5(or_ln134_158_fu_25964_p3[2]),
        .O(xor_ln124_348_fu_26196_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[2]_i_2 
       (.I0(reg_2468[2]),
        .I1(x_assign_234_reg_35619[2]),
        .I2(x_assign_253_reg_35673[2]),
        .I3(x_assign_255_reg_35705[2]),
        .I4(or_ln134_168_fu_26128_p3[2]),
        .I5(or_ln134_167_fu_26122_p3[2]),
        .O(\xor_ln124_348_reg_35756[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[3]_i_1 
       (.I0(\reg_2435_reg_n_0_[3] ),
        .I1(xor_ln124_284_reg_34986[3]),
        .I2(x_assign_235_reg_35625[3]),
        .I3(\xor_ln124_348_reg_35756[3]_i_2_n_0 ),
        .I4(or_ln134_157_fu_25958_p3[3]),
        .I5(or_ln134_158_fu_25964_p3[3]),
        .O(xor_ln124_348_fu_26196_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[3]_i_2 
       (.I0(reg_2468[3]),
        .I1(x_assign_234_reg_35619[3]),
        .I2(x_assign_253_reg_35673[3]),
        .I3(x_assign_255_reg_35705[3]),
        .I4(or_ln134_168_fu_26128_p3[3]),
        .I5(or_ln134_167_fu_26122_p3[3]),
        .O(\xor_ln124_348_reg_35756[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[7]_i_1 
       (.I0(\reg_2435_reg_n_0_[7] ),
        .I1(xor_ln124_284_reg_34986[7]),
        .I2(x_assign_235_reg_35625[7]),
        .I3(\xor_ln124_348_reg_35756[7]_i_2_n_0 ),
        .I4(or_ln134_157_fu_25958_p3[7]),
        .I5(or_ln134_158_fu_25964_p3[7]),
        .O(xor_ln124_348_fu_26196_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[7]_i_2 
       (.I0(reg_2468[7]),
        .I1(x_assign_234_reg_35619[7]),
        .I2(x_assign_253_reg_35673[7]),
        .I3(x_assign_255_reg_35705[7]),
        .I4(or_ln134_168_fu_26128_p3[7]),
        .I5(or_ln134_167_fu_26122_p3[7]),
        .O(\xor_ln124_348_reg_35756[7]_i_2_n_0 ));
  FDRE \xor_ln124_348_reg_35756_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_348_fu_26196_p2[0]),
        .Q(xor_ln124_348_reg_35756[0]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35756_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_348_fu_26196_p2[1]),
        .Q(xor_ln124_348_reg_35756[1]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35756_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_348_fu_26196_p2[2]),
        .Q(xor_ln124_348_reg_35756[2]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35756_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_348_fu_26196_p2[3]),
        .Q(xor_ln124_348_reg_35756[3]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35756_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_348_fu_26196_p2[4]),
        .Q(xor_ln124_348_reg_35756[4]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35756_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_348_fu_26196_p2[5]),
        .Q(xor_ln124_348_reg_35756[5]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35756_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_348_fu_26196_p2[6]),
        .Q(xor_ln124_348_reg_35756[6]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35756_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_348_fu_26196_p2[7]),
        .Q(xor_ln124_348_reg_35756[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[1]_i_1 
       (.I0(\reg_2459_reg_n_0_[1] ),
        .I1(xor_ln124_285_reg_34992[1]),
        .I2(x_assign_237_reg_35641[1]),
        .I3(\xor_ln124_349_reg_35761[1]_i_2_n_0 ),
        .I4(x_assign_235_reg_35625[7]),
        .I5(x_assign_232_reg_35603[7]),
        .O(xor_ln124_349_fu_26224_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[1]_i_2 
       (.I0(reg_2483[1]),
        .I1(x_assign_232_reg_35603[1]),
        .I2(x_assign_254_reg_35689[1]),
        .I3(x_assign_252_reg_35667[1]),
        .I4(or_ln134_169_fu_26134_p3[1]),
        .I5(or_ln134_170_fu_26140_p3[1]),
        .O(\xor_ln124_349_reg_35761[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[3]_i_1 
       (.I0(\reg_2459_reg_n_0_[3] ),
        .I1(xor_ln124_285_reg_34992[3]),
        .I2(x_assign_237_reg_35641[3]),
        .I3(\xor_ln124_349_reg_35761[3]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[3]),
        .I5(or_ln134_155_fu_25946_p3[3]),
        .O(xor_ln124_349_fu_26224_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[3]_i_2 
       (.I0(reg_2483[3]),
        .I1(x_assign_232_reg_35603[3]),
        .I2(x_assign_254_reg_35689[3]),
        .I3(x_assign_252_reg_35667[3]),
        .I4(or_ln134_169_fu_26134_p3[3]),
        .I5(or_ln134_170_fu_26140_p3[3]),
        .O(\xor_ln124_349_reg_35761[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[4]_i_1 
       (.I0(\reg_2459_reg_n_0_[4] ),
        .I1(xor_ln124_285_reg_34992[4]),
        .I2(or_ln134_157_fu_25958_p3[6]),
        .I3(\xor_ln124_349_reg_35761[4]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[4]),
        .I5(or_ln134_155_fu_25946_p3[4]),
        .O(xor_ln124_349_fu_26224_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[4]_i_2 
       (.I0(reg_2483[4]),
        .I1(x_assign_232_reg_35603[4]),
        .I2(x_assign_254_reg_35689[4]),
        .I3(or_ln134_170_fu_26140_p3[5]),
        .I4(or_ln134_169_fu_26134_p3[4]),
        .I5(or_ln134_170_fu_26140_p3[4]),
        .O(\xor_ln124_349_reg_35761[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[6]_i_1 
       (.I0(\reg_2459_reg_n_0_[6] ),
        .I1(xor_ln124_285_reg_34992[6]),
        .I2(x_assign_237_reg_35641[6]),
        .I3(\xor_ln124_349_reg_35761[6]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[6]),
        .I5(x_assign_232_reg_35603[4]),
        .O(xor_ln124_349_fu_26224_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[6]_i_2 
       (.I0(reg_2483[6]),
        .I1(x_assign_232_reg_35603[6]),
        .I2(or_ln134_168_fu_26128_p3[7]),
        .I3(or_ln134_170_fu_26140_p3[7]),
        .I4(or_ln134_169_fu_26134_p3[6]),
        .I5(or_ln134_170_fu_26140_p3[6]),
        .O(\xor_ln124_349_reg_35761[6]_i_2_n_0 ));
  FDRE \xor_ln124_349_reg_35761_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_349_fu_26224_p2[0]),
        .Q(xor_ln124_349_reg_35761[0]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35761_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_349_fu_26224_p2[1]),
        .Q(xor_ln124_349_reg_35761[1]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35761_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_349_fu_26224_p2[2]),
        .Q(xor_ln124_349_reg_35761[2]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35761_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_349_fu_26224_p2[3]),
        .Q(xor_ln124_349_reg_35761[3]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35761_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_349_fu_26224_p2[4]),
        .Q(xor_ln124_349_reg_35761[4]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35761_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_349_fu_26224_p2[5]),
        .Q(xor_ln124_349_reg_35761[5]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35761_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_349_fu_26224_p2[6]),
        .Q(xor_ln124_349_reg_35761[6]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35761_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_349_fu_26224_p2[7]),
        .Q(xor_ln124_349_reg_35761[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[0]_i_1 
       (.I0(xor_ln124_286_reg_34998[0]),
        .I1(\reg_2476_reg_n_0_[0] ),
        .I2(or_ln134_158_fu_25964_p3[0]),
        .I3(\xor_ln124_350_reg_35766[0]_i_2_n_0 ),
        .I4(reg_2444[0]),
        .I5(x_assign_237_reg_35641[6]),
        .O(xor_ln124_350_fu_26252_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[0]_i_2 
       (.I0(x_assign_232_reg_35603[0]),
        .I1(x_assign_237_reg_35641[0]),
        .I2(x_assign_253_reg_35673[0]),
        .I3(or_ln134_169_fu_26134_p3[1]),
        .I4(x_assign_255_reg_35705[7]),
        .I5(x_assign_252_reg_35667[7]),
        .O(\xor_ln124_350_reg_35766[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[1]_i_1 
       (.I0(xor_ln124_286_reg_34998[1]),
        .I1(\reg_2476_reg_n_0_[1] ),
        .I2(x_assign_234_reg_35619[7]),
        .I3(\xor_ln124_350_reg_35766[1]_i_2_n_0 ),
        .I4(reg_2444[1]),
        .I5(x_assign_237_reg_35641[7]),
        .O(xor_ln124_350_fu_26252_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[1]_i_2 
       (.I0(x_assign_232_reg_35603[1]),
        .I1(x_assign_237_reg_35641[1]),
        .I2(x_assign_253_reg_35673[1]),
        .I3(x_assign_255_reg_35705[1]),
        .I4(or_ln134_169_fu_26134_p3[1]),
        .I5(or_ln134_170_fu_26140_p3[1]),
        .O(\xor_ln124_350_reg_35766[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[4]_i_1 
       (.I0(xor_ln124_286_reg_34998[4]),
        .I1(\reg_2476_reg_n_0_[4] ),
        .I2(or_ln134_158_fu_25964_p3[4]),
        .I3(\xor_ln124_350_reg_35766[4]_i_2_n_0 ),
        .I4(reg_2444[4]),
        .I5(or_ln134_157_fu_25958_p3[4]),
        .O(xor_ln124_350_fu_26252_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[4]_i_2 
       (.I0(x_assign_232_reg_35603[4]),
        .I1(or_ln134_157_fu_25958_p3[6]),
        .I2(x_assign_253_reg_35673[4]),
        .I3(or_ln134_169_fu_26134_p3[5]),
        .I4(or_ln134_169_fu_26134_p3[4]),
        .I5(or_ln134_170_fu_26140_p3[4]),
        .O(\xor_ln124_350_reg_35766[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[5]_i_1 
       (.I0(xor_ln124_286_reg_34998[5]),
        .I1(\reg_2476_reg_n_0_[5] ),
        .I2(or_ln134_158_fu_25964_p3[5]),
        .I3(\xor_ln124_350_reg_35766[5]_i_2_n_0 ),
        .I4(reg_2444[5]),
        .I5(or_ln134_157_fu_25958_p3[5]),
        .O(xor_ln124_350_fu_26252_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[5]_i_2 
       (.I0(or_ln134_155_fu_25946_p3[7]),
        .I1(or_ln134_157_fu_25958_p3[7]),
        .I2(x_assign_253_reg_35673[5]),
        .I3(or_ln134_169_fu_26134_p3[6]),
        .I4(or_ln134_169_fu_26134_p3[5]),
        .I5(or_ln134_170_fu_26140_p3[5]),
        .O(\xor_ln124_350_reg_35766[5]_i_2_n_0 ));
  FDRE \xor_ln124_350_reg_35766_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_350_fu_26252_p2[0]),
        .Q(xor_ln124_350_reg_35766[0]),
        .R(1'b0));
  FDRE \xor_ln124_350_reg_35766_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_350_fu_26252_p2[1]),
        .Q(xor_ln124_350_reg_35766[1]),
        .R(1'b0));
  FDRE \xor_ln124_350_reg_35766_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_350_fu_26252_p2[2]),
        .Q(xor_ln124_350_reg_35766[2]),
        .R(1'b0));
  FDRE \xor_ln124_350_reg_35766_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_350_fu_26252_p2[3]),
        .Q(xor_ln124_350_reg_35766[3]),
        .R(1'b0));
  FDRE \xor_ln124_350_reg_35766_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_350_fu_26252_p2[4]),
        .Q(xor_ln124_350_reg_35766[4]),
        .R(1'b0));
  FDRE \xor_ln124_350_reg_35766_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_350_fu_26252_p2[5]),
        .Q(xor_ln124_350_reg_35766[5]),
        .R(1'b0));
  FDRE \xor_ln124_350_reg_35766_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_350_fu_26252_p2[6]),
        .Q(xor_ln124_350_reg_35766[6]),
        .R(1'b0));
  FDRE \xor_ln124_350_reg_35766_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_350_fu_26252_p2[7]),
        .Q(xor_ln124_350_reg_35766[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[5]_i_1 
       (.I0(xor_ln124_299_reg_35187[5]),
        .I1(\reg_2459_reg_n_0_[5] ),
        .I2(or_ln134_163_fu_27078_p3[5]),
        .I3(\xor_ln124_363_reg_35939[5]_i_2_n_0 ),
        .I4(or_ln134_164_fu_27084_p3[7]),
        .I5(x_assign_246_reg_35807[5]),
        .O(xor_ln124_363_fu_27300_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[5]_i_2 
       (.I0(\reg_2452_reg_n_0_[5] ),
        .I1(or_ln134_164_fu_27084_p3[5]),
        .I2(x_assign_264_reg_35855[5]),
        .I3(or_ln134_176_fu_27260_p3[6]),
        .I4(or_ln134_176_fu_27260_p3[5]),
        .I5(or_ln134_175_fu_27254_p3[5]),
        .O(\xor_ln124_363_reg_35939[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[6]_i_1 
       (.I0(xor_ln124_299_reg_35187[6]),
        .I1(\reg_2459_reg_n_0_[6] ),
        .I2(or_ln134_163_fu_27078_p3[6]),
        .I3(\xor_ln124_363_reg_35939[6]_i_2_n_0 ),
        .I4(x_assign_247_reg_35813[6]),
        .I5(x_assign_246_reg_35807[6]),
        .O(xor_ln124_363_fu_27300_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[6]_i_2 
       (.I0(\reg_2452_reg_n_0_[6] ),
        .I1(or_ln134_164_fu_27084_p3[6]),
        .I2(x_assign_264_reg_35855[6]),
        .I3(or_ln134_176_fu_27260_p3[7]),
        .I4(or_ln134_176_fu_27260_p3[6]),
        .I5(or_ln134_175_fu_27254_p3[6]),
        .O(\xor_ln124_363_reg_35939[6]_i_2_n_0 ));
  FDRE \xor_ln124_363_reg_35939_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27300_p2[0]),
        .Q(xor_ln124_363_reg_35939[0]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35939_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27300_p2[1]),
        .Q(xor_ln124_363_reg_35939[1]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27300_p2[2]),
        .Q(xor_ln124_363_reg_35939[2]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27300_p2[3]),
        .Q(xor_ln124_363_reg_35939[3]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35939_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27300_p2[4]),
        .Q(xor_ln124_363_reg_35939[4]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35939_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27300_p2[5]),
        .Q(xor_ln124_363_reg_35939[5]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35939_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27300_p2[6]),
        .Q(xor_ln124_363_reg_35939[6]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35939_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27300_p2[7]),
        .Q(xor_ln124_363_reg_35939[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[0]_i_1 
       (.I0(\reg_2435_reg_n_0_[0] ),
        .I1(xor_ln124_300_reg_35192[0]),
        .I2(x_assign_249_reg_35829[6]),
        .I3(\xor_ln124_364_reg_35944[0]_i_2_n_0 ),
        .I4(x_assign_247_reg_35813[0]),
        .I5(x_assign_246_reg_35807[0]),
        .O(xor_ln124_364_fu_27328_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[0]_i_2 
       (.I0(\reg_2476_reg_n_0_[0] ),
        .I1(x_assign_246_reg_35807[6]),
        .I2(or_ln134_177_fu_27266_p3[1]),
        .I3(or_ln134_175_fu_27254_p3[1]),
        .I4(x_assign_266_reg_35877[7]),
        .I5(or_ln134_175_fu_27254_p3[0]),
        .O(\xor_ln124_364_reg_35944[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[2]_i_1 
       (.I0(\reg_2435_reg_n_0_[2] ),
        .I1(xor_ln124_300_reg_35192[2]),
        .I2(or_ln134_165_fu_27090_p3[2]),
        .I3(\xor_ln124_364_reg_35944[2]_i_2_n_0 ),
        .I4(x_assign_247_reg_35813[2]),
        .I5(x_assign_246_reg_35807[2]),
        .O(xor_ln124_364_fu_27328_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[2]_i_2 
       (.I0(\reg_2476_reg_n_0_[2] ),
        .I1(or_ln134_166_fu_27096_p3[2]),
        .I2(x_assign_267_reg_35893[2]),
        .I3(x_assign_265_reg_35861[2]),
        .I4(or_ln134_176_fu_27260_p3[2]),
        .I5(or_ln134_175_fu_27254_p3[2]),
        .O(\xor_ln124_364_reg_35944[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[3]_i_1 
       (.I0(\reg_2435_reg_n_0_[3] ),
        .I1(xor_ln124_300_reg_35192[3]),
        .I2(or_ln134_165_fu_27090_p3[3]),
        .I3(\xor_ln124_364_reg_35944[3]_i_2_n_0 ),
        .I4(x_assign_247_reg_35813[3]),
        .I5(x_assign_246_reg_35807[3]),
        .O(xor_ln124_364_fu_27328_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[3]_i_2 
       (.I0(\reg_2476_reg_n_0_[3] ),
        .I1(or_ln134_166_fu_27096_p3[3]),
        .I2(x_assign_267_reg_35893[3]),
        .I3(x_assign_265_reg_35861[3]),
        .I4(or_ln134_176_fu_27260_p3[3]),
        .I5(or_ln134_175_fu_27254_p3[3]),
        .O(\xor_ln124_364_reg_35944[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[7]_i_1 
       (.I0(\reg_2435_reg_n_0_[7] ),
        .I1(xor_ln124_300_reg_35192[7]),
        .I2(or_ln134_165_fu_27090_p3[7]),
        .I3(\xor_ln124_364_reg_35944[7]_i_2_n_0 ),
        .I4(x_assign_247_reg_35813[7]),
        .I5(x_assign_246_reg_35807[7]),
        .O(xor_ln124_364_fu_27328_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[7]_i_2 
       (.I0(\reg_2476_reg_n_0_[7] ),
        .I1(x_assign_246_reg_35807[5]),
        .I2(x_assign_267_reg_35893[7]),
        .I3(or_ln134_175_fu_27254_p3[0]),
        .I4(or_ln134_176_fu_27260_p3[7]),
        .I5(or_ln134_175_fu_27254_p3[7]),
        .O(\xor_ln124_364_reg_35944[7]_i_2_n_0 ));
  FDRE \xor_ln124_364_reg_35944_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27328_p2[0]),
        .Q(xor_ln124_364_reg_35944[0]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35944_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27328_p2[1]),
        .Q(xor_ln124_364_reg_35944[1]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35944_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27328_p2[2]),
        .Q(xor_ln124_364_reg_35944[2]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35944_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27328_p2[3]),
        .Q(xor_ln124_364_reg_35944[3]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35944_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27328_p2[4]),
        .Q(xor_ln124_364_reg_35944[4]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35944_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27328_p2[5]),
        .Q(xor_ln124_364_reg_35944[5]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35944_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27328_p2[6]),
        .Q(xor_ln124_364_reg_35944[6]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35944_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27328_p2[7]),
        .Q(xor_ln124_364_reg_35944[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[3]_i_1 
       (.I0(reg_2468[3]),
        .I1(reg_2483[3]),
        .I2(x_assign_244_reg_35791[3]),
        .I3(\xor_ln124_365_reg_35949[3]_i_2_n_0 ),
        .I4(xor_ln124_301_reg_35197[3]),
        .I5(x_assign_249_reg_35829[3]),
        .O(xor_ln124_365_fu_27356_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[3]_i_2 
       (.I0(or_ln134_164_fu_27084_p3[3]),
        .I1(or_ln134_163_fu_27078_p3[3]),
        .I2(x_assign_264_reg_35855[3]),
        .I3(x_assign_266_reg_35877[3]),
        .I4(or_ln134_177_fu_27266_p3[3]),
        .I5(or_ln134_178_fu_27272_p3[3]),
        .O(\xor_ln124_365_reg_35949[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[6]_i_1 
       (.I0(reg_2468[6]),
        .I1(reg_2483[6]),
        .I2(or_ln134_163_fu_27078_p3[0]),
        .I3(\xor_ln124_365_reg_35949[6]_i_2_n_0 ),
        .I4(xor_ln124_301_reg_35197[6]),
        .I5(x_assign_249_reg_35829[6]),
        .O(xor_ln124_365_fu_27356_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[6]_i_2 
       (.I0(or_ln134_164_fu_27084_p3[6]),
        .I1(or_ln134_163_fu_27078_p3[6]),
        .I2(x_assign_264_reg_35855[6]),
        .I3(or_ln134_176_fu_27260_p3[7]),
        .I4(or_ln134_177_fu_27266_p3[6]),
        .I5(x_assign_264_reg_35855[5]),
        .O(\xor_ln124_365_reg_35949[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[7]_i_1 
       (.I0(reg_2468[7]),
        .I1(reg_2483[7]),
        .I2(or_ln134_163_fu_27078_p3[1]),
        .I3(\xor_ln124_365_reg_35949[7]_i_2_n_0 ),
        .I4(xor_ln124_301_reg_35197[7]),
        .I5(x_assign_249_reg_35829[7]),
        .O(xor_ln124_365_fu_27356_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[7]_i_2 
       (.I0(or_ln134_164_fu_27084_p3[7]),
        .I1(or_ln134_163_fu_27078_p3[7]),
        .I2(x_assign_264_reg_35855[7]),
        .I3(x_assign_266_reg_35877[7]),
        .I4(or_ln134_177_fu_27266_p3[7]),
        .I5(x_assign_264_reg_35855[6]),
        .O(\xor_ln124_365_reg_35949[7]_i_2_n_0 ));
  FDRE \xor_ln124_365_reg_35949_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27356_p2[0]),
        .Q(xor_ln124_365_reg_35949[0]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35949_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27356_p2[1]),
        .Q(xor_ln124_365_reg_35949[1]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35949_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27356_p2[2]),
        .Q(xor_ln124_365_reg_35949[2]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35949_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27356_p2[3]),
        .Q(xor_ln124_365_reg_35949[3]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35949_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27356_p2[4]),
        .Q(xor_ln124_365_reg_35949[4]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35949_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27356_p2[5]),
        .Q(xor_ln124_365_reg_35949[5]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35949_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27356_p2[6]),
        .Q(xor_ln124_365_reg_35949[6]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35949_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27356_p2[7]),
        .Q(xor_ln124_365_reg_35949[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[5]_i_1 
       (.I0(reg_2444[5]),
        .I1(xor_ln124_302_reg_35202[5]),
        .I2(or_ln134_165_fu_27090_p3[5]),
        .I3(\xor_ln124_366_reg_35954[5]_i_2_n_0 ),
        .I4(or_ln134_165_fu_27090_p3[7]),
        .I5(or_ln134_163_fu_27078_p3[7]),
        .O(xor_ln124_366_fu_27384_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[5]_i_2 
       (.I0(reg_2489[5]),
        .I1(or_ln134_166_fu_27096_p3[5]),
        .I2(or_ln134_177_fu_27266_p3[6]),
        .I3(or_ln134_175_fu_27254_p3[6]),
        .I4(or_ln134_177_fu_27266_p3[5]),
        .I5(x_assign_264_reg_35855[4]),
        .O(\xor_ln124_366_reg_35954[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[6]_i_1 
       (.I0(reg_2444[6]),
        .I1(xor_ln124_302_reg_35202[6]),
        .I2(or_ln134_165_fu_27090_p3[6]),
        .I3(\xor_ln124_366_reg_35954[6]_i_2_n_0 ),
        .I4(x_assign_249_reg_35829[6]),
        .I5(or_ln134_163_fu_27078_p3[0]),
        .O(xor_ln124_366_fu_27384_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[6]_i_2 
       (.I0(reg_2489[6]),
        .I1(x_assign_246_reg_35807[4]),
        .I2(or_ln134_177_fu_27266_p3[7]),
        .I3(or_ln134_175_fu_27254_p3[7]),
        .I4(or_ln134_177_fu_27266_p3[6]),
        .I5(x_assign_264_reg_35855[5]),
        .O(\xor_ln124_366_reg_35954[6]_i_2_n_0 ));
  FDRE \xor_ln124_366_reg_35954_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_366_fu_27384_p2[0]),
        .Q(xor_ln124_366_reg_35954[0]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_35954_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_366_fu_27384_p2[1]),
        .Q(xor_ln124_366_reg_35954[1]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_35954_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_366_fu_27384_p2[2]),
        .Q(xor_ln124_366_reg_35954[2]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_35954_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_366_fu_27384_p2[3]),
        .Q(xor_ln124_366_reg_35954[3]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_35954_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_366_fu_27384_p2[4]),
        .Q(xor_ln124_366_reg_35954[4]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_35954_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_366_fu_27384_p2[5]),
        .Q(xor_ln124_366_reg_35954[5]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_35954_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_366_fu_27384_p2[6]),
        .Q(xor_ln124_366_reg_35954[6]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_35954_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_366_fu_27384_p2[7]),
        .Q(xor_ln124_366_reg_35954[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[6]_i_1 
       (.I0(reg_2392[6]),
        .I1(xor_ln124_315_reg_35375[6]),
        .I2(or_ln134_174_fu_28228_p3[0]),
        .I3(\xor_ln124_379_reg_36127[6]_i_2_n_0 ),
        .I4(or_ln134_172_fu_28216_p3[6]),
        .I5(x_assign_256_reg_35979[4]),
        .O(xor_ln124_379_fu_28432_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[6]_i_2 
       (.I0(\reg_2452_reg_n_0_[6] ),
        .I1(or_ln134_172_fu_28216_p3[0]),
        .I2(or_ln134_184_fu_28392_p3[7]),
        .I3(or_ln134_186_fu_28404_p3[7]),
        .I4(x_assign_277_reg_36049[5]),
        .I5(x_assign_278_reg_36065[5]),
        .O(\xor_ln124_379_reg_36127[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[7]_i_1 
       (.I0(reg_2392[7]),
        .I1(xor_ln124_315_reg_35375[7]),
        .I2(x_assign_258_reg_35995[7]),
        .I3(\xor_ln124_379_reg_36127[7]_i_2_n_0 ),
        .I4(or_ln134_172_fu_28216_p3[7]),
        .I5(or_ln134_171_fu_28210_p3[7]),
        .O(xor_ln124_379_fu_28432_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[7]_i_2 
       (.I0(\reg_2452_reg_n_0_[7] ),
        .I1(x_assign_259_reg_36001[7]),
        .I2(x_assign_278_reg_36065[7]),
        .I3(x_assign_276_reg_36043[7]),
        .I4(or_ln134_183_fu_28386_p3[7]),
        .I5(or_ln134_184_fu_28392_p3[7]),
        .O(\xor_ln124_379_reg_36127[7]_i_2_n_0 ));
  FDRE \xor_ln124_379_reg_36127_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_379_fu_28432_p2[0]),
        .Q(xor_ln124_379_reg_36127[0]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36127_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_379_fu_28432_p2[1]),
        .Q(xor_ln124_379_reg_36127[1]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36127_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_379_fu_28432_p2[2]),
        .Q(xor_ln124_379_reg_36127[2]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36127_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_379_fu_28432_p2[3]),
        .Q(xor_ln124_379_reg_36127[3]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36127_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_379_fu_28432_p2[4]),
        .Q(xor_ln124_379_reg_36127[4]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36127_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_379_fu_28432_p2[5]),
        .Q(xor_ln124_379_reg_36127[5]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36127_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_379_fu_28432_p2[6]),
        .Q(xor_ln124_379_reg_36127[6]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36127_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_379_fu_28432_p2[7]),
        .Q(xor_ln124_379_reg_36127[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_37_reg_32686[2]_i_2 
       (.I0(or_ln134_13_fu_5208_p3[2]),
        .I1(or_ln134_14_fu_5214_p3[2]),
        .O(\xor_ln124_37_reg_32686[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_37_reg_32686[3]_i_2 
       (.I0(or_ln134_13_fu_5208_p3[3]),
        .I1(or_ln134_14_fu_5214_p3[3]),
        .O(\xor_ln124_37_reg_32686[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_37_reg_32686[4]_i_2 
       (.I0(or_ln134_13_fu_5208_p3[4]),
        .I1(or_ln134_14_fu_5214_p3[4]),
        .O(\xor_ln124_37_reg_32686[4]_i_2_n_0 ));
  FDRE \xor_ln124_37_reg_32686_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_5242_p2[0]),
        .Q(xor_ln124_37_reg_32686[0]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32686_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_5242_p2[1]),
        .Q(xor_ln124_37_reg_32686[1]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32686_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_5242_p2[2]),
        .Q(xor_ln124_37_reg_32686[2]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32686_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_5242_p2[3]),
        .Q(xor_ln124_37_reg_32686[3]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32686_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_5242_p2[4]),
        .Q(xor_ln124_37_reg_32686[4]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32686_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_5242_p2[5]),
        .Q(xor_ln124_37_reg_32686[5]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32686_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_5242_p2[6]),
        .Q(xor_ln124_37_reg_32686[6]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32686_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_5242_p2[7]),
        .Q(xor_ln124_37_reg_32686[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[0]_i_1 
       (.I0(\reg_2435_reg_n_0_[0] ),
        .I1(xor_ln124_316_reg_35380[0]),
        .I2(x_assign_261_reg_36017[6]),
        .I3(\xor_ln124_380_reg_36132[0]_i_2_n_0 ),
        .I4(x_assign_258_reg_35995[0]),
        .I5(x_assign_259_reg_36001[0]),
        .O(xor_ln124_380_fu_28460_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[0]_i_2 
       (.I0(reg_2468[0]),
        .I1(or_ln134_174_fu_28228_p3[0]),
        .I2(or_ln134_185_fu_28398_p3[1]),
        .I3(x_assign_277_reg_36049[0]),
        .I4(x_assign_277_reg_36049[7]),
        .I5(x_assign_278_reg_36065[7]),
        .O(\xor_ln124_380_reg_36132[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[6]_i_1 
       (.I0(\reg_2435_reg_n_0_[6] ),
        .I1(xor_ln124_316_reg_35380[6]),
        .I2(or_ln134_173_fu_28222_p3[6]),
        .I3(\xor_ln124_380_reg_36132[6]_i_2_n_0 ),
        .I4(or_ln134_174_fu_28228_p3[0]),
        .I5(or_ln134_172_fu_28216_p3[0]),
        .O(xor_ln124_380_fu_28460_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[6]_i_2 
       (.I0(reg_2468[6]),
        .I1(or_ln134_174_fu_28228_p3[6]),
        .I2(or_ln134_185_fu_28398_p3[7]),
        .I3(or_ln134_183_fu_28386_p3[7]),
        .I4(x_assign_277_reg_36049[5]),
        .I5(x_assign_278_reg_36065[5]),
        .O(\xor_ln124_380_reg_36132[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[7]_i_1 
       (.I0(\reg_2435_reg_n_0_[7] ),
        .I1(xor_ln124_316_reg_35380[7]),
        .I2(or_ln134_173_fu_28222_p3[7]),
        .I3(\xor_ln124_380_reg_36132[7]_i_2_n_0 ),
        .I4(x_assign_258_reg_35995[7]),
        .I5(x_assign_259_reg_36001[7]),
        .O(xor_ln124_380_fu_28460_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[7]_i_2 
       (.I0(reg_2468[7]),
        .I1(or_ln134_174_fu_28228_p3[7]),
        .I2(x_assign_279_reg_36081[7]),
        .I3(x_assign_277_reg_36049[7]),
        .I4(or_ln134_183_fu_28386_p3[7]),
        .I5(or_ln134_184_fu_28392_p3[7]),
        .O(\xor_ln124_380_reg_36132[7]_i_2_n_0 ));
  FDRE \xor_ln124_380_reg_36132_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_380_fu_28460_p2[0]),
        .Q(xor_ln124_380_reg_36132[0]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36132_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_380_fu_28460_p2[1]),
        .Q(xor_ln124_380_reg_36132[1]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36132_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_380_fu_28460_p2[2]),
        .Q(xor_ln124_380_reg_36132[2]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36132_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_380_fu_28460_p2[3]),
        .Q(xor_ln124_380_reg_36132[3]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36132_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_380_fu_28460_p2[4]),
        .Q(xor_ln124_380_reg_36132[4]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36132_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_380_fu_28460_p2[5]),
        .Q(xor_ln124_380_reg_36132[5]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36132_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_380_fu_28460_p2[6]),
        .Q(xor_ln124_380_reg_36132[6]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36132_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_380_fu_28460_p2[7]),
        .Q(xor_ln124_380_reg_36132[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[0]_i_1 
       (.I0(xor_ln124_317_reg_35385[0]),
        .I1(reg_2483[0]),
        .I2(x_assign_256_reg_35979[6]),
        .I3(\xor_ln124_381_reg_36137[0]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[0] ),
        .I5(or_ln134_172_fu_28216_p3[0]),
        .O(xor_ln124_381_fu_28488_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[0]_i_2 
       (.I0(x_assign_261_reg_36017[0]),
        .I1(x_assign_256_reg_35979[0]),
        .I2(x_assign_278_reg_36065[0]),
        .I3(or_ln134_186_fu_28404_p3[1]),
        .I4(x_assign_276_reg_36043[7]),
        .I5(x_assign_279_reg_36081[7]),
        .O(\xor_ln124_381_reg_36137[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[1]_i_1 
       (.I0(xor_ln124_317_reg_35385[1]),
        .I1(reg_2483[1]),
        .I2(x_assign_256_reg_35979[7]),
        .I3(\xor_ln124_381_reg_36137[1]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[1] ),
        .I5(x_assign_259_reg_36001[7]),
        .O(xor_ln124_381_fu_28488_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[1]_i_2 
       (.I0(x_assign_261_reg_36017[1]),
        .I1(x_assign_256_reg_35979[1]),
        .I2(x_assign_278_reg_36065[1]),
        .I3(x_assign_276_reg_36043[1]),
        .I4(or_ln134_186_fu_28404_p3[1]),
        .I5(or_ln134_185_fu_28398_p3[1]),
        .O(\xor_ln124_381_reg_36137[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[7]_i_1 
       (.I0(xor_ln124_317_reg_35385[7]),
        .I1(reg_2483[7]),
        .I2(or_ln134_171_fu_28210_p3[7]),
        .I3(\xor_ln124_381_reg_36137[7]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[7] ),
        .I5(or_ln134_172_fu_28216_p3[7]),
        .O(xor_ln124_381_fu_28488_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[7]_i_2 
       (.I0(x_assign_261_reg_36017[7]),
        .I1(x_assign_256_reg_35979[7]),
        .I2(x_assign_278_reg_36065[7]),
        .I3(x_assign_276_reg_36043[7]),
        .I4(or_ln134_186_fu_28404_p3[7]),
        .I5(or_ln134_185_fu_28398_p3[7]),
        .O(\xor_ln124_381_reg_36137[7]_i_2_n_0 ));
  FDRE \xor_ln124_381_reg_36137_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_381_fu_28488_p2[0]),
        .Q(xor_ln124_381_reg_36137[0]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36137_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_381_fu_28488_p2[1]),
        .Q(xor_ln124_381_reg_36137[1]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36137_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_381_fu_28488_p2[2]),
        .Q(xor_ln124_381_reg_36137[2]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36137_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_381_fu_28488_p2[3]),
        .Q(xor_ln124_381_reg_36137[3]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36137_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_381_fu_28488_p2[4]),
        .Q(xor_ln124_381_reg_36137[4]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36137_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_381_fu_28488_p2[5]),
        .Q(xor_ln124_381_reg_36137[5]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36137_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_381_fu_28488_p2[6]),
        .Q(xor_ln124_381_reg_36137[6]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36137_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_381_fu_28488_p2[7]),
        .Q(xor_ln124_381_reg_36137[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[3]_i_1 
       (.I0(xor_ln124_318_reg_35390[3]),
        .I1(\reg_2476_reg_n_0_[3] ),
        .I2(or_ln134_174_fu_28228_p3[3]),
        .I3(\xor_ln124_382_reg_36142[3]_i_2_n_0 ),
        .I4(reg_2444[3]),
        .I5(or_ln134_173_fu_28222_p3[3]),
        .O(xor_ln124_382_fu_28516_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[3]_i_2 
       (.I0(x_assign_261_reg_36017[3]),
        .I1(x_assign_256_reg_35979[3]),
        .I2(x_assign_279_reg_36081[3]),
        .I3(x_assign_277_reg_36049[3]),
        .I4(or_ln134_186_fu_28404_p3[3]),
        .I5(or_ln134_185_fu_28398_p3[3]),
        .O(\xor_ln124_382_reg_36142[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[4]_i_1 
       (.I0(xor_ln124_318_reg_35390[4]),
        .I1(\reg_2476_reg_n_0_[4] ),
        .I2(or_ln134_174_fu_28228_p3[4]),
        .I3(\xor_ln124_382_reg_36142[4]_i_2_n_0 ),
        .I4(reg_2444[4]),
        .I5(or_ln134_173_fu_28222_p3[4]),
        .O(xor_ln124_382_fu_28516_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[4]_i_2 
       (.I0(or_ln134_173_fu_28222_p3[6]),
        .I1(x_assign_256_reg_35979[4]),
        .I2(or_ln134_185_fu_28398_p3[5]),
        .I3(x_assign_277_reg_36049[4]),
        .I4(or_ln134_186_fu_28404_p3[4]),
        .I5(or_ln134_185_fu_28398_p3[4]),
        .O(\xor_ln124_382_reg_36142[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[6]_i_1 
       (.I0(xor_ln124_318_reg_35390[6]),
        .I1(\reg_2476_reg_n_0_[6] ),
        .I2(or_ln134_174_fu_28228_p3[6]),
        .I3(\xor_ln124_382_reg_36142[6]_i_2_n_0 ),
        .I4(reg_2444[6]),
        .I5(or_ln134_173_fu_28222_p3[6]),
        .O(xor_ln124_382_fu_28516_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[6]_i_2 
       (.I0(x_assign_261_reg_36017[6]),
        .I1(x_assign_256_reg_35979[6]),
        .I2(or_ln134_185_fu_28398_p3[7]),
        .I3(or_ln134_183_fu_28386_p3[7]),
        .I4(or_ln134_186_fu_28404_p3[6]),
        .I5(or_ln134_185_fu_28398_p3[6]),
        .O(\xor_ln124_382_reg_36142[6]_i_2_n_0 ));
  FDRE \xor_ln124_382_reg_36142_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_382_fu_28516_p2[0]),
        .Q(xor_ln124_382_reg_36142[0]),
        .R(1'b0));
  FDRE \xor_ln124_382_reg_36142_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_382_fu_28516_p2[1]),
        .Q(xor_ln124_382_reg_36142[1]),
        .R(1'b0));
  FDRE \xor_ln124_382_reg_36142_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_382_fu_28516_p2[2]),
        .Q(xor_ln124_382_reg_36142[2]),
        .R(1'b0));
  FDRE \xor_ln124_382_reg_36142_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_382_fu_28516_p2[3]),
        .Q(xor_ln124_382_reg_36142[3]),
        .R(1'b0));
  FDRE \xor_ln124_382_reg_36142_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_382_fu_28516_p2[4]),
        .Q(xor_ln124_382_reg_36142[4]),
        .R(1'b0));
  FDRE \xor_ln124_382_reg_36142_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_382_fu_28516_p2[5]),
        .Q(xor_ln124_382_reg_36142[5]),
        .R(1'b0));
  FDRE \xor_ln124_382_reg_36142_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_382_fu_28516_p2[6]),
        .Q(xor_ln124_382_reg_36142[6]),
        .R(1'b0));
  FDRE \xor_ln124_382_reg_36142_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_382_fu_28516_p2[7]),
        .Q(xor_ln124_382_reg_36142[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[5]_i_1 
       (.I0(reg_2444[5]),
        .I1(xor_ln124_332_reg_35568[5]),
        .I2(or_ln134_180_fu_29348_p3[7]),
        .I3(\xor_ln124_396_reg_36315[5]_i_2_n_0 ),
        .I4(or_ln134_182_fu_29360_p3[5]),
        .I5(or_ln134_181_fu_29354_p3[5]),
        .O(xor_ln124_396_fu_29593_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[5]_i_2 
       (.I0(\reg_2459_reg_n_0_[5] ),
        .I1(x_assign_270_reg_36183[5]),
        .I2(or_ln134_193_fu_29530_p3[6]),
        .I3(or_ln134_191_fu_29518_p3[6]),
        .I4(or_ln134_192_fu_29524_p3[5]),
        .I5(or_ln134_191_fu_29518_p3[5]),
        .O(\xor_ln124_396_reg_36315[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[6]_i_1 
       (.I0(reg_2444[6]),
        .I1(xor_ln124_332_reg_35568[6]),
        .I2(x_assign_271_reg_36189[6]),
        .I3(\xor_ln124_396_reg_36315[6]_i_2_n_0 ),
        .I4(x_assign_270_reg_36183[4]),
        .I5(or_ln134_181_fu_29354_p3[6]),
        .O(xor_ln124_396_fu_29593_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[6]_i_2 
       (.I0(\reg_2459_reg_n_0_[6] ),
        .I1(x_assign_270_reg_36183[6]),
        .I2(or_ln134_193_fu_29530_p3[7]),
        .I3(or_ln134_191_fu_29518_p3[7]),
        .I4(or_ln134_192_fu_29524_p3[6]),
        .I5(or_ln134_191_fu_29518_p3[6]),
        .O(\xor_ln124_396_reg_36315[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[7]_i_1 
       (.I0(reg_2444[7]),
        .I1(xor_ln124_332_reg_35568[7]),
        .I2(x_assign_271_reg_36189[7]),
        .I3(\xor_ln124_396_reg_36315[7]_i_2_n_0 ),
        .I4(x_assign_270_reg_36183[5]),
        .I5(or_ln134_181_fu_29354_p3[7]),
        .O(xor_ln124_396_fu_29593_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[7]_i_2 
       (.I0(\reg_2459_reg_n_0_[7] ),
        .I1(x_assign_270_reg_36183[7]),
        .I2(x_assign_291_reg_36269[7]),
        .I3(or_ln134_191_fu_29518_p3[0]),
        .I4(or_ln134_192_fu_29524_p3[7]),
        .I5(or_ln134_191_fu_29518_p3[7]),
        .O(\xor_ln124_396_reg_36315[7]_i_2_n_0 ));
  FDRE \xor_ln124_396_reg_36315_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29593_p2[0]),
        .Q(xor_ln124_396_reg_36315[0]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36315_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29593_p2[1]),
        .Q(xor_ln124_396_reg_36315[1]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36315_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29593_p2[2]),
        .Q(xor_ln124_396_reg_36315[2]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36315_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29593_p2[3]),
        .Q(xor_ln124_396_reg_36315[3]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36315_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29593_p2[4]),
        .Q(xor_ln124_396_reg_36315[4]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36315_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29593_p2[5]),
        .Q(xor_ln124_396_reg_36315[5]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36315_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29593_p2[6]),
        .Q(xor_ln124_396_reg_36315[6]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36315_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29593_p2[7]),
        .Q(xor_ln124_396_reg_36315[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[2]_i_1 
       (.I0(xor_ln124_333_reg_35573[2]),
        .I1(reg_2412[2]),
        .I2(x_assign_273_reg_36205[2]),
        .I3(\xor_ln124_397_reg_36320[2]_i_2_n_0 ),
        .I4(or_ln134_179_fu_29342_p3[2]),
        .I5(or_ln134_180_fu_29348_p3[2]),
        .O(xor_ln124_397_fu_29621_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[2]_i_2 
       (.I0(reg_2495[2]),
        .I1(x_assign_268_reg_36167[2]),
        .I2(x_assign_290_reg_36253[2]),
        .I3(x_assign_288_reg_36231[2]),
        .I4(or_ln134_193_fu_29530_p3[2]),
        .I5(or_ln134_194_fu_29536_p3[2]),
        .O(\xor_ln124_397_reg_36320[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[3]_i_1 
       (.I0(xor_ln124_333_reg_35573[3]),
        .I1(reg_2412[3]),
        .I2(x_assign_273_reg_36205[3]),
        .I3(\xor_ln124_397_reg_36320[3]_i_2_n_0 ),
        .I4(or_ln134_179_fu_29342_p3[3]),
        .I5(or_ln134_180_fu_29348_p3[3]),
        .O(xor_ln124_397_fu_29621_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[3]_i_2 
       (.I0(reg_2495[3]),
        .I1(x_assign_268_reg_36167[3]),
        .I2(x_assign_290_reg_36253[3]),
        .I3(x_assign_288_reg_36231[3]),
        .I4(or_ln134_193_fu_29530_p3[3]),
        .I5(or_ln134_194_fu_29536_p3[3]),
        .O(\xor_ln124_397_reg_36320[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[4]_i_1 
       (.I0(xor_ln124_333_reg_35573[4]),
        .I1(reg_2412[4]),
        .I2(or_ln134_181_fu_29354_p3[6]),
        .I3(\xor_ln124_397_reg_36320[4]_i_2_n_0 ),
        .I4(or_ln134_179_fu_29342_p3[4]),
        .I5(or_ln134_180_fu_29348_p3[4]),
        .O(xor_ln124_397_fu_29621_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[4]_i_2 
       (.I0(reg_2495[4]),
        .I1(or_ln134_179_fu_29342_p3[6]),
        .I2(or_ln134_192_fu_29524_p3[5]),
        .I3(x_assign_288_reg_36231[4]),
        .I4(or_ln134_193_fu_29530_p3[4]),
        .I5(or_ln134_194_fu_29536_p3[4]),
        .O(\xor_ln124_397_reg_36320[4]_i_2_n_0 ));
  FDRE \xor_ln124_397_reg_36320_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29621_p2[0]),
        .Q(xor_ln124_397_reg_36320[0]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36320_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29621_p2[1]),
        .Q(xor_ln124_397_reg_36320[1]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36320_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29621_p2[2]),
        .Q(xor_ln124_397_reg_36320[2]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36320_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29621_p2[3]),
        .Q(xor_ln124_397_reg_36320[3]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36320_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29621_p2[4]),
        .Q(xor_ln124_397_reg_36320[4]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36320_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29621_p2[5]),
        .Q(xor_ln124_397_reg_36320[5]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36320_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29621_p2[6]),
        .Q(xor_ln124_397_reg_36320[6]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36320_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29621_p2[7]),
        .Q(xor_ln124_397_reg_36320[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[0]_i_1 
       (.I0(\reg_2452_reg_n_0_[0] ),
        .I1(xor_ln124_334_reg_35578[0]),
        .I2(x_assign_273_reg_36205[0]),
        .I3(\xor_ln124_398_reg_36325[0]_i_2_n_0 ),
        .I4(x_assign_270_reg_36183[6]),
        .I5(x_assign_273_reg_36205[6]),
        .O(xor_ln124_398_fu_29649_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[0]_i_2 
       (.I0(reg_2468[0]),
        .I1(x_assign_268_reg_36167[0]),
        .I2(or_ln134_193_fu_29530_p3[1]),
        .I3(or_ln134_191_fu_29518_p3[1]),
        .I4(x_assign_291_reg_36269[7]),
        .I5(x_assign_288_reg_36231[7]),
        .O(\xor_ln124_398_reg_36325[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[3]_i_1 
       (.I0(\reg_2452_reg_n_0_[3] ),
        .I1(xor_ln124_334_reg_35578[3]),
        .I2(x_assign_273_reg_36205[3]),
        .I3(\xor_ln124_398_reg_36325[3]_i_2_n_0 ),
        .I4(or_ln134_182_fu_29360_p3[3]),
        .I5(or_ln134_181_fu_29354_p3[3]),
        .O(xor_ln124_398_fu_29649_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[3]_i_2 
       (.I0(reg_2468[3]),
        .I1(x_assign_268_reg_36167[3]),
        .I2(x_assign_291_reg_36269[3]),
        .I3(x_assign_289_reg_36237[3]),
        .I4(or_ln134_193_fu_29530_p3[3]),
        .I5(or_ln134_194_fu_29536_p3[3]),
        .O(\xor_ln124_398_reg_36325[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[4]_i_1 
       (.I0(\reg_2452_reg_n_0_[4] ),
        .I1(xor_ln124_334_reg_35578[4]),
        .I2(or_ln134_181_fu_29354_p3[6]),
        .I3(\xor_ln124_398_reg_36325[4]_i_2_n_0 ),
        .I4(or_ln134_182_fu_29360_p3[4]),
        .I5(or_ln134_181_fu_29354_p3[4]),
        .O(xor_ln124_398_fu_29649_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[4]_i_2 
       (.I0(reg_2468[4]),
        .I1(or_ln134_179_fu_29342_p3[6]),
        .I2(or_ln134_193_fu_29530_p3[5]),
        .I3(or_ln134_191_fu_29518_p3[5]),
        .I4(or_ln134_193_fu_29530_p3[4]),
        .I5(or_ln134_194_fu_29536_p3[4]),
        .O(\xor_ln124_398_reg_36325[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[5]_i_1 
       (.I0(\reg_2452_reg_n_0_[5] ),
        .I1(xor_ln124_334_reg_35578[5]),
        .I2(or_ln134_181_fu_29354_p3[7]),
        .I3(\xor_ln124_398_reg_36325[5]_i_2_n_0 ),
        .I4(or_ln134_182_fu_29360_p3[5]),
        .I5(or_ln134_181_fu_29354_p3[5]),
        .O(xor_ln124_398_fu_29649_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[5]_i_2 
       (.I0(reg_2468[5]),
        .I1(or_ln134_179_fu_29342_p3[7]),
        .I2(or_ln134_193_fu_29530_p3[6]),
        .I3(or_ln134_191_fu_29518_p3[6]),
        .I4(or_ln134_193_fu_29530_p3[5]),
        .I5(x_assign_288_reg_36231[4]),
        .O(\xor_ln124_398_reg_36325[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[7]_i_1 
       (.I0(\reg_2452_reg_n_0_[7] ),
        .I1(xor_ln124_334_reg_35578[7]),
        .I2(x_assign_273_reg_36205[7]),
        .I3(\xor_ln124_398_reg_36325[7]_i_2_n_0 ),
        .I4(x_assign_270_reg_36183[5]),
        .I5(or_ln134_181_fu_29354_p3[7]),
        .O(xor_ln124_398_fu_29649_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[7]_i_2 
       (.I0(reg_2468[7]),
        .I1(or_ln134_179_fu_29342_p3[1]),
        .I2(x_assign_291_reg_36269[7]),
        .I3(or_ln134_191_fu_29518_p3[0]),
        .I4(or_ln134_193_fu_29530_p3[7]),
        .I5(x_assign_288_reg_36231[6]),
        .O(\xor_ln124_398_reg_36325[7]_i_2_n_0 ));
  FDRE \xor_ln124_398_reg_36325_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_398_fu_29649_p2[0]),
        .Q(xor_ln124_398_reg_36325[0]),
        .R(1'b0));
  FDRE \xor_ln124_398_reg_36325_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_398_fu_29649_p2[1]),
        .Q(xor_ln124_398_reg_36325[1]),
        .R(1'b0));
  FDRE \xor_ln124_398_reg_36325_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_398_fu_29649_p2[2]),
        .Q(xor_ln124_398_reg_36325[2]),
        .R(1'b0));
  FDRE \xor_ln124_398_reg_36325_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_398_fu_29649_p2[3]),
        .Q(xor_ln124_398_reg_36325[3]),
        .R(1'b0));
  FDRE \xor_ln124_398_reg_36325_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_398_fu_29649_p2[4]),
        .Q(xor_ln124_398_reg_36325[4]),
        .R(1'b0));
  FDRE \xor_ln124_398_reg_36325_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_398_fu_29649_p2[5]),
        .Q(xor_ln124_398_reg_36325[5]),
        .R(1'b0));
  FDRE \xor_ln124_398_reg_36325_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_398_fu_29649_p2[6]),
        .Q(xor_ln124_398_reg_36325[6]),
        .R(1'b0));
  FDRE \xor_ln124_398_reg_36325_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_398_fu_29649_p2[7]),
        .Q(xor_ln124_398_reg_36325[7]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_32691_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_5269_p2[0]),
        .Q(xor_ln124_39_reg_32691[0]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_32691_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_5269_p2[1]),
        .Q(xor_ln124_39_reg_32691[1]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_32691_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_5269_p2[2]),
        .Q(xor_ln124_39_reg_32691[2]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_32691_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_5269_p2[3]),
        .Q(xor_ln124_39_reg_32691[3]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_32691_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_5269_p2[4]),
        .Q(xor_ln124_39_reg_32691[4]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_32691_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_5269_p2[5]),
        .Q(xor_ln124_39_reg_32691[5]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_32691_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_5269_p2[6]),
        .Q(xor_ln124_39_reg_32691[6]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_32691_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_5269_p2[7]),
        .Q(xor_ln124_39_reg_32691[7]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36582_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31356_p2[0]),
        .Q(xor_ln124_404_reg_36582[0]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36582_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31356_p2[1]),
        .Q(xor_ln124_404_reg_36582[1]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36582_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31356_p2[2]),
        .Q(xor_ln124_404_reg_36582[2]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36582_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31356_p2[3]),
        .Q(xor_ln124_404_reg_36582[3]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36582_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31356_p2[4]),
        .Q(xor_ln124_404_reg_36582[4]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36582_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31356_p2[5]),
        .Q(xor_ln124_404_reg_36582[5]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36582_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31356_p2[6]),
        .Q(xor_ln124_404_reg_36582[6]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36582_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31356_p2[7]),
        .Q(xor_ln124_404_reg_36582[7]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36587_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31383_p2[0]),
        .Q(xor_ln124_405_reg_36587[0]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36587_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31383_p2[1]),
        .Q(xor_ln124_405_reg_36587[1]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36587_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31383_p2[2]),
        .Q(xor_ln124_405_reg_36587[2]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36587_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31383_p2[3]),
        .Q(xor_ln124_405_reg_36587[3]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36587_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31383_p2[4]),
        .Q(xor_ln124_405_reg_36587[4]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36587_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31383_p2[5]),
        .Q(xor_ln124_405_reg_36587[5]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36587_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31383_p2[6]),
        .Q(xor_ln124_405_reg_36587[6]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36587_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31383_p2[7]),
        .Q(xor_ln124_405_reg_36587[7]),
        .R(1'b0));
  FDRE \xor_ln124_406_reg_36592_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_406_fu_31410_p2[0]),
        .Q(xor_ln124_406_reg_36592[0]),
        .R(1'b0));
  FDRE \xor_ln124_406_reg_36592_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_406_fu_31410_p2[1]),
        .Q(xor_ln124_406_reg_36592[1]),
        .R(1'b0));
  FDRE \xor_ln124_406_reg_36592_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_406_fu_31410_p2[2]),
        .Q(xor_ln124_406_reg_36592[2]),
        .R(1'b0));
  FDRE \xor_ln124_406_reg_36592_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_406_fu_31410_p2[3]),
        .Q(xor_ln124_406_reg_36592[3]),
        .R(1'b0));
  FDRE \xor_ln124_406_reg_36592_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_406_fu_31410_p2[4]),
        .Q(xor_ln124_406_reg_36592[4]),
        .R(1'b0));
  FDRE \xor_ln124_406_reg_36592_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_406_fu_31410_p2[5]),
        .Q(xor_ln124_406_reg_36592[5]),
        .R(1'b0));
  FDRE \xor_ln124_406_reg_36592_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_406_fu_31410_p2[6]),
        .Q(xor_ln124_406_reg_36592[6]),
        .R(1'b0));
  FDRE \xor_ln124_406_reg_36592_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_406_fu_31410_p2[7]),
        .Q(xor_ln124_406_reg_36592[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_422_reg_36675[0]_i_1 
       (.I0(x_assign_306_reg_36627[6]),
        .I1(or_ln134_205_fu_31950_p3[0]),
        .I2(xor_ln124_1219_reg_36669[0]),
        .I3(xor_ln124_382_reg_36142[0]),
        .I4(reg_2483[0]),
        .O(xor_ln124_422_fu_31978_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_422_reg_36675[1]_i_1 
       (.I0(x_assign_306_reg_36627[7]),
        .I1(or_ln134_205_fu_31950_p3[1]),
        .I2(xor_ln124_1219_reg_36669[1]),
        .I3(xor_ln124_382_reg_36142[1]),
        .I4(reg_2483[1]),
        .O(xor_ln124_422_fu_31978_p2[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_422_reg_36675[2]_i_1 
       (.I0(or_ln134_206_fu_31956_p3[2]),
        .I1(or_ln134_205_fu_31950_p3[2]),
        .I2(xor_ln124_1219_reg_36669[2]),
        .I3(xor_ln124_382_reg_36142[2]),
        .I4(reg_2483[2]),
        .O(xor_ln124_422_fu_31978_p2[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_422_reg_36675[3]_i_1 
       (.I0(or_ln134_206_fu_31956_p3[3]),
        .I1(or_ln134_205_fu_31950_p3[3]),
        .I2(xor_ln124_1219_reg_36669[3]),
        .I3(xor_ln124_382_reg_36142[3]),
        .I4(reg_2483[3]),
        .O(xor_ln124_422_fu_31978_p2[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_422_reg_36675[4]_i_1 
       (.I0(or_ln134_206_fu_31956_p3[4]),
        .I1(or_ln134_205_fu_31950_p3[4]),
        .I2(xor_ln124_1219_reg_36669[4]),
        .I3(xor_ln124_382_reg_36142[4]),
        .I4(reg_2483[4]),
        .O(xor_ln124_422_fu_31978_p2[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_422_reg_36675[5]_i_1 
       (.I0(or_ln134_206_fu_31956_p3[5]),
        .I1(or_ln134_205_fu_31950_p3[5]),
        .I2(xor_ln124_1219_reg_36669[5]),
        .I3(xor_ln124_382_reg_36142[5]),
        .I4(reg_2483[5]),
        .O(xor_ln124_422_fu_31978_p2[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_422_reg_36675[6]_i_1 
       (.I0(or_ln134_206_fu_31956_p3[6]),
        .I1(or_ln134_205_fu_31950_p3[6]),
        .I2(xor_ln124_1219_reg_36669[6]),
        .I3(xor_ln124_382_reg_36142[6]),
        .I4(reg_2483[6]),
        .O(xor_ln124_422_fu_31978_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_422_reg_36675[7]_i_1 
       (.I0(or_ln134_206_fu_31956_p3[7]),
        .I1(or_ln134_205_fu_31950_p3[7]),
        .I2(xor_ln124_1219_reg_36669[7]),
        .I3(xor_ln124_382_reg_36142[7]),
        .I4(reg_2483[7]),
        .O(xor_ln124_422_fu_31978_p2[7]));
  FDRE \xor_ln124_422_reg_36675_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_422_fu_31978_p2[0]),
        .Q(xor_ln124_422_reg_36675[0]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36675_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_422_fu_31978_p2[1]),
        .Q(xor_ln124_422_reg_36675[1]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36675_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_422_fu_31978_p2[2]),
        .Q(xor_ln124_422_reg_36675[2]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36675_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_422_fu_31978_p2[3]),
        .Q(xor_ln124_422_reg_36675[3]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36675_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_422_fu_31978_p2[4]),
        .Q(xor_ln124_422_reg_36675[4]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36675_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_422_fu_31978_p2[5]),
        .Q(xor_ln124_422_reg_36675[5]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36675_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_422_fu_31978_p2[6]),
        .Q(xor_ln124_422_reg_36675[6]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36675_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_422_fu_31978_p2[7]),
        .Q(xor_ln124_422_reg_36675[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_423_reg_36498[0]_i_1 
       (.I0(\reg_2435_reg_n_0_[0] ),
        .I1(or_ln134_202_fu_30669_p3[1]),
        .I2(x_assign_282_reg_36366[0]),
        .I3(xor_ln124_347_reg_35751[0]),
        .I4(x_assign_301_reg_36420[7]),
        .I5(\xor_ln124_423_reg_36498[0]_i_2_n_0 ),
        .O(xor_ln124_423_fu_30703_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[0]_i_2 
       (.I0(x_assign_283_reg_36372[6]),
        .I1(x_assign_283_reg_36372[0]),
        .I2(reg_2405[0]),
        .I3(or_ln134_200_fu_30657_p3[1]),
        .I4(x_assign_280_reg_36350[6]),
        .I5(x_assign_302_reg_36436[7]),
        .O(\xor_ln124_423_reg_36498[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_423_reg_36498[1]_i_1 
       (.I0(\reg_2435_reg_n_0_[1] ),
        .I1(x_assign_300_reg_36414[1]),
        .I2(x_assign_282_reg_36366[1]),
        .I3(xor_ln124_347_reg_35751[1]),
        .I4(or_ln134_199_fu_30651_p3[1]),
        .I5(\xor_ln124_423_reg_36498[1]_i_2_n_0 ),
        .O(xor_ln124_423_fu_30703_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[1]_i_2 
       (.I0(x_assign_283_reg_36372[7]),
        .I1(x_assign_283_reg_36372[1]),
        .I2(reg_2405[1]),
        .I3(x_assign_302_reg_36436[1]),
        .I4(x_assign_280_reg_36350[7]),
        .I5(or_ln134_200_fu_30657_p3[1]),
        .O(\xor_ln124_423_reg_36498[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_423_reg_36498[2]_i_1 
       (.I0(\reg_2435_reg_n_0_[2] ),
        .I1(x_assign_300_reg_36414[2]),
        .I2(x_assign_282_reg_36366[2]),
        .I3(xor_ln124_347_reg_35751[2]),
        .I4(or_ln134_199_fu_30651_p3[2]),
        .I5(\xor_ln124_423_reg_36498[2]_i_2_n_0 ),
        .O(xor_ln124_423_fu_30703_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[2]_i_2 
       (.I0(or_ln134_188_fu_30481_p3[2]),
        .I1(x_assign_283_reg_36372[2]),
        .I2(reg_2405[2]),
        .I3(x_assign_302_reg_36436[2]),
        .I4(or_ln134_187_fu_30475_p3[2]),
        .I5(or_ln134_200_fu_30657_p3[2]),
        .O(\xor_ln124_423_reg_36498[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[3]_i_1 
       (.I0(\reg_2435_reg_n_0_[3] ),
        .I1(x_assign_300_reg_36414[3]),
        .I2(reg_2405[3]),
        .I3(\xor_ln124_423_reg_36498[3]_i_2_n_0 ),
        .I4(or_ln134_199_fu_30651_p3[3]),
        .I5(x_assign_302_reg_36436[3]),
        .O(xor_ln124_423_fu_30703_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[3]_i_2 
       (.I0(x_assign_282_reg_36366[3]),
        .I1(xor_ln124_347_reg_35751[3]),
        .I2(or_ln134_187_fu_30475_p3[3]),
        .I3(or_ln134_200_fu_30657_p3[3]),
        .I4(x_assign_283_reg_36372[3]),
        .I5(or_ln134_188_fu_30481_p3[3]),
        .O(\xor_ln124_423_reg_36498[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[4]_i_1 
       (.I0(\reg_2435_reg_n_0_[4] ),
        .I1(or_ln134_202_fu_30669_p3[5]),
        .I2(reg_2405[4]),
        .I3(\xor_ln124_423_reg_36498[4]_i_2_n_0 ),
        .I4(or_ln134_199_fu_30651_p3[4]),
        .I5(or_ln134_200_fu_30657_p3[5]),
        .O(xor_ln124_423_fu_30703_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[4]_i_2 
       (.I0(or_ln134_190_fu_30493_p3[6]),
        .I1(xor_ln124_347_reg_35751[4]),
        .I2(or_ln134_187_fu_30475_p3[4]),
        .I3(or_ln134_200_fu_30657_p3[4]),
        .I4(or_ln134_188_fu_30481_p3[6]),
        .I5(or_ln134_188_fu_30481_p3[4]),
        .O(\xor_ln124_423_reg_36498[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[5]_i_1 
       (.I0(\reg_2435_reg_n_0_[5] ),
        .I1(or_ln134_202_fu_30669_p3[6]),
        .I2(reg_2405[5]),
        .I3(\xor_ln124_423_reg_36498[5]_i_2_n_0 ),
        .I4(or_ln134_199_fu_30651_p3[5]),
        .I5(or_ln134_200_fu_30657_p3[6]),
        .O(xor_ln124_423_fu_30703_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[5]_i_2 
       (.I0(or_ln134_190_fu_30493_p3[7]),
        .I1(xor_ln124_347_reg_35751[5]),
        .I2(or_ln134_187_fu_30475_p3[5]),
        .I3(or_ln134_200_fu_30657_p3[5]),
        .I4(or_ln134_188_fu_30481_p3[7]),
        .I5(or_ln134_188_fu_30481_p3[5]),
        .O(\xor_ln124_423_reg_36498[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[6]_i_1 
       (.I0(\reg_2435_reg_n_0_[6] ),
        .I1(or_ln134_202_fu_30669_p3[7]),
        .I2(reg_2405[6]),
        .I3(\xor_ln124_423_reg_36498[6]_i_2_n_0 ),
        .I4(or_ln134_199_fu_30651_p3[6]),
        .I5(or_ln134_200_fu_30657_p3[7]),
        .O(xor_ln124_423_fu_30703_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[6]_i_2 
       (.I0(x_assign_282_reg_36366[6]),
        .I1(xor_ln124_347_reg_35751[6]),
        .I2(or_ln134_187_fu_30475_p3[6]),
        .I3(or_ln134_200_fu_30657_p3[6]),
        .I4(x_assign_283_reg_36372[6]),
        .I5(or_ln134_188_fu_30481_p3[6]),
        .O(\xor_ln124_423_reg_36498[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[7]_i_1 
       (.I0(\reg_2435_reg_n_0_[7] ),
        .I1(x_assign_300_reg_36414[7]),
        .I2(reg_2405[7]),
        .I3(\xor_ln124_423_reg_36498[7]_i_2_n_0 ),
        .I4(or_ln134_199_fu_30651_p3[7]),
        .I5(x_assign_302_reg_36436[7]),
        .O(xor_ln124_423_fu_30703_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36498[7]_i_2 
       (.I0(x_assign_282_reg_36366[7]),
        .I1(xor_ln124_347_reg_35751[7]),
        .I2(or_ln134_187_fu_30475_p3[7]),
        .I3(or_ln134_200_fu_30657_p3[7]),
        .I4(x_assign_283_reg_36372[7]),
        .I5(or_ln134_188_fu_30481_p3[7]),
        .O(\xor_ln124_423_reg_36498[7]_i_2_n_0 ));
  FDRE \xor_ln124_423_reg_36498_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_423_fu_30703_p2[0]),
        .Q(xor_ln124_423_reg_36498[0]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36498_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_423_fu_30703_p2[1]),
        .Q(xor_ln124_423_reg_36498[1]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36498_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_423_fu_30703_p2[2]),
        .Q(xor_ln124_423_reg_36498[2]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36498_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_423_fu_30703_p2[3]),
        .Q(xor_ln124_423_reg_36498[3]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36498_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_423_fu_30703_p2[4]),
        .Q(xor_ln124_423_reg_36498[4]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36498_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_423_fu_30703_p2[5]),
        .Q(xor_ln124_423_reg_36498[5]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36498_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_423_fu_30703_p2[6]),
        .Q(xor_ln124_423_reg_36498[6]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36498_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_423_fu_30703_p2[7]),
        .Q(xor_ln124_423_reg_36498[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[0]_i_1 
       (.I0(\reg_2427_reg_n_0_[0] ),
        .I1(or_ln134_199_fu_30651_p3[1]),
        .I2(xor_ln124_348_reg_35756[0]),
        .I3(\xor_ln124_424_reg_36503[0]_i_2_n_0 ),
        .I4(x_assign_301_reg_36420[7]),
        .I5(reg_2398[0]),
        .O(xor_ln124_424_fu_30737_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[0]_i_2 
       (.I0(x_assign_283_reg_36372[0]),
        .I1(x_assign_282_reg_36366[0]),
        .I2(or_ln134_201_fu_30663_p3[1]),
        .I3(x_assign_302_reg_36436[7]),
        .I4(x_assign_285_reg_36388[6]),
        .I5(x_assign_282_reg_36366[6]),
        .O(\xor_ln124_424_reg_36503[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_424_reg_36503[1]_i_1 
       (.I0(\reg_2427_reg_n_0_[1] ),
        .I1(x_assign_301_reg_36420[1]),
        .I2(x_assign_283_reg_36372[1]),
        .I3(x_assign_282_reg_36366[1]),
        .I4(or_ln134_199_fu_30651_p3[1]),
        .I5(\xor_ln124_424_reg_36503[1]_i_2_n_0 ),
        .O(xor_ln124_424_fu_30737_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[1]_i_2 
       (.I0(x_assign_282_reg_36366[7]),
        .I1(x_assign_285_reg_36388[7]),
        .I2(xor_ln124_348_reg_35756[1]),
        .I3(reg_2398[1]),
        .I4(x_assign_303_reg_36452[1]),
        .I5(or_ln134_200_fu_30657_p3[1]),
        .O(\xor_ln124_424_reg_36503[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_424_reg_36503[2]_i_1 
       (.I0(\reg_2427_reg_n_0_[2] ),
        .I1(x_assign_301_reg_36420[2]),
        .I2(x_assign_283_reg_36372[2]),
        .I3(x_assign_282_reg_36366[2]),
        .I4(or_ln134_199_fu_30651_p3[2]),
        .I5(\xor_ln124_424_reg_36503[2]_i_2_n_0 ),
        .O(xor_ln124_424_fu_30737_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[2]_i_2 
       (.I0(or_ln134_190_fu_30493_p3[2]),
        .I1(or_ln134_189_fu_30487_p3[2]),
        .I2(xor_ln124_348_reg_35756[2]),
        .I3(reg_2398[2]),
        .I4(x_assign_303_reg_36452[2]),
        .I5(or_ln134_200_fu_30657_p3[2]),
        .O(\xor_ln124_424_reg_36503[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[3]_i_1 
       (.I0(\reg_2427_reg_n_0_[3] ),
        .I1(x_assign_301_reg_36420[3]),
        .I2(xor_ln124_348_reg_35756[3]),
        .I3(\xor_ln124_424_reg_36503[3]_i_2_n_0 ),
        .I4(or_ln134_199_fu_30651_p3[3]),
        .I5(reg_2398[3]),
        .O(xor_ln124_424_fu_30737_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[3]_i_2 
       (.I0(x_assign_283_reg_36372[3]),
        .I1(x_assign_282_reg_36366[3]),
        .I2(x_assign_303_reg_36452[3]),
        .I3(or_ln134_200_fu_30657_p3[3]),
        .I4(or_ln134_189_fu_30487_p3[3]),
        .I5(or_ln134_190_fu_30493_p3[3]),
        .O(\xor_ln124_424_reg_36503[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[4]_i_1 
       (.I0(\reg_2427_reg_n_0_[4] ),
        .I1(or_ln134_199_fu_30651_p3[5]),
        .I2(xor_ln124_348_reg_35756[4]),
        .I3(\xor_ln124_424_reg_36503[4]_i_2_n_0 ),
        .I4(or_ln134_199_fu_30651_p3[4]),
        .I5(reg_2398[4]),
        .O(xor_ln124_424_fu_30737_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[4]_i_2 
       (.I0(or_ln134_188_fu_30481_p3[6]),
        .I1(or_ln134_190_fu_30493_p3[6]),
        .I2(or_ln134_201_fu_30663_p3[5]),
        .I3(or_ln134_200_fu_30657_p3[4]),
        .I4(or_ln134_189_fu_30487_p3[4]),
        .I5(or_ln134_190_fu_30493_p3[4]),
        .O(\xor_ln124_424_reg_36503[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[5]_i_1 
       (.I0(\reg_2427_reg_n_0_[5] ),
        .I1(or_ln134_199_fu_30651_p3[6]),
        .I2(xor_ln124_348_reg_35756[5]),
        .I3(\xor_ln124_424_reg_36503[5]_i_2_n_0 ),
        .I4(or_ln134_199_fu_30651_p3[5]),
        .I5(reg_2398[5]),
        .O(xor_ln124_424_fu_30737_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[5]_i_2 
       (.I0(or_ln134_188_fu_30481_p3[7]),
        .I1(or_ln134_190_fu_30493_p3[7]),
        .I2(or_ln134_201_fu_30663_p3[6]),
        .I3(or_ln134_200_fu_30657_p3[5]),
        .I4(or_ln134_189_fu_30487_p3[5]),
        .I5(or_ln134_190_fu_30493_p3[5]),
        .O(\xor_ln124_424_reg_36503[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[6]_i_1 
       (.I0(\reg_2427_reg_n_0_[6] ),
        .I1(or_ln134_199_fu_30651_p3[7]),
        .I2(xor_ln124_348_reg_35756[6]),
        .I3(\xor_ln124_424_reg_36503[6]_i_2_n_0 ),
        .I4(or_ln134_199_fu_30651_p3[6]),
        .I5(reg_2398[6]),
        .O(xor_ln124_424_fu_30737_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[6]_i_2 
       (.I0(x_assign_283_reg_36372[6]),
        .I1(x_assign_282_reg_36366[6]),
        .I2(or_ln134_201_fu_30663_p3[7]),
        .I3(or_ln134_200_fu_30657_p3[6]),
        .I4(or_ln134_189_fu_30487_p3[6]),
        .I5(or_ln134_190_fu_30493_p3[6]),
        .O(\xor_ln124_424_reg_36503[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[7]_i_1 
       (.I0(\reg_2427_reg_n_0_[7] ),
        .I1(x_assign_301_reg_36420[7]),
        .I2(xor_ln124_348_reg_35756[7]),
        .I3(\xor_ln124_424_reg_36503[7]_i_2_n_0 ),
        .I4(or_ln134_199_fu_30651_p3[7]),
        .I5(reg_2398[7]),
        .O(xor_ln124_424_fu_30737_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36503[7]_i_2 
       (.I0(x_assign_283_reg_36372[7]),
        .I1(x_assign_282_reg_36366[7]),
        .I2(x_assign_303_reg_36452[7]),
        .I3(or_ln134_200_fu_30657_p3[7]),
        .I4(or_ln134_189_fu_30487_p3[7]),
        .I5(or_ln134_190_fu_30493_p3[7]),
        .O(\xor_ln124_424_reg_36503[7]_i_2_n_0 ));
  FDRE \xor_ln124_424_reg_36503_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_424_fu_30737_p2[0]),
        .Q(xor_ln124_424_reg_36503[0]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36503_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_424_fu_30737_p2[1]),
        .Q(xor_ln124_424_reg_36503[1]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36503_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_424_fu_30737_p2[2]),
        .Q(xor_ln124_424_reg_36503[2]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36503_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_424_fu_30737_p2[3]),
        .Q(xor_ln124_424_reg_36503[3]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36503_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_424_fu_30737_p2[4]),
        .Q(xor_ln124_424_reg_36503[4]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36503_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_424_fu_30737_p2[5]),
        .Q(xor_ln124_424_reg_36503[5]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36503_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_424_fu_30737_p2[6]),
        .Q(xor_ln124_424_reg_36503[6]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36503_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_424_fu_30737_p2[7]),
        .Q(xor_ln124_424_reg_36503[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_425_reg_36508[0]_i_1 
       (.I0(reg_2444[0]),
        .I1(x_assign_303_reg_36452[7]),
        .I2(reg_2412[0]),
        .I3(xor_ln124_349_reg_35761[0]),
        .I4(x_assign_300_reg_36414[7]),
        .I5(\xor_ln124_425_reg_36508[0]_i_2_n_0 ),
        .O(xor_ln124_425_fu_30771_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[0]_i_2 
       (.I0(x_assign_285_reg_36388[0]),
        .I1(x_assign_280_reg_36350[0]),
        .I2(or_ln134_202_fu_30669_p3[1]),
        .I3(or_ln134_200_fu_30657_p3[1]),
        .I4(x_assign_283_reg_36372[6]),
        .I5(x_assign_280_reg_36350[6]),
        .O(\xor_ln124_425_reg_36508[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[1]_i_1 
       (.I0(reg_2444[1]),
        .I1(or_ln134_201_fu_30663_p3[1]),
        .I2(x_assign_300_reg_36414[1]),
        .I3(clefia_s1_U_n_292),
        .I4(or_ln134_202_fu_30669_p3[1]),
        .I5(x_assign_302_reg_36436[1]),
        .O(xor_ln124_425_fu_30771_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_425_reg_36508[2]_i_1 
       (.I0(reg_2444[2]),
        .I1(or_ln134_201_fu_30663_p3[2]),
        .I2(reg_2412[2]),
        .I3(xor_ln124_349_reg_35761[2]),
        .I4(or_ln134_202_fu_30669_p3[2]),
        .I5(\xor_ln124_425_reg_36508[2]_i_2_n_0 ),
        .O(xor_ln124_425_fu_30771_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[2]_i_2 
       (.I0(x_assign_285_reg_36388[2]),
        .I1(x_assign_280_reg_36350[2]),
        .I2(x_assign_300_reg_36414[2]),
        .I3(x_assign_302_reg_36436[2]),
        .I4(or_ln134_188_fu_30481_p3[2]),
        .I5(or_ln134_187_fu_30475_p3[2]),
        .O(\xor_ln124_425_reg_36508[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[3]_i_1 
       (.I0(reg_2444[3]),
        .I1(or_ln134_201_fu_30663_p3[3]),
        .I2(x_assign_300_reg_36414[3]),
        .I3(clefia_s1_U_n_296),
        .I4(or_ln134_202_fu_30669_p3[3]),
        .I5(x_assign_302_reg_36436[3]),
        .O(xor_ln124_425_fu_30771_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[4]_i_1 
       (.I0(reg_2444[4]),
        .I1(or_ln134_201_fu_30663_p3[4]),
        .I2(or_ln134_202_fu_30669_p3[5]),
        .I3(clefia_s1_U_n_297),
        .I4(or_ln134_202_fu_30669_p3[4]),
        .I5(or_ln134_200_fu_30657_p3[5]),
        .O(xor_ln124_425_fu_30771_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[5]_i_1 
       (.I0(reg_2444[5]),
        .I1(or_ln134_201_fu_30663_p3[5]),
        .I2(or_ln134_202_fu_30669_p3[6]),
        .I3(clefia_s1_U_n_298),
        .I4(or_ln134_202_fu_30669_p3[5]),
        .I5(or_ln134_200_fu_30657_p3[6]),
        .O(xor_ln124_425_fu_30771_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[6]_i_1 
       (.I0(reg_2444[6]),
        .I1(or_ln134_201_fu_30663_p3[6]),
        .I2(or_ln134_202_fu_30669_p3[7]),
        .I3(clefia_s1_U_n_299),
        .I4(or_ln134_202_fu_30669_p3[6]),
        .I5(or_ln134_200_fu_30657_p3[7]),
        .O(xor_ln124_425_fu_30771_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[7]_i_1 
       (.I0(reg_2444[7]),
        .I1(or_ln134_201_fu_30663_p3[7]),
        .I2(x_assign_300_reg_36414[7]),
        .I3(clefia_s1_U_n_300),
        .I4(or_ln134_202_fu_30669_p3[7]),
        .I5(x_assign_302_reg_36436[7]),
        .O(xor_ln124_425_fu_30771_p2[7]));
  FDRE \xor_ln124_425_reg_36508_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_425_fu_30771_p2[0]),
        .Q(xor_ln124_425_reg_36508[0]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36508_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_425_fu_30771_p2[1]),
        .Q(xor_ln124_425_reg_36508[1]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36508_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_425_fu_30771_p2[2]),
        .Q(xor_ln124_425_reg_36508[2]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36508_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_425_fu_30771_p2[3]),
        .Q(xor_ln124_425_reg_36508[3]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36508_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_425_fu_30771_p2[4]),
        .Q(xor_ln124_425_reg_36508[4]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36508_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_425_fu_30771_p2[5]),
        .Q(xor_ln124_425_reg_36508[5]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36508_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_425_fu_30771_p2[6]),
        .Q(xor_ln124_425_reg_36508[6]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36508_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_425_fu_30771_p2[7]),
        .Q(xor_ln124_425_reg_36508[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[0]_i_1 
       (.I0(\reg_2459_reg_n_0_[0] ),
        .I1(x_assign_303_reg_36452[7]),
        .I2(or_ln134_201_fu_30663_p3[1]),
        .I3(clefia_s0_U_n_111),
        .I4(x_assign_300_reg_36414[7]),
        .I5(or_ln134_199_fu_30651_p3[1]),
        .O(xor_ln124_426_fu_30805_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[1]_i_1 
       (.I0(\reg_2459_reg_n_0_[1] ),
        .I1(or_ln134_201_fu_30663_p3[1]),
        .I2(x_assign_303_reg_36452[1]),
        .I3(clefia_s0_U_n_117),
        .I4(or_ln134_202_fu_30669_p3[1]),
        .I5(x_assign_301_reg_36420[1]),
        .O(xor_ln124_426_fu_30805_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_426_reg_36513[2]_i_1 
       (.I0(\reg_2459_reg_n_0_[2] ),
        .I1(or_ln134_201_fu_30663_p3[2]),
        .I2(\reg_2419_reg_n_0_[2] ),
        .I3(xor_ln124_350_reg_35766[2]),
        .I4(or_ln134_202_fu_30669_p3[2]),
        .I5(\xor_ln124_426_reg_36513[2]_i_2_n_0 ),
        .O(xor_ln124_426_fu_30805_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[2]_i_2 
       (.I0(x_assign_285_reg_36388[2]),
        .I1(x_assign_280_reg_36350[2]),
        .I2(x_assign_303_reg_36452[2]),
        .I3(x_assign_301_reg_36420[2]),
        .I4(or_ln134_189_fu_30487_p3[2]),
        .I5(or_ln134_190_fu_30493_p3[2]),
        .O(\xor_ln124_426_reg_36513[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[3]_i_1 
       (.I0(\reg_2459_reg_n_0_[3] ),
        .I1(or_ln134_201_fu_30663_p3[3]),
        .I2(x_assign_303_reg_36452[3]),
        .I3(clefia_s0_U_n_123),
        .I4(or_ln134_202_fu_30669_p3[3]),
        .I5(x_assign_301_reg_36420[3]),
        .O(xor_ln124_426_fu_30805_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[4]_i_1 
       (.I0(\reg_2459_reg_n_0_[4] ),
        .I1(or_ln134_201_fu_30663_p3[4]),
        .I2(or_ln134_201_fu_30663_p3[5]),
        .I3(clefia_s0_U_n_124),
        .I4(or_ln134_202_fu_30669_p3[4]),
        .I5(or_ln134_199_fu_30651_p3[5]),
        .O(xor_ln124_426_fu_30805_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[5]_i_1 
       (.I0(\reg_2459_reg_n_0_[5] ),
        .I1(or_ln134_201_fu_30663_p3[5]),
        .I2(or_ln134_201_fu_30663_p3[6]),
        .I3(clefia_s0_U_n_125),
        .I4(or_ln134_202_fu_30669_p3[5]),
        .I5(or_ln134_199_fu_30651_p3[6]),
        .O(xor_ln124_426_fu_30805_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[6]_i_1 
       (.I0(\reg_2459_reg_n_0_[6] ),
        .I1(or_ln134_201_fu_30663_p3[6]),
        .I2(or_ln134_201_fu_30663_p3[7]),
        .I3(clefia_s0_U_n_126),
        .I4(or_ln134_202_fu_30669_p3[6]),
        .I5(or_ln134_199_fu_30651_p3[7]),
        .O(xor_ln124_426_fu_30805_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[7]_i_1 
       (.I0(\reg_2459_reg_n_0_[7] ),
        .I1(or_ln134_201_fu_30663_p3[7]),
        .I2(x_assign_303_reg_36452[7]),
        .I3(clefia_s0_U_n_127),
        .I4(or_ln134_202_fu_30669_p3[7]),
        .I5(x_assign_301_reg_36420[7]),
        .O(xor_ln124_426_fu_30805_p2[7]));
  FDRE \xor_ln124_426_reg_36513_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30805_p2[0]),
        .Q(xor_ln124_426_reg_36513[0]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36513_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30805_p2[1]),
        .Q(xor_ln124_426_reg_36513[1]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36513_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30805_p2[2]),
        .Q(xor_ln124_426_reg_36513[2]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36513_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30805_p2[3]),
        .Q(xor_ln124_426_reg_36513[3]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36513_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30805_p2[4]),
        .Q(xor_ln124_426_reg_36513[4]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36513_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30805_p2[5]),
        .Q(xor_ln124_426_reg_36513[5]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36513_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30805_p2[6]),
        .Q(xor_ln124_426_reg_36513[6]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36513_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30805_p2[7]),
        .Q(xor_ln124_426_reg_36513[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_427_reg_36680[0]_i_1 
       (.I0(reg_2468[0]),
        .I1(x_assign_306_reg_36627[0]),
        .I2(xor_ln124_379_reg_36127[0]),
        .I3(x_assign_307_reg_36633[6]),
        .I4(or_ln134_203_fu_31938_p3[0]),
        .I5(x_assign_307_reg_36633[0]),
        .O(xor_ln124_427_fu_32011_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_427_reg_36680[1]_i_1 
       (.I0(reg_2468[1]),
        .I1(x_assign_306_reg_36627[1]),
        .I2(xor_ln124_379_reg_36127[1]),
        .I3(x_assign_307_reg_36633[7]),
        .I4(or_ln134_203_fu_31938_p3[1]),
        .I5(x_assign_307_reg_36633[1]),
        .O(xor_ln124_427_fu_32011_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_427_reg_36680[2]_i_1 
       (.I0(reg_2468[2]),
        .I1(x_assign_306_reg_36627[2]),
        .I2(xor_ln124_379_reg_36127[2]),
        .I3(or_ln134_204_fu_31944_p3[2]),
        .I4(or_ln134_203_fu_31938_p3[2]),
        .I5(x_assign_307_reg_36633[2]),
        .O(xor_ln124_427_fu_32011_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_427_reg_36680[3]_i_1 
       (.I0(reg_2468[3]),
        .I1(x_assign_306_reg_36627[3]),
        .I2(xor_ln124_379_reg_36127[3]),
        .I3(or_ln134_204_fu_31944_p3[3]),
        .I4(or_ln134_203_fu_31938_p3[3]),
        .I5(x_assign_307_reg_36633[3]),
        .O(xor_ln124_427_fu_32011_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_427_reg_36680[4]_i_1 
       (.I0(reg_2468[4]),
        .I1(or_ln134_206_fu_31956_p3[6]),
        .I2(xor_ln124_379_reg_36127[4]),
        .I3(or_ln134_204_fu_31944_p3[4]),
        .I4(or_ln134_203_fu_31938_p3[4]),
        .I5(or_ln134_204_fu_31944_p3[6]),
        .O(xor_ln124_427_fu_32011_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_427_reg_36680[5]_i_1 
       (.I0(reg_2468[5]),
        .I1(or_ln134_206_fu_31956_p3[7]),
        .I2(xor_ln124_379_reg_36127[5]),
        .I3(or_ln134_204_fu_31944_p3[5]),
        .I4(or_ln134_203_fu_31938_p3[5]),
        .I5(or_ln134_204_fu_31944_p3[7]),
        .O(xor_ln124_427_fu_32011_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_427_reg_36680[6]_i_1 
       (.I0(reg_2468[6]),
        .I1(x_assign_306_reg_36627[6]),
        .I2(xor_ln124_379_reg_36127[6]),
        .I3(or_ln134_204_fu_31944_p3[6]),
        .I4(or_ln134_203_fu_31938_p3[6]),
        .I5(x_assign_307_reg_36633[6]),
        .O(xor_ln124_427_fu_32011_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_427_reg_36680[7]_i_1 
       (.I0(reg_2468[7]),
        .I1(x_assign_306_reg_36627[7]),
        .I2(xor_ln124_379_reg_36127[7]),
        .I3(or_ln134_204_fu_31944_p3[7]),
        .I4(or_ln134_203_fu_31938_p3[7]),
        .I5(x_assign_307_reg_36633[7]),
        .O(xor_ln124_427_fu_32011_p2[7]));
  FDRE \xor_ln124_427_reg_36680_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_427_fu_32011_p2[0]),
        .Q(xor_ln124_427_reg_36680[0]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36680_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_427_fu_32011_p2[1]),
        .Q(xor_ln124_427_reg_36680[1]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36680_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_427_fu_32011_p2[2]),
        .Q(xor_ln124_427_reg_36680[2]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36680_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_427_fu_32011_p2[3]),
        .Q(xor_ln124_427_reg_36680[3]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36680_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_427_fu_32011_p2[4]),
        .Q(xor_ln124_427_reg_36680[4]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36680_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_427_fu_32011_p2[5]),
        .Q(xor_ln124_427_reg_36680[5]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36680_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_427_fu_32011_p2[6]),
        .Q(xor_ln124_427_reg_36680[6]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36680_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_427_fu_32011_p2[7]),
        .Q(xor_ln124_427_reg_36680[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_428_reg_36685[0]_i_1 
       (.I0(\reg_2452_reg_n_0_[0] ),
        .I1(x_assign_306_reg_36627[0]),
        .I2(x_assign_307_reg_36633[0]),
        .I3(x_assign_306_reg_36627[6]),
        .I4(or_ln134_205_fu_31950_p3[0]),
        .I5(xor_ln124_380_reg_36132[0]),
        .O(xor_ln124_428_fu_32044_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_428_reg_36685[1]_i_1 
       (.I0(\reg_2452_reg_n_0_[1] ),
        .I1(x_assign_306_reg_36627[1]),
        .I2(x_assign_307_reg_36633[1]),
        .I3(x_assign_306_reg_36627[7]),
        .I4(or_ln134_205_fu_31950_p3[1]),
        .I5(xor_ln124_380_reg_36132[1]),
        .O(xor_ln124_428_fu_32044_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_428_reg_36685[2]_i_1 
       (.I0(\reg_2452_reg_n_0_[2] ),
        .I1(x_assign_306_reg_36627[2]),
        .I2(x_assign_307_reg_36633[2]),
        .I3(or_ln134_206_fu_31956_p3[2]),
        .I4(or_ln134_205_fu_31950_p3[2]),
        .I5(xor_ln124_380_reg_36132[2]),
        .O(xor_ln124_428_fu_32044_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_428_reg_36685[3]_i_1 
       (.I0(\reg_2452_reg_n_0_[3] ),
        .I1(x_assign_306_reg_36627[3]),
        .I2(x_assign_307_reg_36633[3]),
        .I3(or_ln134_206_fu_31956_p3[3]),
        .I4(or_ln134_205_fu_31950_p3[3]),
        .I5(xor_ln124_380_reg_36132[3]),
        .O(xor_ln124_428_fu_32044_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_428_reg_36685[4]_i_1 
       (.I0(\reg_2452_reg_n_0_[4] ),
        .I1(or_ln134_206_fu_31956_p3[6]),
        .I2(or_ln134_204_fu_31944_p3[6]),
        .I3(or_ln134_206_fu_31956_p3[4]),
        .I4(or_ln134_205_fu_31950_p3[4]),
        .I5(xor_ln124_380_reg_36132[4]),
        .O(xor_ln124_428_fu_32044_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_428_reg_36685[5]_i_1 
       (.I0(\reg_2452_reg_n_0_[5] ),
        .I1(or_ln134_206_fu_31956_p3[7]),
        .I2(or_ln134_204_fu_31944_p3[7]),
        .I3(or_ln134_206_fu_31956_p3[5]),
        .I4(or_ln134_205_fu_31950_p3[5]),
        .I5(xor_ln124_380_reg_36132[5]),
        .O(xor_ln124_428_fu_32044_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_428_reg_36685[6]_i_1 
       (.I0(\reg_2452_reg_n_0_[6] ),
        .I1(x_assign_306_reg_36627[6]),
        .I2(x_assign_307_reg_36633[6]),
        .I3(or_ln134_206_fu_31956_p3[6]),
        .I4(or_ln134_205_fu_31950_p3[6]),
        .I5(xor_ln124_380_reg_36132[6]),
        .O(xor_ln124_428_fu_32044_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_428_reg_36685[7]_i_1 
       (.I0(\reg_2452_reg_n_0_[7] ),
        .I1(x_assign_306_reg_36627[7]),
        .I2(x_assign_307_reg_36633[7]),
        .I3(or_ln134_206_fu_31956_p3[7]),
        .I4(or_ln134_205_fu_31950_p3[7]),
        .I5(xor_ln124_380_reg_36132[7]),
        .O(xor_ln124_428_fu_32044_p2[7]));
  FDRE \xor_ln124_428_reg_36685_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_428_fu_32044_p2[0]),
        .Q(xor_ln124_428_reg_36685[0]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36685_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_428_fu_32044_p2[1]),
        .Q(xor_ln124_428_reg_36685[1]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36685_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_428_fu_32044_p2[2]),
        .Q(xor_ln124_428_reg_36685[2]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36685_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_428_fu_32044_p2[3]),
        .Q(xor_ln124_428_reg_36685[3]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36685_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_428_fu_32044_p2[4]),
        .Q(xor_ln124_428_reg_36685[4]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36685_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_428_fu_32044_p2[5]),
        .Q(xor_ln124_428_reg_36685[5]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36685_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_428_fu_32044_p2[6]),
        .Q(xor_ln124_428_reg_36685[6]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36685_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_428_fu_32044_p2[7]),
        .Q(xor_ln124_428_reg_36685[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_429_reg_36690[0]_i_1 
       (.I0(\reg_2476_reg_n_0_[0] ),
        .I1(xor_ln124_1219_reg_36669[0]),
        .I2(x_assign_307_reg_36633[6]),
        .I3(or_ln134_203_fu_31938_p3[0]),
        .I4(xor_ln124_381_reg_36137[0]),
        .O(xor_ln124_429_fu_32072_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36690[1]_i_1 
       (.I0(\reg_2476_reg_n_0_[1] ),
        .I1(xor_ln124_1219_reg_36669[1]),
        .I2(x_assign_307_reg_36633[7]),
        .I3(or_ln134_203_fu_31938_p3[1]),
        .I4(xor_ln124_381_reg_36137[1]),
        .O(xor_ln124_429_fu_32072_p2[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36690[2]_i_1 
       (.I0(\reg_2476_reg_n_0_[2] ),
        .I1(xor_ln124_1219_reg_36669[2]),
        .I2(or_ln134_204_fu_31944_p3[2]),
        .I3(or_ln134_203_fu_31938_p3[2]),
        .I4(xor_ln124_381_reg_36137[2]),
        .O(xor_ln124_429_fu_32072_p2[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36690[3]_i_1 
       (.I0(\reg_2476_reg_n_0_[3] ),
        .I1(xor_ln124_1219_reg_36669[3]),
        .I2(or_ln134_204_fu_31944_p3[3]),
        .I3(or_ln134_203_fu_31938_p3[3]),
        .I4(xor_ln124_381_reg_36137[3]),
        .O(xor_ln124_429_fu_32072_p2[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36690[4]_i_1 
       (.I0(\reg_2476_reg_n_0_[4] ),
        .I1(xor_ln124_1219_reg_36669[4]),
        .I2(or_ln134_204_fu_31944_p3[4]),
        .I3(or_ln134_203_fu_31938_p3[4]),
        .I4(xor_ln124_381_reg_36137[4]),
        .O(xor_ln124_429_fu_32072_p2[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36690[5]_i_1 
       (.I0(\reg_2476_reg_n_0_[5] ),
        .I1(xor_ln124_1219_reg_36669[5]),
        .I2(or_ln134_204_fu_31944_p3[5]),
        .I3(or_ln134_203_fu_31938_p3[5]),
        .I4(xor_ln124_381_reg_36137[5]),
        .O(xor_ln124_429_fu_32072_p2[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36690[6]_i_1 
       (.I0(\reg_2476_reg_n_0_[6] ),
        .I1(xor_ln124_1219_reg_36669[6]),
        .I2(or_ln134_204_fu_31944_p3[6]),
        .I3(or_ln134_203_fu_31938_p3[6]),
        .I4(xor_ln124_381_reg_36137[6]),
        .O(xor_ln124_429_fu_32072_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36690[7]_i_1 
       (.I0(\reg_2476_reg_n_0_[7] ),
        .I1(xor_ln124_1219_reg_36669[7]),
        .I2(or_ln134_204_fu_31944_p3[7]),
        .I3(or_ln134_203_fu_31938_p3[7]),
        .I4(xor_ln124_381_reg_36137[7]),
        .O(xor_ln124_429_fu_32072_p2[7]));
  FDRE \xor_ln124_429_reg_36690_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_429_fu_32072_p2[0]),
        .Q(xor_ln124_429_reg_36690[0]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36690_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_429_fu_32072_p2[1]),
        .Q(xor_ln124_429_reg_36690[1]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36690_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_429_fu_32072_p2[2]),
        .Q(xor_ln124_429_reg_36690[2]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36690_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_429_fu_32072_p2[3]),
        .Q(xor_ln124_429_reg_36690[3]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36690_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_429_fu_32072_p2[4]),
        .Q(xor_ln124_429_reg_36690[4]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36690_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_429_fu_32072_p2[5]),
        .Q(xor_ln124_429_reg_36690[5]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36690_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_429_fu_32072_p2[6]),
        .Q(xor_ln124_429_reg_36690[6]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36690_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_429_fu_32072_p2[7]),
        .Q(xor_ln124_429_reg_36690[7]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32344_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3424_p2[0]),
        .Q(xor_ln124_42_reg_32344[0]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32344_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3424_p2[1]),
        .Q(xor_ln124_42_reg_32344[1]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32344_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3424_p2[2]),
        .Q(xor_ln124_42_reg_32344[2]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32344_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3424_p2[3]),
        .Q(xor_ln124_42_reg_32344[3]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32344_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3424_p2[4]),
        .Q(xor_ln124_42_reg_32344[4]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32344_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3424_p2[5]),
        .Q(xor_ln124_42_reg_32344[5]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32344_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3424_p2[6]),
        .Q(xor_ln124_42_reg_32344[6]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32344_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3424_p2[7]),
        .Q(xor_ln124_42_reg_32344[7]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32610_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4820_p2[0]),
        .Q(xor_ln124_44_reg_32610[0]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32610_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4820_p2[1]),
        .Q(xor_ln124_44_reg_32610[1]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32610_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4820_p2[2]),
        .Q(xor_ln124_44_reg_32610[2]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32610_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4820_p2[3]),
        .Q(xor_ln124_44_reg_32610[3]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32610_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4820_p2[4]),
        .Q(xor_ln124_44_reg_32610[4]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32610_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4820_p2[5]),
        .Q(xor_ln124_44_reg_32610[5]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32610_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4820_p2[6]),
        .Q(xor_ln124_44_reg_32610[6]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32610_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4820_p2[7]),
        .Q(xor_ln124_44_reg_32610[7]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4849_p2[0]),
        .Q(xor_ln124_45_reg_32616[0]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4849_p2[1]),
        .Q(xor_ln124_45_reg_32616[1]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4849_p2[2]),
        .Q(xor_ln124_45_reg_32616[2]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4849_p2[3]),
        .Q(xor_ln124_45_reg_32616[3]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4849_p2[4]),
        .Q(xor_ln124_45_reg_32616[4]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32616_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4849_p2[5]),
        .Q(xor_ln124_45_reg_32616[5]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32616_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4849_p2[6]),
        .Q(xor_ln124_45_reg_32616[6]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32616_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4849_p2[7]),
        .Q(xor_ln124_45_reg_32616[7]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32622_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4878_p2[0]),
        .Q(xor_ln124_46_reg_32622[0]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32622_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4878_p2[1]),
        .Q(xor_ln124_46_reg_32622[1]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32622_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4878_p2[2]),
        .Q(xor_ln124_46_reg_32622[2]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32622_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4878_p2[3]),
        .Q(xor_ln124_46_reg_32622[3]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32622_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4878_p2[4]),
        .Q(xor_ln124_46_reg_32622[4]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32622_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4878_p2[5]),
        .Q(xor_ln124_46_reg_32622[5]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32622_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4878_p2[6]),
        .Q(xor_ln124_46_reg_32622[6]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32622_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4878_p2[7]),
        .Q(xor_ln124_46_reg_32622[7]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_32628_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4908_p2[0]),
        .Q(xor_ln124_47_reg_32628[0]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_32628_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4908_p2[1]),
        .Q(xor_ln124_47_reg_32628[1]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_32628_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4908_p2[2]),
        .Q(xor_ln124_47_reg_32628[2]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_32628_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4908_p2[3]),
        .Q(xor_ln124_47_reg_32628[3]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_32628_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4908_p2[4]),
        .Q(xor_ln124_47_reg_32628[4]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_32628_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4908_p2[5]),
        .Q(xor_ln124_47_reg_32628[5]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_32628_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4908_p2[6]),
        .Q(xor_ln124_47_reg_32628[6]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_32628_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4908_p2[7]),
        .Q(xor_ln124_47_reg_32628[7]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32328_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3300_p2[0]),
        .Q(xor_ln124_5_reg_32328[0]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32328_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3300_p2[1]),
        .Q(xor_ln124_5_reg_32328[1]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32328_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3300_p2[2]),
        .Q(xor_ln124_5_reg_32328[2]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32328_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3300_p2[3]),
        .Q(xor_ln124_5_reg_32328[3]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32328_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3300_p2[4]),
        .Q(xor_ln124_5_reg_32328[4]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32328_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3300_p2[5]),
        .Q(xor_ln124_5_reg_32328[5]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32328_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3300_p2[6]),
        .Q(xor_ln124_5_reg_32328[6]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32328_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3300_p2[7]),
        .Q(xor_ln124_5_reg_32328[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[1]_i_1 
       (.I0(reg_2398[1]),
        .I1(x_assign_38_reg_32707[0]),
        .I2(x_assign_19_reg_32675[1]),
        .I3(\xor_ln124_60_reg_32760[1]_i_2_n_0 ),
        .I4(reg_2392[1]),
        .I5(pt_load_reg_32083_pp0_iter1_reg[1]),
        .O(xor_ln124_60_fu_5791_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[1]_i_2 
       (.I0(x_assign_16_reg_32594[7]),
        .I1(x_assign_18_reg_32639[1]),
        .I2(x_assign_36_reg_32696[1]),
        .I3(x_assign_38_reg_32707[1]),
        .I4(or_ln134_12_reg_32680[1]),
        .I5(or_ln134_23_reg_32702[1]),
        .O(\xor_ln124_60_reg_32760[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[3]_i_1 
       (.I0(reg_2398[3]),
        .I1(or_ln134_24_reg_32713[3]),
        .I2(x_assign_19_reg_32675[3]),
        .I3(\xor_ln124_60_reg_32760[3]_i_2_n_0 ),
        .I4(reg_2392[3]),
        .I5(pt_load_reg_32083_pp0_iter1_reg[3]),
        .O(xor_ln124_60_fu_5791_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[3]_i_2 
       (.I0(or_ln134_11_fu_5671_p3[3]),
        .I1(x_assign_18_reg_32639[3]),
        .I2(x_assign_36_reg_32696[3]),
        .I3(x_assign_38_reg_32707[3]),
        .I4(or_ln134_12_reg_32680[3]),
        .I5(or_ln134_23_reg_32702[3]),
        .O(\xor_ln124_60_reg_32760[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[4]_i_1 
       (.I0(reg_2398[4]),
        .I1(or_ln134_24_reg_32713[4]),
        .I2(or_ln134_12_reg_32680[6]),
        .I3(\xor_ln124_60_reg_32760[4]_i_2_n_0 ),
        .I4(reg_2392[4]),
        .I5(pt_load_reg_32083_pp0_iter1_reg[4]),
        .O(xor_ln124_60_fu_5791_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[4]_i_2 
       (.I0(or_ln134_11_fu_5671_p3[4]),
        .I1(x_assign_18_reg_32639[4]),
        .I2(or_ln134_26_reg_32723[5]),
        .I3(x_assign_38_reg_32707[4]),
        .I4(or_ln134_12_reg_32680[4]),
        .I5(or_ln134_23_reg_32702[4]),
        .O(\xor_ln124_60_reg_32760[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[5]_i_1 
       (.I0(reg_2398[5]),
        .I1(x_assign_38_reg_32707[4]),
        .I2(or_ln134_12_reg_32680[7]),
        .I3(\xor_ln124_60_reg_32760[5]_i_2_n_0 ),
        .I4(reg_2392[5]),
        .I5(pt_load_reg_32083_pp0_iter1_reg[5]),
        .O(xor_ln124_60_fu_5791_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[5]_i_2 
       (.I0(or_ln134_11_fu_5671_p3[5]),
        .I1(x_assign_18_reg_32639[5]),
        .I2(or_ln134_26_reg_32723[6]),
        .I3(x_assign_38_reg_32707[5]),
        .I4(or_ln134_12_reg_32680[5]),
        .I5(or_ln134_23_reg_32702[5]),
        .O(\xor_ln124_60_reg_32760[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[6]_i_1 
       (.I0(reg_2398[6]),
        .I1(x_assign_38_reg_32707[5]),
        .I2(or_ln134_12_reg_32680[0]),
        .I3(\xor_ln124_60_reg_32760[6]_i_2_n_0 ),
        .I4(reg_2392[6]),
        .I5(pt_load_reg_32083_pp0_iter1_reg[6]),
        .O(xor_ln124_60_fu_5791_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[6]_i_2 
       (.I0(or_ln134_11_fu_5671_p3[6]),
        .I1(x_assign_18_reg_32639[6]),
        .I2(or_ln134_26_reg_32723[7]),
        .I3(x_assign_38_reg_32707[6]),
        .I4(or_ln134_12_reg_32680[6]),
        .I5(or_ln134_23_reg_32702[6]),
        .O(\xor_ln124_60_reg_32760[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[7]_i_1 
       (.I0(reg_2398[7]),
        .I1(x_assign_38_reg_32707[6]),
        .I2(or_ln134_12_reg_32680[1]),
        .I3(\xor_ln124_60_reg_32760[7]_i_2_n_0 ),
        .I4(reg_2392[7]),
        .I5(pt_load_reg_32083_pp0_iter1_reg[7]),
        .O(xor_ln124_60_fu_5791_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[7]_i_2 
       (.I0(or_ln134_11_fu_5671_p3[7]),
        .I1(x_assign_18_reg_32639[7]),
        .I2(x_assign_36_reg_32696[7]),
        .I3(x_assign_38_reg_32707[7]),
        .I4(or_ln134_12_reg_32680[7]),
        .I5(or_ln134_23_reg_32702[7]),
        .O(\xor_ln124_60_reg_32760[7]_i_2_n_0 ));
  FDRE \xor_ln124_60_reg_32760_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5791_p2[0]),
        .Q(xor_ln124_60_reg_32760[0]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_32760_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5791_p2[1]),
        .Q(xor_ln124_60_reg_32760[1]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_32760_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5791_p2[2]),
        .Q(xor_ln124_60_reg_32760[2]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_32760_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5791_p2[3]),
        .Q(xor_ln124_60_reg_32760[3]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_32760_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5791_p2[4]),
        .Q(xor_ln124_60_reg_32760[4]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_32760_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5791_p2[5]),
        .Q(xor_ln124_60_reg_32760[5]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_32760_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5791_p2[6]),
        .Q(xor_ln124_60_reg_32760[6]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_32760_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5791_p2[7]),
        .Q(xor_ln124_60_reg_32760[7]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_32728_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5635_p2[0]),
        .Q(xor_ln124_61_reg_32728[0]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_32728_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5635_p2[1]),
        .Q(xor_ln124_61_reg_32728[1]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_32728_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5635_p2[2]),
        .Q(xor_ln124_61_reg_32728[2]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_32728_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5635_p2[3]),
        .Q(xor_ln124_61_reg_32728[3]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_32728_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5635_p2[4]),
        .Q(xor_ln124_61_reg_32728[4]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_32728_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5635_p2[5]),
        .Q(xor_ln124_61_reg_32728[5]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_32728_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5635_p2[6]),
        .Q(xor_ln124_61_reg_32728[6]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_32728_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5635_p2[7]),
        .Q(xor_ln124_61_reg_32728[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[0]_i_1 
       (.I0(pt_load_2_reg_32129[0]),
        .I1(reg_2405[0]),
        .I2(x_assign_16_reg_32594[0]),
        .I3(\xor_ln124_62_reg_32765[0]_i_2_n_0 ),
        .I4(x_assign_16_reg_32594[6]),
        .I5(or_ln134_12_reg_32680[0]),
        .O(xor_ln124_62_fu_5817_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[0]_i_2 
       (.I0(x_assign_36_reg_32696[7]),
        .I1(x_assign_21_reg_32548[0]),
        .I2(or_ln134_26_reg_32723[1]),
        .I3(x_assign_38_reg_32707[0]),
        .I4(or_ln134_25_reg_32718[0]),
        .I5(\reg_2419_reg_n_0_[0] ),
        .O(\xor_ln124_62_reg_32765[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[2]_i_1 
       (.I0(pt_load_2_reg_32129[2]),
        .I1(reg_2405[2]),
        .I2(x_assign_16_reg_32594[2]),
        .I3(\xor_ln124_62_reg_32765[2]_i_2_n_0 ),
        .I4(or_ln134_11_fu_5671_p3[2]),
        .I5(or_ln134_12_reg_32680[2]),
        .O(xor_ln124_62_fu_5817_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[2]_i_2 
       (.I0(or_ln134_26_reg_32723[2]),
        .I1(x_assign_21_reg_32548[2]),
        .I2(x_assign_36_reg_32696[2]),
        .I3(x_assign_38_reg_32707[2]),
        .I4(or_ln134_25_reg_32718[2]),
        .I5(\reg_2419_reg_n_0_[2] ),
        .O(\xor_ln124_62_reg_32765[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[3]_i_1 
       (.I0(pt_load_2_reg_32129[3]),
        .I1(reg_2405[3]),
        .I2(x_assign_16_reg_32594[3]),
        .I3(\xor_ln124_62_reg_32765[3]_i_2_n_0 ),
        .I4(or_ln134_11_fu_5671_p3[3]),
        .I5(or_ln134_12_reg_32680[3]),
        .O(xor_ln124_62_fu_5817_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[3]_i_2 
       (.I0(or_ln134_26_reg_32723[3]),
        .I1(x_assign_21_reg_32548[3]),
        .I2(x_assign_36_reg_32696[3]),
        .I3(x_assign_38_reg_32707[3]),
        .I4(or_ln134_25_reg_32718[3]),
        .I5(\reg_2419_reg_n_0_[3] ),
        .O(\xor_ln124_62_reg_32765[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[4]_i_1 
       (.I0(pt_load_2_reg_32129[4]),
        .I1(reg_2405[4]),
        .I2(or_ln134_11_fu_5671_p3[6]),
        .I3(\xor_ln124_62_reg_32765[4]_i_2_n_0 ),
        .I4(or_ln134_11_fu_5671_p3[4]),
        .I5(or_ln134_12_reg_32680[4]),
        .O(xor_ln124_62_fu_5817_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[4]_i_2 
       (.I0(or_ln134_26_reg_32723[4]),
        .I1(x_assign_21_reg_32548[4]),
        .I2(or_ln134_26_reg_32723[5]),
        .I3(x_assign_38_reg_32707[4]),
        .I4(or_ln134_25_reg_32718[4]),
        .I5(\reg_2419_reg_n_0_[4] ),
        .O(\xor_ln124_62_reg_32765[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[5]_i_1 
       (.I0(pt_load_2_reg_32129[5]),
        .I1(reg_2405[5]),
        .I2(or_ln134_11_fu_5671_p3[7]),
        .I3(\xor_ln124_62_reg_32765[5]_i_2_n_0 ),
        .I4(or_ln134_11_fu_5671_p3[5]),
        .I5(or_ln134_12_reg_32680[5]),
        .O(xor_ln124_62_fu_5817_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[5]_i_2 
       (.I0(or_ln134_26_reg_32723[5]),
        .I1(x_assign_21_reg_32548[5]),
        .I2(or_ln134_26_reg_32723[6]),
        .I3(x_assign_38_reg_32707[5]),
        .I4(or_ln134_25_reg_32718[5]),
        .I5(\reg_2419_reg_n_0_[5] ),
        .O(\xor_ln124_62_reg_32765[5]_i_2_n_0 ));
  FDRE \xor_ln124_62_reg_32765_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5817_p2[0]),
        .Q(xor_ln124_62_reg_32765[0]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_32765_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5817_p2[1]),
        .Q(xor_ln124_62_reg_32765[1]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_32765_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5817_p2[2]),
        .Q(xor_ln124_62_reg_32765[2]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_32765_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5817_p2[3]),
        .Q(xor_ln124_62_reg_32765[3]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_32765_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5817_p2[4]),
        .Q(xor_ln124_62_reg_32765[4]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_32765_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5817_p2[5]),
        .Q(xor_ln124_62_reg_32765[5]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_32765_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5817_p2[6]),
        .Q(xor_ln124_62_reg_32765[6]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_32765_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5817_p2[7]),
        .Q(xor_ln124_62_reg_32765[7]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_32734_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5665_p2[0]),
        .Q(xor_ln124_63_reg_32734[0]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_32734_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5665_p2[1]),
        .Q(xor_ln124_63_reg_32734[1]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_32734_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5665_p2[2]),
        .Q(xor_ln124_63_reg_32734[2]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_32734_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5665_p2[3]),
        .Q(xor_ln124_63_reg_32734[3]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_32734_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5665_p2[4]),
        .Q(xor_ln124_63_reg_32734[4]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_32734_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5665_p2[5]),
        .Q(xor_ln124_63_reg_32734[5]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_32734_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5665_p2[6]),
        .Q(xor_ln124_63_reg_32734[6]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_32734_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5665_p2[7]),
        .Q(xor_ln124_63_reg_32734[7]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_32277_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_3126_p2[0]),
        .Q(xor_ln124_64_reg_32277[0]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_32277_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_3126_p2[1]),
        .Q(xor_ln124_64_reg_32277[1]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_32277_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_3126_p2[2]),
        .Q(xor_ln124_64_reg_32277[2]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_32277_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_3126_p2[3]),
        .Q(xor_ln124_64_reg_32277[3]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_32277_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_3126_p2[4]),
        .Q(xor_ln124_64_reg_32277[4]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_32277_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_3126_p2[5]),
        .Q(xor_ln124_64_reg_32277[5]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_32277_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_3126_p2[6]),
        .Q(xor_ln124_64_reg_32277[6]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_32277_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_3126_p2[7]),
        .Q(xor_ln124_64_reg_32277[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[1]_i_1 
       (.I0(reg_2405[1]),
        .I1(xor_ln124_5_reg_32328[1]),
        .I2(x_assign_30_reg_32802[1]),
        .I3(\xor_ln124_76_reg_32922[1]_i_2_n_0 ),
        .I4(x_assign_31_reg_32808[7]),
        .I5(x_assign_28_reg_32790[7]),
        .O(xor_ln124_76_fu_6863_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[1]_i_2 
       (.I0(reg_2444[1]),
        .I1(x_assign_31_reg_32808[1]),
        .I2(x_assign_50_reg_32860[1]),
        .I3(x_assign_48_reg_32838[1]),
        .I4(or_ln134_32_fu_6823_p3[1]),
        .I5(x_assign_49_reg_32844[0]),
        .O(\xor_ln124_76_reg_32922[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[3]_i_1 
       (.I0(reg_2405[3]),
        .I1(xor_ln124_5_reg_32328[3]),
        .I2(x_assign_30_reg_32802[3]),
        .I3(\xor_ln124_76_reg_32922[3]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32814[3]),
        .I5(or_ln134_19_reg_32796[3]),
        .O(xor_ln124_76_fu_6863_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[3]_i_2 
       (.I0(reg_2444[3]),
        .I1(x_assign_31_reg_32808[3]),
        .I2(x_assign_50_reg_32860[3]),
        .I3(x_assign_48_reg_32838[3]),
        .I4(or_ln134_32_fu_6823_p3[3]),
        .I5(or_ln134_31_fu_6817_p3[3]),
        .O(\xor_ln124_76_reg_32922[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[5]_i_1 
       (.I0(reg_2405[5]),
        .I1(xor_ln124_5_reg_32328[5]),
        .I2(or_ln134_22_reg_32832[7]),
        .I3(\xor_ln124_76_reg_32922[5]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32814[5]),
        .I5(or_ln134_19_reg_32796[5]),
        .O(xor_ln124_76_fu_6863_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[5]_i_2 
       (.I0(reg_2444[5]),
        .I1(x_assign_31_reg_32808[5]),
        .I2(or_ln134_32_fu_6823_p3[6]),
        .I3(or_ln134_34_fu_6835_p3[6]),
        .I4(or_ln134_32_fu_6823_p3[5]),
        .I5(x_assign_49_reg_32844[4]),
        .O(\xor_ln124_76_reg_32922[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[7]_i_1 
       (.I0(reg_2405[7]),
        .I1(xor_ln124_5_reg_32328[7]),
        .I2(or_ln134_22_reg_32832[1]),
        .I3(\xor_ln124_76_reg_32922[7]_i_2_n_0 ),
        .I4(x_assign_31_reg_32808[5]),
        .I5(x_assign_28_reg_32790[5]),
        .O(xor_ln124_76_fu_6863_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[7]_i_2 
       (.I0(reg_2444[7]),
        .I1(x_assign_31_reg_32808[7]),
        .I2(or_ln134_32_fu_6823_p3[0]),
        .I3(or_ln134_34_fu_6835_p3[0]),
        .I4(or_ln134_32_fu_6823_p3[7]),
        .I5(x_assign_49_reg_32844[6]),
        .O(\xor_ln124_76_reg_32922[7]_i_2_n_0 ));
  FDRE \xor_ln124_76_reg_32922_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6863_p2[0]),
        .Q(xor_ln124_76_reg_32922[0]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_32922_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6863_p2[1]),
        .Q(xor_ln124_76_reg_32922[1]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_32922_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6863_p2[2]),
        .Q(xor_ln124_76_reg_32922[2]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_32922_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6863_p2[3]),
        .Q(xor_ln124_76_reg_32922[3]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_32922_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6863_p2[4]),
        .Q(xor_ln124_76_reg_32922[4]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_32922_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6863_p2[5]),
        .Q(xor_ln124_76_reg_32922[5]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_32922_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6863_p2[6]),
        .Q(xor_ln124_76_reg_32922[6]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_32922_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6863_p2[7]),
        .Q(xor_ln124_76_reg_32922[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[0]_i_1 
       (.I0(\reg_2419_reg_n_0_[0] ),
        .I1(xor_ln124_11_reg_32355[0]),
        .I2(or_ln134_22_reg_32832[0]),
        .I3(\xor_ln124_77_reg_32927[0]_i_2_n_0 ),
        .I4(x_assign_30_reg_32802[0]),
        .I5(x_assign_31_reg_32808[0]),
        .O(xor_ln124_77_fu_6891_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[0]_i_2 
       (.I0(\reg_2427_reg_n_0_[0] ),
        .I1(x_assign_33_reg_32820[6]),
        .I2(or_ln134_32_fu_6823_p3[0]),
        .I3(x_assign_49_reg_32844[7]),
        .I4(x_assign_49_reg_32844[0]),
        .I5(or_ln134_33_fu_6829_p3[1]),
        .O(\xor_ln124_77_reg_32927[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[1]_i_1 
       (.I0(\reg_2419_reg_n_0_[1] ),
        .I1(xor_ln124_11_reg_32355[1]),
        .I2(or_ln134_22_reg_32832[1]),
        .I3(\xor_ln124_77_reg_32927[1]_i_2_n_0 ),
        .I4(x_assign_30_reg_32802[1]),
        .I5(x_assign_31_reg_32808[1]),
        .O(xor_ln124_77_fu_6891_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[1]_i_2 
       (.I0(\reg_2427_reg_n_0_[1] ),
        .I1(x_assign_33_reg_32820[7]),
        .I2(or_ln134_32_fu_6823_p3[1]),
        .I3(x_assign_49_reg_32844[0]),
        .I4(x_assign_49_reg_32844[1]),
        .I5(x_assign_51_reg_32876[1]),
        .O(\xor_ln124_77_reg_32927[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[2]_i_1 
       (.I0(\reg_2419_reg_n_0_[2] ),
        .I1(xor_ln124_11_reg_32355[2]),
        .I2(or_ln134_22_reg_32832[2]),
        .I3(\xor_ln124_77_reg_32927[2]_i_2_n_0 ),
        .I4(x_assign_30_reg_32802[2]),
        .I5(x_assign_31_reg_32808[2]),
        .O(xor_ln124_77_fu_6891_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[2]_i_2 
       (.I0(\reg_2427_reg_n_0_[2] ),
        .I1(or_ln134_21_reg_32826[2]),
        .I2(or_ln134_32_fu_6823_p3[2]),
        .I3(or_ln134_31_fu_6817_p3[2]),
        .I4(x_assign_49_reg_32844[2]),
        .I5(x_assign_51_reg_32876[2]),
        .O(\xor_ln124_77_reg_32927[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[3]_i_1 
       (.I0(\reg_2419_reg_n_0_[3] ),
        .I1(xor_ln124_11_reg_32355[3]),
        .I2(or_ln134_22_reg_32832[3]),
        .I3(\xor_ln124_77_reg_32927[3]_i_2_n_0 ),
        .I4(x_assign_30_reg_32802[3]),
        .I5(x_assign_31_reg_32808[3]),
        .O(xor_ln124_77_fu_6891_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[3]_i_2 
       (.I0(\reg_2427_reg_n_0_[3] ),
        .I1(or_ln134_21_reg_32826[3]),
        .I2(or_ln134_32_fu_6823_p3[3]),
        .I3(or_ln134_31_fu_6817_p3[3]),
        .I4(x_assign_49_reg_32844[3]),
        .I5(x_assign_51_reg_32876[3]),
        .O(\xor_ln124_77_reg_32927[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[6]_i_1 
       (.I0(\reg_2419_reg_n_0_[6] ),
        .I1(xor_ln124_11_reg_32355[6]),
        .I2(or_ln134_22_reg_32832[6]),
        .I3(\xor_ln124_77_reg_32927[6]_i_2_n_0 ),
        .I4(or_ln134_22_reg_32832[0]),
        .I5(x_assign_31_reg_32808[6]),
        .O(xor_ln124_77_fu_6891_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[6]_i_2 
       (.I0(\reg_2427_reg_n_0_[6] ),
        .I1(or_ln134_21_reg_32826[6]),
        .I2(or_ln134_32_fu_6823_p3[6]),
        .I3(x_assign_49_reg_32844[5]),
        .I4(x_assign_49_reg_32844[6]),
        .I5(or_ln134_33_fu_6829_p3[7]),
        .O(\xor_ln124_77_reg_32927[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[7]_i_1 
       (.I0(\reg_2419_reg_n_0_[7] ),
        .I1(xor_ln124_11_reg_32355[7]),
        .I2(or_ln134_22_reg_32832[7]),
        .I3(\xor_ln124_77_reg_32927[7]_i_2_n_0 ),
        .I4(or_ln134_22_reg_32832[1]),
        .I5(x_assign_31_reg_32808[7]),
        .O(xor_ln124_77_fu_6891_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[7]_i_2 
       (.I0(\reg_2427_reg_n_0_[7] ),
        .I1(or_ln134_21_reg_32826[7]),
        .I2(or_ln134_32_fu_6823_p3[7]),
        .I3(x_assign_49_reg_32844[6]),
        .I4(x_assign_49_reg_32844[7]),
        .I5(x_assign_51_reg_32876[7]),
        .O(\xor_ln124_77_reg_32927[7]_i_2_n_0 ));
  FDRE \xor_ln124_77_reg_32927_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6891_p2[0]),
        .Q(xor_ln124_77_reg_32927[0]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_32927_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6891_p2[1]),
        .Q(xor_ln124_77_reg_32927[1]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_32927_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6891_p2[2]),
        .Q(xor_ln124_77_reg_32927[2]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_32927_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6891_p2[3]),
        .Q(xor_ln124_77_reg_32927[3]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_32927_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6891_p2[4]),
        .Q(xor_ln124_77_reg_32927[4]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_32927_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6891_p2[5]),
        .Q(xor_ln124_77_reg_32927[5]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_32927_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6891_p2[6]),
        .Q(xor_ln124_77_reg_32927[6]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_32927_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6891_p2[7]),
        .Q(xor_ln124_77_reg_32927[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[1]_i_1 
       (.I0(reg_2412[1]),
        .I1(\reg_2452_reg_n_0_[1] ),
        .I2(x_assign_28_reg_32790[7]),
        .I3(\xor_ln124_78_reg_32932[1]_i_2_n_0 ),
        .I4(xor_ln124_14_reg_32381[1]),
        .I5(x_assign_31_reg_32808[7]),
        .O(xor_ln124_78_fu_6919_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[1]_i_2 
       (.I0(x_assign_33_reg_32820[1]),
        .I1(x_assign_28_reg_32790[1]),
        .I2(x_assign_50_reg_32860[1]),
        .I3(x_assign_48_reg_32838[1]),
        .I4(or_ln134_33_fu_6829_p3[1]),
        .I5(or_ln134_34_fu_6835_p3[1]),
        .O(\xor_ln124_78_reg_32932[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[3]_i_1 
       (.I0(reg_2412[3]),
        .I1(\reg_2452_reg_n_0_[3] ),
        .I2(or_ln134_19_reg_32796[3]),
        .I3(\xor_ln124_78_reg_32932[3]_i_2_n_0 ),
        .I4(xor_ln124_14_reg_32381[3]),
        .I5(or_ln134_20_reg_32814[3]),
        .O(xor_ln124_78_fu_6919_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[3]_i_2 
       (.I0(x_assign_33_reg_32820[3]),
        .I1(x_assign_28_reg_32790[3]),
        .I2(x_assign_50_reg_32860[3]),
        .I3(x_assign_48_reg_32838[3]),
        .I4(or_ln134_33_fu_6829_p3[3]),
        .I5(or_ln134_34_fu_6835_p3[3]),
        .O(\xor_ln124_78_reg_32932[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[4]_i_1 
       (.I0(reg_2412[4]),
        .I1(\reg_2452_reg_n_0_[4] ),
        .I2(or_ln134_19_reg_32796[4]),
        .I3(\xor_ln124_78_reg_32932[4]_i_2_n_0 ),
        .I4(xor_ln124_14_reg_32381[4]),
        .I5(or_ln134_20_reg_32814[4]),
        .O(xor_ln124_78_fu_6919_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[4]_i_2 
       (.I0(or_ln134_21_reg_32826[6]),
        .I1(x_assign_28_reg_32790[4]),
        .I2(or_ln134_32_fu_6823_p3[5]),
        .I3(or_ln134_34_fu_6835_p3[5]),
        .I4(or_ln134_33_fu_6829_p3[4]),
        .I5(or_ln134_34_fu_6835_p3[4]),
        .O(\xor_ln124_78_reg_32932[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[7]_i_1 
       (.I0(reg_2412[7]),
        .I1(\reg_2452_reg_n_0_[7] ),
        .I2(x_assign_28_reg_32790[5]),
        .I3(\xor_ln124_78_reg_32932[7]_i_2_n_0 ),
        .I4(xor_ln124_14_reg_32381[7]),
        .I5(x_assign_31_reg_32808[5]),
        .O(xor_ln124_78_fu_6919_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[7]_i_2 
       (.I0(x_assign_33_reg_32820[7]),
        .I1(x_assign_28_reg_32790[7]),
        .I2(or_ln134_32_fu_6823_p3[0]),
        .I3(or_ln134_34_fu_6835_p3[0]),
        .I4(or_ln134_33_fu_6829_p3[7]),
        .I5(or_ln134_34_fu_6835_p3[7]),
        .O(\xor_ln124_78_reg_32932[7]_i_2_n_0 ));
  FDRE \xor_ln124_78_reg_32932_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6919_p2[0]),
        .Q(xor_ln124_78_reg_32932[0]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_32932_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6919_p2[1]),
        .Q(xor_ln124_78_reg_32932[1]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_32932_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6919_p2[2]),
        .Q(xor_ln124_78_reg_32932[2]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_32932_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6919_p2[3]),
        .Q(xor_ln124_78_reg_32932[3]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_32932_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6919_p2[4]),
        .Q(xor_ln124_78_reg_32932[4]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_32932_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6919_p2[5]),
        .Q(xor_ln124_78_reg_32932[5]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_32932_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6919_p2[6]),
        .Q(xor_ln124_78_reg_32932[6]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_32932_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6919_p2[7]),
        .Q(xor_ln124_78_reg_32932[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[0]_i_1 
       (.I0(xor_ln124_15_reg_32413[0]),
        .I1(\reg_2435_reg_n_0_[0] ),
        .I2(or_ln134_22_reg_32832[0]),
        .I3(\xor_ln124_79_reg_32937[0]_i_2_n_0 ),
        .I4(x_assign_28_reg_32790[0]),
        .I5(x_assign_33_reg_32820[0]),
        .O(xor_ln124_79_fu_6947_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[0]_i_2 
       (.I0(\reg_2459_reg_n_0_[0] ),
        .I1(x_assign_33_reg_32820[6]),
        .I2(x_assign_51_reg_32876[7]),
        .I3(or_ln134_34_fu_6835_p3[0]),
        .I4(x_assign_49_reg_32844[0]),
        .I5(or_ln134_33_fu_6829_p3[1]),
        .O(\xor_ln124_79_reg_32937[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[1]_i_1 
       (.I0(xor_ln124_15_reg_32413[1]),
        .I1(\reg_2435_reg_n_0_[1] ),
        .I2(or_ln134_22_reg_32832[1]),
        .I3(\xor_ln124_79_reg_32937[1]_i_2_n_0 ),
        .I4(x_assign_28_reg_32790[1]),
        .I5(x_assign_33_reg_32820[1]),
        .O(xor_ln124_79_fu_6947_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[1]_i_2 
       (.I0(\reg_2459_reg_n_0_[1] ),
        .I1(x_assign_33_reg_32820[7]),
        .I2(or_ln134_33_fu_6829_p3[1]),
        .I3(or_ln134_34_fu_6835_p3[1]),
        .I4(x_assign_49_reg_32844[1]),
        .I5(x_assign_51_reg_32876[1]),
        .O(\xor_ln124_79_reg_32937[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[3]_i_1 
       (.I0(xor_ln124_15_reg_32413[3]),
        .I1(\reg_2435_reg_n_0_[3] ),
        .I2(or_ln134_22_reg_32832[3]),
        .I3(\xor_ln124_79_reg_32937[3]_i_2_n_0 ),
        .I4(x_assign_28_reg_32790[3]),
        .I5(x_assign_33_reg_32820[3]),
        .O(xor_ln124_79_fu_6947_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[3]_i_2 
       (.I0(\reg_2459_reg_n_0_[3] ),
        .I1(or_ln134_21_reg_32826[3]),
        .I2(or_ln134_33_fu_6829_p3[3]),
        .I3(or_ln134_34_fu_6835_p3[3]),
        .I4(x_assign_49_reg_32844[3]),
        .I5(x_assign_51_reg_32876[3]),
        .O(\xor_ln124_79_reg_32937[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[4]_i_1 
       (.I0(xor_ln124_15_reg_32413[4]),
        .I1(\reg_2435_reg_n_0_[4] ),
        .I2(or_ln134_22_reg_32832[4]),
        .I3(\xor_ln124_79_reg_32937[4]_i_2_n_0 ),
        .I4(x_assign_28_reg_32790[4]),
        .I5(or_ln134_21_reg_32826[6]),
        .O(xor_ln124_79_fu_6947_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[4]_i_2 
       (.I0(\reg_2459_reg_n_0_[4] ),
        .I1(or_ln134_21_reg_32826[4]),
        .I2(or_ln134_33_fu_6829_p3[4]),
        .I3(or_ln134_34_fu_6835_p3[4]),
        .I4(x_assign_49_reg_32844[4]),
        .I5(or_ln134_33_fu_6829_p3[5]),
        .O(\xor_ln124_79_reg_32937[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[5]_i_1 
       (.I0(xor_ln124_15_reg_32413[5]),
        .I1(\reg_2435_reg_n_0_[5] ),
        .I2(or_ln134_22_reg_32832[5]),
        .I3(\xor_ln124_79_reg_32937[5]_i_2_n_0 ),
        .I4(x_assign_28_reg_32790[5]),
        .I5(or_ln134_21_reg_32826[7]),
        .O(xor_ln124_79_fu_6947_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[5]_i_2 
       (.I0(\reg_2459_reg_n_0_[5] ),
        .I1(or_ln134_21_reg_32826[5]),
        .I2(or_ln134_33_fu_6829_p3[5]),
        .I3(or_ln134_34_fu_6835_p3[5]),
        .I4(x_assign_49_reg_32844[5]),
        .I5(or_ln134_33_fu_6829_p3[6]),
        .O(\xor_ln124_79_reg_32937[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[7]_i_1 
       (.I0(xor_ln124_15_reg_32413[7]),
        .I1(\reg_2435_reg_n_0_[7] ),
        .I2(or_ln134_22_reg_32832[7]),
        .I3(\xor_ln124_79_reg_32937[7]_i_2_n_0 ),
        .I4(x_assign_28_reg_32790[7]),
        .I5(x_assign_33_reg_32820[7]),
        .O(xor_ln124_79_fu_6947_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[7]_i_2 
       (.I0(\reg_2459_reg_n_0_[7] ),
        .I1(or_ln134_21_reg_32826[7]),
        .I2(or_ln134_33_fu_6829_p3[7]),
        .I3(or_ln134_34_fu_6835_p3[7]),
        .I4(x_assign_49_reg_32844[7]),
        .I5(x_assign_51_reg_32876[7]),
        .O(\xor_ln124_79_reg_32937[7]_i_2_n_0 ));
  FDRE \xor_ln124_79_reg_32937_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6947_p2[0]),
        .Q(xor_ln124_79_reg_32937[0]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_32937_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6947_p2[1]),
        .Q(xor_ln124_79_reg_32937[1]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_32937_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6947_p2[2]),
        .Q(xor_ln124_79_reg_32937[2]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_32937_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6947_p2[3]),
        .Q(xor_ln124_79_reg_32937[3]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_32937_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6947_p2[4]),
        .Q(xor_ln124_79_reg_32937[4]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_32937_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6947_p2[5]),
        .Q(xor_ln124_79_reg_32937[5]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_32937_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6947_p2[6]),
        .Q(xor_ln124_79_reg_32937[6]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_32937_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6947_p2[7]),
        .Q(xor_ln124_79_reg_32937[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[4]_i_1 
       (.I0(\reg_2427_reg_n_0_[4] ),
        .I1(reg_2444[4]),
        .I2(or_ln134_30_reg_33004[6]),
        .I3(\xor_ln124_92_reg_33094[4]_i_2_n_0 ),
        .I4(xor_ln124_28_reg_32503[4]),
        .I5(x_assign_43_reg_32980[4]),
        .O(xor_ln124_92_fu_7995_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[4]_i_2 
       (.I0(or_ln134_27_reg_32968[4]),
        .I1(or_ln134_28_reg_32986[4]),
        .I2(or_ln134_40_fu_7955_p3[5]),
        .I3(or_ln134_42_fu_7967_p3[5]),
        .I4(or_ln134_40_fu_7955_p3[4]),
        .I5(or_ln134_39_fu_7949_p3[4]),
        .O(\xor_ln124_92_reg_33094[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[5]_i_1 
       (.I0(\reg_2427_reg_n_0_[5] ),
        .I1(reg_2444[5]),
        .I2(or_ln134_30_reg_33004[7]),
        .I3(\xor_ln124_92_reg_33094[5]_i_2_n_0 ),
        .I4(xor_ln124_28_reg_32503[5]),
        .I5(x_assign_43_reg_32980[5]),
        .O(xor_ln124_92_fu_7995_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[5]_i_2 
       (.I0(or_ln134_27_reg_32968[5]),
        .I1(or_ln134_28_reg_32986[5]),
        .I2(or_ln134_40_fu_7955_p3[6]),
        .I3(or_ln134_42_fu_7967_p3[6]),
        .I4(or_ln134_40_fu_7955_p3[5]),
        .I5(x_assign_61_reg_33016[4]),
        .O(\xor_ln124_92_reg_33094[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[7]_i_1 
       (.I0(\reg_2427_reg_n_0_[7] ),
        .I1(reg_2444[7]),
        .I2(or_ln134_30_reg_33004[1]),
        .I3(\xor_ln124_92_reg_33094[7]_i_2_n_0 ),
        .I4(xor_ln124_28_reg_32503[7]),
        .I5(x_assign_43_reg_32980[7]),
        .O(xor_ln124_92_fu_7995_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[7]_i_2 
       (.I0(x_assign_40_reg_32962[5]),
        .I1(x_assign_43_reg_32980[5]),
        .I2(or_ln134_40_fu_7955_p3[0]),
        .I3(or_ln134_42_fu_7967_p3[0]),
        .I4(or_ln134_40_fu_7955_p3[7]),
        .I5(x_assign_61_reg_33016[6]),
        .O(\xor_ln124_92_reg_33094[7]_i_2_n_0 ));
  FDRE \xor_ln124_92_reg_33094_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7995_p2[0]),
        .Q(xor_ln124_92_reg_33094[0]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33094_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7995_p2[1]),
        .Q(xor_ln124_92_reg_33094[1]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33094_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7995_p2[2]),
        .Q(xor_ln124_92_reg_33094[2]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33094_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7995_p2[3]),
        .Q(xor_ln124_92_reg_33094[3]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33094_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7995_p2[4]),
        .Q(xor_ln124_92_reg_33094[4]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33094_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7995_p2[5]),
        .Q(xor_ln124_92_reg_33094[5]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33094_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7995_p2[6]),
        .Q(xor_ln124_92_reg_33094[6]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33094_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7995_p2[7]),
        .Q(xor_ln124_92_reg_33094[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[0]_i_1 
       (.I0(\reg_2419_reg_n_0_[0] ),
        .I1(xor_ln124_29_reg_32509[0]),
        .I2(or_ln134_30_reg_33004[0]),
        .I3(\xor_ln124_93_reg_33099[0]_i_2_n_0 ),
        .I4(x_assign_43_reg_32980[0]),
        .I5(x_assign_42_reg_32974[0]),
        .O(xor_ln124_93_fu_8023_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[0]_i_2 
       (.I0(reg_2468[0]),
        .I1(x_assign_45_reg_32992[6]),
        .I2(or_ln134_41_fu_7961_p3[1]),
        .I3(x_assign_61_reg_33016[0]),
        .I4(or_ln134_40_fu_7955_p3[0]),
        .I5(x_assign_61_reg_33016[7]),
        .O(\xor_ln124_93_reg_33099[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[1]_i_1 
       (.I0(\reg_2419_reg_n_0_[1] ),
        .I1(xor_ln124_29_reg_32509[1]),
        .I2(or_ln134_30_reg_33004[1]),
        .I3(\xor_ln124_93_reg_33099[1]_i_2_n_0 ),
        .I4(x_assign_43_reg_32980[1]),
        .I5(x_assign_42_reg_32974[1]),
        .O(xor_ln124_93_fu_8023_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[1]_i_2 
       (.I0(reg_2468[1]),
        .I1(x_assign_45_reg_32992[7]),
        .I2(x_assign_63_reg_33048[1]),
        .I3(x_assign_61_reg_33016[1]),
        .I4(or_ln134_40_fu_7955_p3[1]),
        .I5(x_assign_61_reg_33016[0]),
        .O(\xor_ln124_93_reg_33099[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[3]_i_1 
       (.I0(\reg_2419_reg_n_0_[3] ),
        .I1(xor_ln124_29_reg_32509[3]),
        .I2(or_ln134_30_reg_33004[3]),
        .I3(\xor_ln124_93_reg_33099[3]_i_2_n_0 ),
        .I4(x_assign_43_reg_32980[3]),
        .I5(x_assign_42_reg_32974[3]),
        .O(xor_ln124_93_fu_8023_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[3]_i_2 
       (.I0(reg_2468[3]),
        .I1(or_ln134_29_reg_32998[3]),
        .I2(x_assign_63_reg_33048[3]),
        .I3(x_assign_61_reg_33016[3]),
        .I4(or_ln134_40_fu_7955_p3[3]),
        .I5(or_ln134_39_fu_7949_p3[3]),
        .O(\xor_ln124_93_reg_33099[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[4]_i_1 
       (.I0(\reg_2419_reg_n_0_[4] ),
        .I1(xor_ln124_29_reg_32509[4]),
        .I2(or_ln134_30_reg_33004[4]),
        .I3(\xor_ln124_93_reg_33099[4]_i_2_n_0 ),
        .I4(x_assign_43_reg_32980[4]),
        .I5(or_ln134_30_reg_33004[6]),
        .O(xor_ln124_93_fu_8023_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[4]_i_2 
       (.I0(reg_2468[4]),
        .I1(or_ln134_29_reg_32998[4]),
        .I2(or_ln134_41_fu_7961_p3[5]),
        .I3(x_assign_61_reg_33016[4]),
        .I4(or_ln134_40_fu_7955_p3[4]),
        .I5(or_ln134_39_fu_7949_p3[4]),
        .O(\xor_ln124_93_reg_33099[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[6]_i_1 
       (.I0(\reg_2419_reg_n_0_[6] ),
        .I1(xor_ln124_29_reg_32509[6]),
        .I2(or_ln134_30_reg_33004[6]),
        .I3(\xor_ln124_93_reg_33099[6]_i_2_n_0 ),
        .I4(x_assign_43_reg_32980[6]),
        .I5(or_ln134_30_reg_33004[0]),
        .O(xor_ln124_93_fu_8023_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[6]_i_2 
       (.I0(reg_2468[6]),
        .I1(or_ln134_29_reg_32998[6]),
        .I2(or_ln134_41_fu_7961_p3[7]),
        .I3(x_assign_61_reg_33016[6]),
        .I4(or_ln134_40_fu_7955_p3[6]),
        .I5(x_assign_61_reg_33016[5]),
        .O(\xor_ln124_93_reg_33099[6]_i_2_n_0 ));
  FDRE \xor_ln124_93_reg_33099_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_8023_p2[0]),
        .Q(xor_ln124_93_reg_33099[0]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33099_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_8023_p2[1]),
        .Q(xor_ln124_93_reg_33099[1]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33099_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_8023_p2[2]),
        .Q(xor_ln124_93_reg_33099[2]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33099_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_8023_p2[3]),
        .Q(xor_ln124_93_reg_33099[3]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33099_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_8023_p2[4]),
        .Q(xor_ln124_93_reg_33099[4]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33099_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_8023_p2[5]),
        .Q(xor_ln124_93_reg_33099[5]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33099_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_8023_p2[6]),
        .Q(xor_ln124_93_reg_33099[6]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33099_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_8023_p2[7]),
        .Q(xor_ln124_93_reg_33099[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[0]_i_1 
       (.I0(xor_ln124_30_reg_32515[0]),
        .I1(\reg_2452_reg_n_0_[0] ),
        .I2(x_assign_45_reg_32992[0]),
        .I3(\xor_ln124_94_reg_33104[0]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[0] ),
        .I5(x_assign_40_reg_32962[0]),
        .O(xor_ln124_94_fu_8051_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[0]_i_2 
       (.I0(x_assign_40_reg_32962[6]),
        .I1(x_assign_43_reg_32980[6]),
        .I2(or_ln134_40_fu_7955_p3[1]),
        .I3(or_ln134_42_fu_7967_p3[1]),
        .I4(or_ln134_42_fu_7967_p3[0]),
        .I5(x_assign_63_reg_33048[7]),
        .O(\xor_ln124_94_reg_33104[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[1]_i_1 
       (.I0(xor_ln124_30_reg_32515[1]),
        .I1(\reg_2452_reg_n_0_[1] ),
        .I2(x_assign_45_reg_32992[1]),
        .I3(\xor_ln124_94_reg_33104[1]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[1] ),
        .I5(x_assign_40_reg_32962[1]),
        .O(xor_ln124_94_fu_8051_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[1]_i_2 
       (.I0(x_assign_40_reg_32962[7]),
        .I1(x_assign_43_reg_32980[7]),
        .I2(x_assign_62_reg_33032[1]),
        .I3(x_assign_60_reg_33010[1]),
        .I4(or_ln134_42_fu_7967_p3[1]),
        .I5(or_ln134_41_fu_7961_p3[1]),
        .O(\xor_ln124_94_reg_33104[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[2]_i_1 
       (.I0(xor_ln124_30_reg_32515[2]),
        .I1(\reg_2452_reg_n_0_[2] ),
        .I2(x_assign_45_reg_32992[2]),
        .I3(\xor_ln124_94_reg_33104[2]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[2] ),
        .I5(x_assign_40_reg_32962[2]),
        .O(xor_ln124_94_fu_8051_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[2]_i_2 
       (.I0(or_ln134_27_reg_32968[2]),
        .I1(or_ln134_28_reg_32986[2]),
        .I2(x_assign_62_reg_33032[2]),
        .I3(x_assign_60_reg_33010[2]),
        .I4(or_ln134_42_fu_7967_p3[2]),
        .I5(or_ln134_41_fu_7961_p3[2]),
        .O(\xor_ln124_94_reg_33104[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[4]_i_1 
       (.I0(xor_ln124_30_reg_32515[4]),
        .I1(\reg_2452_reg_n_0_[4] ),
        .I2(or_ln134_29_reg_32998[6]),
        .I3(\xor_ln124_94_reg_33104[4]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[4] ),
        .I5(x_assign_40_reg_32962[4]),
        .O(xor_ln124_94_fu_8051_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[4]_i_2 
       (.I0(or_ln134_27_reg_32968[4]),
        .I1(or_ln134_28_reg_32986[4]),
        .I2(or_ln134_40_fu_7955_p3[5]),
        .I3(or_ln134_42_fu_7967_p3[5]),
        .I4(or_ln134_42_fu_7967_p3[4]),
        .I5(or_ln134_41_fu_7961_p3[4]),
        .O(\xor_ln124_94_reg_33104[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[6]_i_1 
       (.I0(xor_ln124_30_reg_32515[6]),
        .I1(\reg_2452_reg_n_0_[6] ),
        .I2(x_assign_45_reg_32992[6]),
        .I3(\xor_ln124_94_reg_33104[6]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[6] ),
        .I5(x_assign_40_reg_32962[6]),
        .O(xor_ln124_94_fu_8051_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[6]_i_2 
       (.I0(x_assign_40_reg_32962[4]),
        .I1(x_assign_43_reg_32980[4]),
        .I2(or_ln134_40_fu_7955_p3[7]),
        .I3(or_ln134_42_fu_7967_p3[7]),
        .I4(or_ln134_42_fu_7967_p3[6]),
        .I5(or_ln134_41_fu_7961_p3[6]),
        .O(\xor_ln124_94_reg_33104[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[7]_i_1 
       (.I0(xor_ln124_30_reg_32515[7]),
        .I1(\reg_2452_reg_n_0_[7] ),
        .I2(x_assign_45_reg_32992[7]),
        .I3(\xor_ln124_94_reg_33104[7]_i_2_n_0 ),
        .I4(\reg_2459_reg_n_0_[7] ),
        .I5(x_assign_40_reg_32962[7]),
        .O(xor_ln124_94_fu_8051_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[7]_i_2 
       (.I0(x_assign_40_reg_32962[5]),
        .I1(x_assign_43_reg_32980[5]),
        .I2(or_ln134_40_fu_7955_p3[0]),
        .I3(or_ln134_42_fu_7967_p3[0]),
        .I4(or_ln134_42_fu_7967_p3[7]),
        .I5(or_ln134_41_fu_7961_p3[7]),
        .O(\xor_ln124_94_reg_33104[7]_i_2_n_0 ));
  FDRE \xor_ln124_94_reg_33104_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_8051_p2[0]),
        .Q(xor_ln124_94_reg_33104[0]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33104_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_8051_p2[1]),
        .Q(xor_ln124_94_reg_33104[1]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33104_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_8051_p2[2]),
        .Q(xor_ln124_94_reg_33104[2]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33104_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_8051_p2[3]),
        .Q(xor_ln124_94_reg_33104[3]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33104_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_8051_p2[4]),
        .Q(xor_ln124_94_reg_33104[4]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33104_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_8051_p2[5]),
        .Q(xor_ln124_94_reg_33104[5]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33104_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_8051_p2[6]),
        .Q(xor_ln124_94_reg_33104[6]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33104_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_8051_p2[7]),
        .Q(xor_ln124_94_reg_33104[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[0]_i_1 
       (.I0(\reg_2435_reg_n_0_[0] ),
        .I1(xor_ln124_31_reg_32521[0]),
        .I2(or_ln134_30_reg_33004[0]),
        .I3(\xor_ln124_95_reg_33109[0]_i_2_n_0 ),
        .I4(x_assign_40_reg_32962[0]),
        .I5(x_assign_45_reg_32992[0]),
        .O(xor_ln124_95_fu_8079_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[0]_i_2 
       (.I0(\reg_2476_reg_n_0_[0] ),
        .I1(x_assign_45_reg_32992[6]),
        .I2(or_ln134_41_fu_7961_p3[1]),
        .I3(x_assign_61_reg_33016[0]),
        .I4(or_ln134_42_fu_7967_p3[0]),
        .I5(x_assign_63_reg_33048[7]),
        .O(\xor_ln124_95_reg_33109[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[1]_i_1 
       (.I0(\reg_2435_reg_n_0_[1] ),
        .I1(xor_ln124_31_reg_32521[1]),
        .I2(or_ln134_30_reg_33004[1]),
        .I3(\xor_ln124_95_reg_33109[1]_i_2_n_0 ),
        .I4(x_assign_40_reg_32962[1]),
        .I5(x_assign_45_reg_32992[1]),
        .O(xor_ln124_95_fu_8079_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[1]_i_2 
       (.I0(\reg_2476_reg_n_0_[1] ),
        .I1(x_assign_45_reg_32992[7]),
        .I2(x_assign_63_reg_33048[1]),
        .I3(x_assign_61_reg_33016[1]),
        .I4(or_ln134_42_fu_7967_p3[1]),
        .I5(or_ln134_41_fu_7961_p3[1]),
        .O(\xor_ln124_95_reg_33109[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[2]_i_1 
       (.I0(\reg_2435_reg_n_0_[2] ),
        .I1(xor_ln124_31_reg_32521[2]),
        .I2(or_ln134_30_reg_33004[2]),
        .I3(\xor_ln124_95_reg_33109[2]_i_2_n_0 ),
        .I4(x_assign_40_reg_32962[2]),
        .I5(x_assign_45_reg_32992[2]),
        .O(xor_ln124_95_fu_8079_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[2]_i_2 
       (.I0(\reg_2476_reg_n_0_[2] ),
        .I1(or_ln134_29_reg_32998[2]),
        .I2(x_assign_63_reg_33048[2]),
        .I3(x_assign_61_reg_33016[2]),
        .I4(or_ln134_42_fu_7967_p3[2]),
        .I5(or_ln134_41_fu_7961_p3[2]),
        .O(\xor_ln124_95_reg_33109[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[4]_i_1 
       (.I0(\reg_2435_reg_n_0_[4] ),
        .I1(xor_ln124_31_reg_32521[4]),
        .I2(or_ln134_30_reg_33004[4]),
        .I3(\xor_ln124_95_reg_33109[4]_i_2_n_0 ),
        .I4(x_assign_40_reg_32962[4]),
        .I5(or_ln134_29_reg_32998[6]),
        .O(xor_ln124_95_fu_8079_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[4]_i_2 
       (.I0(\reg_2476_reg_n_0_[4] ),
        .I1(or_ln134_29_reg_32998[4]),
        .I2(or_ln134_41_fu_7961_p3[5]),
        .I3(x_assign_61_reg_33016[4]),
        .I4(or_ln134_42_fu_7967_p3[4]),
        .I5(or_ln134_41_fu_7961_p3[4]),
        .O(\xor_ln124_95_reg_33109[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[5]_i_1 
       (.I0(\reg_2435_reg_n_0_[5] ),
        .I1(xor_ln124_31_reg_32521[5]),
        .I2(or_ln134_30_reg_33004[5]),
        .I3(\xor_ln124_95_reg_33109[5]_i_2_n_0 ),
        .I4(x_assign_40_reg_32962[5]),
        .I5(or_ln134_29_reg_32998[7]),
        .O(xor_ln124_95_fu_8079_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[5]_i_2 
       (.I0(\reg_2476_reg_n_0_[5] ),
        .I1(or_ln134_29_reg_32998[5]),
        .I2(or_ln134_41_fu_7961_p3[6]),
        .I3(x_assign_61_reg_33016[5]),
        .I4(or_ln134_42_fu_7967_p3[5]),
        .I5(or_ln134_41_fu_7961_p3[5]),
        .O(\xor_ln124_95_reg_33109[5]_i_2_n_0 ));
  FDRE \xor_ln124_95_reg_33109_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_8079_p2[0]),
        .Q(xor_ln124_95_reg_33109[0]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_33109_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_8079_p2[1]),
        .Q(xor_ln124_95_reg_33109[1]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_33109_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_8079_p2[2]),
        .Q(xor_ln124_95_reg_33109[2]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_33109_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_8079_p2[3]),
        .Q(xor_ln124_95_reg_33109[3]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_33109_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_8079_p2[4]),
        .Q(xor_ln124_95_reg_33109[4]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_33109_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_8079_p2[5]),
        .Q(xor_ln124_95_reg_33109[5]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_33109_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_8079_p2[6]),
        .Q(xor_ln124_95_reg_33109[6]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_33109_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_8079_p2[7]),
        .Q(xor_ln124_95_reg_33109[7]),
        .R(1'b0));
  FDRE \z_102_reg_34487_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s1_address413_out),
        .D(q0_reg_3[0]),
        .Q(z_102_reg_34487[0]),
        .R(1'b0));
  FDRE \z_102_reg_34487_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s1_address413_out),
        .D(q0_reg_3[1]),
        .Q(z_102_reg_34487[1]),
        .R(1'b0));
  FDRE \z_102_reg_34487_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s1_address413_out),
        .D(q0_reg_3[2]),
        .Q(z_102_reg_34487[2]),
        .R(1'b0));
  FDRE \z_102_reg_34487_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s1_address413_out),
        .D(q0_reg_3[3]),
        .Q(z_102_reg_34487[3]),
        .R(1'b0));
  FDRE \z_102_reg_34487_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s1_address413_out),
        .D(q0_reg_3[4]),
        .Q(z_102_reg_34487[4]),
        .R(1'b0));
  FDRE \z_102_reg_34487_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s1_address413_out),
        .D(q0_reg_3[5]),
        .Q(z_102_reg_34487[5]),
        .R(1'b0));
  FDRE \z_102_reg_34487_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s1_address413_out),
        .D(q0_reg_3[6]),
        .Q(z_102_reg_34487[6]),
        .R(1'b0));
  FDRE \z_102_reg_34487_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s1_address413_out),
        .D(q0_reg_3[7]),
        .Q(z_102_reg_34487[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s0_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    clefia_s0_ce0,
    q0_reg_0,
    q0_reg_1,
    q3_reg_0,
    q3_reg_1,
    q5_reg_0,
    D,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[14] ,
    q4_reg_0,
    clefia_s1_address2111_out,
    q0_reg_2,
    \trunc_ln134_270_reg_34626_reg[4] ,
    q4_reg_1,
    \trunc_ln134_250_reg_34498_reg[6] ,
    q4_reg_2,
    q4_reg_3,
    q4_reg_4,
    q4_reg_5,
    q4_reg_6,
    q4_reg_7,
    q5_reg_1,
    q5_reg_2,
    q5_reg_3,
    \xor_ln124_171_reg_34034_reg[4] ,
    \trunc_ln134_210_reg_34237_reg[4] ,
    \reg_2388_reg[4] ,
    q4_reg_8,
    q4_reg_9,
    q4_reg_10,
    \ap_CS_fsm_reg[13] ,
    \xor_ln124_366_reg_35954_reg[7] ,
    \reg_2419_reg[0] ,
    \xor_ln124_333_reg_35573_reg[7] ,
    \reg_2419_reg[1] ,
    \xor_ln124_317_reg_35385_reg[6] ,
    \reg_2419_reg[3] ,
    \reg_2419_reg[4] ,
    \reg_2419_reg[5] ,
    \reg_2419_reg[6] ,
    \reg_2419_reg[7] ,
    \reg_2452_reg[7] ,
    \reg_2392_reg[5] ,
    p_43_in,
    \ap_CS_fsm_reg[9] ,
    ce24,
    q4_reg_11,
    q5_reg_4,
    q4_reg_12,
    q3_reg_2,
    q0_reg_3,
    \reg_2405_reg[7] ,
    clefia_s0_address61,
    q5_reg_5,
    \pt_load_3_reg_32160_reg[7] ,
    q5_reg_6,
    \trunc_ln134_299_reg_34802_reg[6] ,
    \trunc_ln134_219_reg_34285_reg[6] ,
    \xor_ln124_21_reg_32497_reg[7] ,
    \x_assign_153_reg_34530_reg[5] ,
    \trunc_ln134_317_reg_34920_reg[6] ,
    \x_assign_141_reg_34397_reg[7] ,
    \x_assign_165_reg_34658_reg[5] ,
    \reg_2388_reg[3] ,
    q5_reg_7,
    q3_reg_3,
    q3_reg_4,
    q3_reg_5,
    q3_reg_6,
    \xor_ln124_78_reg_32932_reg[7] ,
    \reg_2459_reg[7] ,
    clefia_s1_address218_out,
    \reg_2468_reg[4] ,
    q3_reg_7,
    \trunc_ln134_17_reg_32242_reg[0] ,
    \trunc_ln134_19_reg_32303_reg[0] ,
    q3_reg_8,
    q3_reg_9,
    \xor_ln124_125_reg_33475_reg[7] ,
    \xor_ln124_127_reg_33485_reg[7] ,
    q5_reg_8,
    q5_reg_9,
    \xor_ln124_253_reg_34736_reg[7] ,
    \xor_ln124_237_reg_34608_reg[7] ,
    \xor_ln124_235_reg_34596_reg[7] ,
    q4_reg_13,
    q4_reg_14,
    q4_reg_15,
    q4_reg_16,
    q4_reg_17,
    \x_assign_153_reg_34530_reg[4] ,
    \trunc_ln134_274_reg_34648_reg[3] ,
    ce411,
    \pt_load_2_reg_32129_reg[7] ,
    \xor_ln124_124_reg_33470_reg[7] ,
    \xor_ln124_126_reg_33480_reg[7] ,
    \reg_2405_reg[7]_0 ,
    q3_reg_10,
    q3_reg_11,
    \xor_ln124_60_reg_32760_reg[7] ,
    clefia_s1_address217_out,
    \xor_ln124_44_reg_32610_reg[6] ,
    \reg_2427_reg[6] ,
    q5_reg_10,
    q5_reg_11,
    q5_reg_12,
    q5_reg_13,
    q5_reg_14,
    q5_reg_15,
    q4_reg_18,
    \reg_2398_reg[2] ,
    \trunc_ln134_214_reg_34259_reg[6] ,
    \trunc_ln134_214_reg_34259_reg[5] ,
    q4_reg_19,
    q4_reg_20,
    q5_reg_16,
    \trunc_ln134_214_reg_34259_reg[0] ,
    \tmp_429_reg_34264_reg[0] ,
    clefia_s1_address21,
    \xor_ln124_30_reg_32515_reg[5] ,
    q5_reg_17,
    q5_reg_18,
    q5_reg_19,
    q5_reg_20,
    q5_reg_21,
    q5_reg_22,
    q5_reg_23,
    q5_reg_24,
    q5_reg_25,
    q5_reg_26,
    \reg_2459_reg[7]_0 ,
    \reg_2468_reg[5] ,
    \xor_ln124_94_reg_33104_reg[7] ,
    \reg_2392_reg[7] ,
    q5_reg_27,
    q5_reg_28,
    q5_reg_29,
    q5_reg_30,
    \xor_ln124_299_reg_35187_reg[7] ,
    \reg_2412_reg[7] ,
    \reg_2427_reg[7] ,
    \xor_ln124_269_reg_34864_reg[5] ,
    q4_reg_21,
    q4_reg_22,
    q5_reg_31,
    q5_reg_32,
    q5_reg_33,
    q4_reg_23,
    \xor_ln124_108_reg_33282_reg[7] ,
    \reg_2412_reg[6] ,
    q5_reg_34,
    q4_reg_24,
    q4_reg_25,
    q5_reg_35,
    q5_reg_36,
    q5_reg_37,
    q5_reg_38,
    \reg_2405_reg[6] ,
    q4_reg_26,
    q4_reg_27,
    q4_reg_28,
    q4_reg_29,
    q4_reg_30,
    \ap_CS_fsm_reg[7] ,
    ap_enable_reg_pp0_iter1_reg,
    x_assign_49_fu_6445_p3,
    q0_reg_4,
    q0_reg_5,
    x_assign_301_fu_30247_p3,
    q0_reg_6,
    q0_reg_7,
    ap_clk,
    clefia_s0_ce4,
    clefia_s0_ce2,
    clefia_s0_ce6,
    ADDRBWRADDR,
    Q,
    pt_q0,
    \xor_ln124_47_reg_32628_reg[7] ,
    \xor_ln124_47_reg_32628_reg[7]_0 ,
    \xor_ln124_47_reg_32628_reg[4] ,
    \xor_ln124_47_reg_32628_reg[7]_1 ,
    \xor_ln124_47_reg_32628_reg[5] ,
    clefia_s1_address2112_out,
    \xor_ln124_299_reg_35187_reg[7]_0 ,
    q5_reg_i_12_0,
    q5_reg_i_12_1,
    clefia_s1_address414_out,
    clefia_s1_address412_out,
    clefia_s1_address413_out,
    \xor_ln124_301_reg_35197_reg[7] ,
    q4_reg_i_24_0,
    q4_reg_i_24_1,
    q0_reg_8,
    ap_enable_reg_pp0_iter2,
    q5_reg_i_12_2,
    \xor_ln124_315_reg_35375_reg[7] ,
    \xor_ln124_331_reg_35563_reg[7] ,
    clefia_s1_address415_out,
    clefia_s1_address416_out,
    q4_reg_i_24_2,
    \xor_ln124_317_reg_35385_reg[7] ,
    q0_reg_i_222__0_0,
    reg_24521,
    reg_24831,
    q5_reg_39,
    clefia_s1_address41,
    clefia_s1_address219_out,
    clefia_s1_address2110_out,
    q4_reg_31,
    or_ln134_107_fu_18817_p3,
    x_assign_165_reg_34658,
    or_ln134_108_fu_18823_p3,
    \xor_ln124_63_reg_32734_reg[7] ,
    or_ln134_99_fu_17674_p3,
    x_assign_153_reg_34530,
    or_ln134_118_fu_19979_p3,
    or_ln134_100_fu_17680_p3,
    \xor_ln124_284_reg_34986_reg[5] ,
    \xor_ln124_220_reg_34469_reg[5] ,
    or_ln134_110_fu_18835_p3,
    \xor_ln124_204_reg_34341_reg[5] ,
    \xor_ln124_235_reg_34596_reg[4] ,
    \xor_ln124_235_reg_34596_reg[4]_0 ,
    \xor_ln124_235_reg_34596_reg[4]_1 ,
    \xor_ln124_235_reg_34596_reg[3] ,
    or_ln134_83_fu_15386_p3,
    or_ln134_84_fu_15392_p3,
    \xor_ln124_47_reg_32628_reg[7]_2 ,
    \xor_ln124_37_reg_32686_reg[7] ,
    \xor_ln124_37_reg_32686_reg[5] ,
    \xor_ln124_37_reg_32686_reg[5]_0 ,
    q3_reg_12,
    q3_reg_13,
    ct_ce08,
    q0_reg_9,
    q0_reg_10,
    q0_reg_11,
    ct_address0129_out,
    ct_address0127_out,
    clefia_s1_address0123_out,
    q4_reg_i_84_0,
    q4_reg_i_80_0,
    q4_reg_i_68__0_0,
    q4_reg_i_64__0_0,
    clefia_s1_address0119_out,
    ap_enable_reg_pp0_iter1,
    ce16,
    q0_reg_12,
    p_54_in,
    clefia_s1_address0122_out,
    reg_2435115_out,
    \reg_2435_reg[0] ,
    reg_24351,
    reg_2435114_out,
    reg_2398132_out,
    reg_2398124_out,
    ap_enable_reg_pp0_iter3,
    reg_24191,
    reg_2419119_out,
    \xor_ln124_347_reg_35751_reg[7] ,
    \xor_ln124_349_reg_35761_reg[7] ,
    ce011,
    x_assign_18_reg_32639,
    \xor_ln124_63_reg_32734_reg[7]_0 ,
    x_assign_21_reg_32548,
    x_assign_16_reg_32594,
    or_ln134_11_fu_5671_p3,
    \xor_ln124_63_reg_32734_reg[4] ,
    \xor_ln124_63_reg_32734_reg[3] ,
    \xor_ln124_63_reg_32734_reg[2] ,
    \xor_ln124_270_reg_34870_reg[2] ,
    x_assign_177_reg_34786,
    \xor_ln124_206_reg_34353_reg[2] ,
    x_assign_129_reg_34269,
    \xor_ln124_45_reg_32616_reg[7] ,
    \xor_ln124_238_reg_34614_reg[2] ,
    x_assign_148_reg_34492,
    \xor_ln124_286_reg_34998_reg[2] ,
    x_assign_189_reg_34914,
    \xor_ln124_222_reg_34481_reg[2] ,
    or_ln134_94_fu_16548_p3,
    \xor_ln124_254_reg_34742_reg[2] ,
    x_assign_160_reg_34620,
    \xor_ln124_37_reg_32686_reg[4] ,
    \xor_ln124_37_reg_32686_reg[3] ,
    \xor_ln124_37_reg_32686_reg[2] ,
    \xor_ln124_126_reg_33480_reg[7]_0 ,
    \xor_ln124_126_reg_33480_reg[7]_1 ,
    x_assign_64_reg_33322,
    x_assign_67_reg_33344,
    \xor_ln124_220_reg_34469_reg[7] ,
    x_assign_69_reg_33360,
    or_ln134_58_fu_10231_p3,
    or_ln134_56_fu_10219_p3,
    or_ln134_57_fu_10225_p3,
    q4_reg_i_23_0,
    \xor_ln124_190_reg_34225_reg[7] ,
    or_ln134_45_fu_10049_p3,
    or_ln134_46_fu_10055_p3,
    x_assign_87_reg_33424,
    \xor_ln124_64_reg_32277_reg[3] ,
    \xor_ln124_42_reg_32344_reg[3] ,
    \xor_ln124_64_reg_32277_reg[5] ,
    \xor_ln124_42_reg_32344_reg[5] ,
    \xor_ln124_190_reg_34225_reg[3] ,
    \xor_ln124_188_reg_34213_reg[4] ,
    \xor_ln124_188_reg_34213_reg[7] ,
    x_assign_117_reg_34108,
    \xor_ln124_188_reg_34213_reg[7]_0 ,
    or_ln134_78_fu_14500_p3,
    or_ln134_76_fu_14488_p3,
    or_ln134_89_fu_14748_p3,
    x_assign_134_reg_34145,
    \xor_ln124_190_reg_34225_reg[7]_0 ,
    \xor_ln124_190_reg_34225_reg[7]_1 ,
    x_assign_112_reg_34070,
    or_ln134_90_fu_14754_p3,
    \xor_ln124_188_reg_34213_reg[5] ,
    \xor_ln124_190_reg_34225_reg[5] ,
    or_ln134_75_fu_14482_p3,
    \xor_ln124_188_reg_34213_reg[4]_0 ,
    \xor_ln124_190_reg_34225_reg[4] ,
    \xor_ln124_188_reg_34213_reg[3] ,
    \xor_ln124_188_reg_34213_reg[3]_0 ,
    \xor_ln124_190_reg_34225_reg[3]_0 ,
    \xor_ln124_190_reg_34225_reg[2] ,
    q4_reg_i_70__0_0,
    x_assign_132_reg_34139,
    \xor_ln124_254_reg_34742_reg[7] ,
    \xor_ln124_254_reg_34742_reg[7]_0 ,
    \xor_ln124_254_reg_34742_reg[6] ,
    \xor_ln124_254_reg_34742_reg[6]_0 ,
    \xor_ln124_252_reg_34730_reg[5] ,
    \xor_ln124_254_reg_34742_reg[1] ,
    \xor_ln124_254_reg_34742_reg[1]_0 ,
    \xor_ln124_254_reg_34742_reg[0] ,
    \xor_ln124_254_reg_34742_reg[0]_0 ,
    clefia_s1_address0116_out,
    clefia_s1_address0117_out,
    \xor_ln124_317_reg_35385_reg[7]_0 ,
    x_assign_208_reg_35227,
    or_ln134_140_fu_23688_p3,
    x_assign_213_reg_35265,
    x_assign_230_reg_35313,
    or_ln134_154_fu_23876_p3,
    or_ln134_153_fu_23870_p3,
    clefia_s1_address0120_out,
    \xor_ln124_62_reg_32765_reg[7] ,
    q0_reg_i_163_0,
    or_ln134_142_fu_23700_p3,
    or_ln134_141_fu_23694_p3,
    q3_reg_i_76_0,
    q3_reg_i_79_0,
    \xor_ln124_317_reg_35385_reg[5] ,
    q0_reg_i_123__0_0,
    q4_reg_i_194_0,
    q4_reg_i_71_0,
    x_assign_231_reg_35329,
    clefia_s1_address0121_out,
    q0_reg_i_162_0,
    x_assign_256_reg_35979,
    x_assign_261_reg_36017,
    or_ln134_173_fu_28222_p3,
    or_ln134_174_fu_28228_p3,
    q0_reg_i_220_0,
    or_ln134_171_fu_28210_p3,
    or_ln134_172_fu_28216_p3,
    x_assign_278_reg_36065,
    or_ln134_186_fu_28404_p3,
    or_ln134_185_fu_28398_p3,
    x_assign_276_reg_36043,
    x_assign_258_reg_35995,
    \xor_ln124_1219_reg_36669_reg[4] ,
    \xor_ln124_237_reg_34608_reg[4] ,
    \xor_ln124_253_reg_34736_reg[4] ,
    \xor_ln124_237_reg_34608_reg[3] ,
    \xor_ln124_253_reg_34736_reg[3] ,
    \xor_ln124_62_reg_32765_reg[7]_0 ,
    \xor_ln124_62_reg_32765_reg[7]_1 ,
    or_ln134_12_reg_32680,
    or_ln134_26_reg_32723,
    x_assign_36_reg_32696,
    x_assign_38_reg_32707,
    \xor_ln124_62_reg_32765_reg[7]_2 ,
    \xor_ln124_187_reg_34207_reg[7] ,
    \xor_ln124_187_reg_34207_reg[7]_0 ,
    \xor_ln124_189_reg_34219_reg[7] ,
    \xor_ln124_189_reg_34219_reg[7]_0 ,
    \xor_ln124_187_reg_34207_reg[5] ,
    \xor_ln124_187_reg_34207_reg[5]_0 ,
    \xor_ln124_187_reg_34207_reg[4] ,
    xor_ln124_163_fu_14527_p2,
    \xor_ln124_187_reg_34207_reg[2] ,
    \xor_ln124_187_reg_34207_reg[2]_0 ,
    x_assign_229_reg_35297,
    \xor_ln124_315_reg_35375_reg[4] ,
    \xor_ln124_315_reg_35375_reg[4]_0 ,
    or_ln134_184_fu_28392_p3,
    \xor_ln124_124_reg_33470_reg[7]_0 ,
    q4_reg_i_228_0,
    x_assign_277_reg_36049,
    or_ln134_183_fu_28386_p3,
    x_assign_259_reg_36001,
    \xor_ln124_61_reg_32728_reg[5] ,
    \xor_ln124_124_reg_33470_reg[7]_1 ,
    x_assign_85_reg_33392,
    q5_reg_i_11_0,
    \xor_ln124_124_reg_33470_reg[5] ,
    \xor_ln124_124_reg_33470_reg[5]_0 ,
    q5_reg_i_27__0_0,
    q0_reg_i_65__0_0,
    q0_reg_i_189__0_0,
    q3_reg_i_36__0_0,
    \xor_ln124_252_reg_34730_reg[7] ,
    \xor_ln124_252_reg_34730_reg[7]_0 ,
    or_ln134_116_fu_19967_p3,
    \xor_ln124_268_reg_34858_reg[5] ,
    or_ln134_86_fu_15404_p3,
    or_ln134_102_fu_17692_p3,
    or_ln134_125_fu_21117_p3,
    or_ln134_124_fu_21111_p3,
    or_ln134_92_fu_16536_p3,
    \xor_ln124_268_reg_34858_reg[7] ,
    \xor_ln124_236_reg_34602_reg[7] ,
    \xor_ln124_236_reg_34602_reg[5] ,
    \xor_ln124_204_reg_34341_reg[7] ,
    \xor_ln124_284_reg_34986_reg[7] ,
    x_assign_186_reg_34892,
    \xor_ln124_220_reg_34469_reg[7]_0 ,
    \xor_ln124_252_reg_34730_reg[3] ,
    \xor_ln124_252_reg_34730_reg[2] ,
    q4_reg_i_71_1,
    q3_reg_i_78__0_0,
    q3_reg_i_97__0_0,
    q3_reg_i_105__0_0,
    q3_reg_i_76_1,
    q3_reg_i_25__0_0,
    q4_reg_i_69_0,
    x_assign_124_reg_34231,
    q4_reg_i_20__0_0,
    or_ln134_30_reg_33004,
    or_ln134_29_reg_32998,
    x_assign_40_reg_32962,
    x_assign_45_reg_32992,
    x_assign_43_reg_32980,
    or_ln134_40_fu_7955_p3,
    or_ln134_41_fu_7961_p3,
    or_ln134_42_fu_7967_p3,
    q4_reg_32,
    \xor_ln124_94_reg_33104_reg[5] ,
    \xor_ln124_94_reg_33104_reg[5]_0 ,
    \xor_ln124_94_reg_33104_reg[3] ,
    \xor_ln124_94_reg_33104_reg[3]_0 ,
    q0_reg_i_51_0,
    x_assign_93_reg_33736,
    x_assign_90_reg_33714,
    x_assign_88_reg_33698,
    q3_reg_i_26_0,
    or_ln134_60_fu_12301_p3,
    q3_reg_i_34_0,
    q3_reg_i_34_1,
    or_ln134_59_fu_12295_p3,
    q4_reg_i_70__0_1,
    \xor_ln124_222_reg_34481_reg[7] ,
    x_assign_141_reg_34397,
    x_assign_136_reg_34359,
    \xor_ln124_222_reg_34481_reg[7]_0 ,
    \xor_ln124_222_reg_34481_reg[6] ,
    \xor_ln124_222_reg_34481_reg[6]_0 ,
    \xor_ln124_222_reg_34481_reg[1] ,
    \xor_ln124_222_reg_34481_reg[1]_0 ,
    \xor_ln124_222_reg_34481_reg[0] ,
    \xor_ln124_222_reg_34481_reg[0]_0 ,
    \xor_ln124_270_reg_34870_reg[7] ,
    \xor_ln124_270_reg_34870_reg[7]_0 ,
    \xor_ln124_206_reg_34353_reg[7] ,
    \xor_ln124_206_reg_34353_reg[7]_0 ,
    \xor_ln124_238_reg_34614_reg[7] ,
    \xor_ln124_238_reg_34614_reg[7]_0 ,
    \xor_ln124_286_reg_34998_reg[7] ,
    \xor_ln124_286_reg_34998_reg[7]_0 ,
    \xor_ln124_270_reg_34870_reg[6] ,
    \xor_ln124_270_reg_34870_reg[6]_0 ,
    \xor_ln124_206_reg_34353_reg[6] ,
    \xor_ln124_206_reg_34353_reg[6]_0 ,
    \xor_ln124_238_reg_34614_reg[6] ,
    \xor_ln124_238_reg_34614_reg[6]_0 ,
    \xor_ln124_286_reg_34998_reg[6] ,
    \xor_ln124_286_reg_34998_reg[6]_0 ,
    or_ln134_123_fu_21105_p3,
    or_ln134_115_fu_19961_p3,
    \xor_ln124_286_reg_34998_reg[3] ,
    x_assign_172_reg_34748,
    \xor_ln124_270_reg_34870_reg[1] ,
    \xor_ln124_270_reg_34870_reg[1]_0 ,
    \xor_ln124_206_reg_34353_reg[1] ,
    \xor_ln124_206_reg_34353_reg[1]_0 ,
    \xor_ln124_238_reg_34614_reg[1] ,
    \xor_ln124_238_reg_34614_reg[1]_0 ,
    \xor_ln124_286_reg_34998_reg[1] ,
    \xor_ln124_286_reg_34998_reg[1]_0 ,
    \xor_ln124_270_reg_34870_reg[0] ,
    \xor_ln124_270_reg_34870_reg[0]_0 ,
    \xor_ln124_206_reg_34353_reg[0] ,
    \xor_ln124_206_reg_34353_reg[0]_0 ,
    \xor_ln124_238_reg_34614_reg[0] ,
    \xor_ln124_238_reg_34614_reg[0]_0 ,
    \xor_ln124_286_reg_34998_reg[0] ,
    \xor_ln124_286_reg_34998_reg[0]_0 ,
    x_assign_237_reg_35641,
    or_ln134_156_fu_25952_p3,
    or_ln134_155_fu_25946_p3,
    x_assign_232_reg_35603,
    x_assign_254_reg_35689,
    x_assign_252_reg_35667,
    or_ln134_169_fu_26134_p3,
    or_ln134_170_fu_26140_p3,
    q0_reg_i_162_1,
    or_ln134_157_fu_25958_p3,
    or_ln134_158_fu_25964_p3,
    q4_reg_i_157__0_0,
    or_ln134_189_fu_30487_p3,
    or_ln134_190_fu_30493_p3,
    x_assign_282_reg_36366,
    x_assign_283_reg_36372,
    \xor_ln124_426_reg_36513_reg[7] ,
    x_assign_280_reg_36350,
    x_assign_285_reg_36388,
    or_ln134_188_fu_30481_p3,
    or_ln134_187_fu_30475_p3,
    \xor_ln124_157_reg_33856_reg[7] ,
    or_ln134_74_fu_12489_p3,
    or_ln134_73_fu_12483_p3,
    x_assign_108_reg_33762,
    x_assign_110_reg_33784,
    \xor_ln124_155_reg_33846_reg[7] ,
    or_ln134_71_fu_12471_p3,
    \xor_ln124_155_reg_33846_reg[4] ,
    or_ln134_91_fu_16530_p3,
    x_assign_235_reg_35625,
    x_assign_234_reg_35619,
    or_ln134_168_fu_26128_p3,
    or_ln134_167_fu_26122_p3,
    x_assign_253_reg_35673,
    x_assign_255_reg_35705,
    x_assign_61_reg_33016,
    q5_reg_40,
    q5_reg_i_9__0_0,
    \xor_ln124_92_reg_33094_reg[3] ,
    q3_reg_i_36__0_1,
    \xor_ln124_220_reg_34469_reg[2] ,
    q4_reg_i_69_1,
    q4_reg_i_69_2,
    x_assign_187_reg_34898,
    \xor_ln124_284_reg_34986_reg[2] ,
    q3_reg_i_78__0_1,
    clefia_s1_address0115_out,
    clefia_s1_address0113_out,
    clefia_s1_address0114_out,
    q3_reg_14,
    x_assign_57_reg_33172,
    \xor_ln124_108_reg_33282_reg[5] ,
    \xor_ln124_108_reg_33282_reg[5]_0 ,
    x_assign_52_reg_33134,
    \xor_ln124_110_reg_33292_reg[3] ,
    \xor_ln124_110_reg_33292_reg[3]_0 ,
    or_ln134_49_fu_9093_p3,
    or_ln134_50_fu_9099_p3,
    q4_reg_i_20__0_1,
    or_ln134_38_fu_8923_p3,
    or_ln134_37_fu_8917_p3,
    q5_reg_i_9__0_1,
    x_assign_55_reg_33156,
    q3_reg_i_103__0_0,
    or_ln134_48_fu_9087_p3,
    x_assign_75_reg_33236,
    q4_reg_i_54__0_0,
    or_ln134_69_fu_13439_p3,
    or_ln134_70_fu_13445_p3,
    x_assign_100_reg_33886,
    x_assign_105_reg_33924,
    \xor_ln124_299_reg_35187_reg[5] ,
    or_ln134_146_fu_22744_p3,
    or_ln134_144_fu_22732_p3,
    \xor_ln124_301_reg_35197_reg[5] ,
    or_ln134_145_fu_22738_p3,
    x_assign_196_reg_35055,
    or_ln134_133_fu_22562_p3,
    q4_reg_i_24_3,
    or_ln134_134_fu_22568_p3,
    or_ln134_163_fu_27078_p3,
    x_assign_264_reg_35855,
    or_ln134_164_fu_27084_p3,
    or_ln134_177_fu_27266_p3,
    x_assign_266_reg_35877,
    q0_reg_i_221_0,
    x_assign_249_reg_35829,
    q0_reg_i_162_2,
    or_ln134_165_fu_27090_p3,
    x_assign_246_reg_35807,
    or_ln134_176_fu_27260_p3,
    \xor_ln124_365_reg_35949_reg[4] ,
    q0_reg_i_177_0,
    q0_reg_i_194__0_0,
    x_assign_247_reg_35813,
    x_assign_267_reg_35893,
    \xor_ln124_404_reg_36582_reg[7] ,
    x_assign_295_reg_36540,
    x_assign_294_reg_36534,
    or_ln134_197_fu_31295_p3,
    \xor_ln124_406_reg_36592_reg[7] ,
    x_assign_297_reg_36556,
    or_ln134_195_fu_31283_p3,
    or_ln134_196_fu_31289_p3,
    \xor_ln124_404_reg_36582_reg[5] ,
    \xor_ln124_406_reg_36592_reg[3] ,
    x_assign_201_reg_35019,
    x_assign_199_reg_35077,
    x_assign_73_reg_33204,
    q4_reg_33,
    \xor_ln124_236_reg_34602_reg[3] ,
    \xor_ln124_236_reg_34602_reg[2] ,
    \xor_ln124_235_reg_34596_reg[3]_0 ,
    \xor_ln124_268_reg_34858_reg[2] ,
    q4_reg_i_71_2,
    q5_reg_i_12_3,
    x_assign_217_reg_35109,
    q3_reg_i_176__0_0,
    q3_reg_i_78__0_2,
    \xor_ln124_108_reg_33282_reg[4] ,
    \xor_ln124_171_reg_34034_reg[7] ,
    x_assign_103_reg_33908,
    or_ln134_68_fu_13433_p3,
    x_assign_122_reg_33972,
    or_ln134_82_fu_13621_p3,
    or_ln134_80_fu_13609_p3,
    x_assign_121_reg_33956,
    q0_reg_i_26__0_0,
    \xor_ln124_171_reg_34034_reg[4]_0 ,
    q0_reg_i_122__0_0,
    q0_reg_i_122__0_1,
    \xor_ln124_299_reg_35187_reg[4] ,
    \xor_ln124_363_reg_35939_reg[7] ,
    or_ln134_175_fu_27254_p3,
    x_assign_28_reg_32790,
    q0_reg_i_159__0_0,
    x_assign_31_reg_32808,
    x_assign_33_reg_32820,
    or_ln134_32_fu_6823_p3,
    or_ln134_34_fu_6835_p3,
    or_ln134_33_fu_6829_p3,
    q4_reg_i_20__0_2,
    or_ln134_22_reg_32832,
    or_ln134_21_reg_32826,
    \xor_ln124_78_reg_32932_reg[5] ,
    \xor_ln124_78_reg_32932_reg[5]_0 ,
    q3_reg_i_41__0_0,
    q3_reg_i_104__0_0,
    \x_74_reg_33668_reg[7] ,
    x_assign_76_reg_33510,
    \x_74_reg_33668_reg[5] ,
    \x_74_reg_33668_reg[5]_0 ,
    or_ln134_53_fu_11181_p3,
    or_ln134_66_fu_11363_p3,
    or_ln134_64_fu_11351_p3,
    or_ln134_65_fu_11357_p3,
    q4_reg_i_23_1,
    or_ln134_54_fu_11187_p3,
    q5_reg_i_11_1,
    x_assign_79_reg_33532,
    x_assign_81_reg_33548,
    \x_74_reg_33668_reg[3] ,
    \x_74_reg_33668_reg[3]_0 ,
    q3_reg_i_106__0_0,
    q0_reg_i_163_1,
    or_ln134_147_fu_24814_p3,
    x_assign_225_reg_35453,
    or_ln134_149_fu_24826_p3,
    x_assign_222_reg_35431,
    q3_reg_i_79_1,
    x_assign_223_reg_35437,
    or_ln134_148_fu_24820_p3,
    or_ln134_160_fu_24996_p3,
    x_assign_240_reg_35479,
    or_ln134_161_fu_25002_p3,
    q3_reg_i_93_0,
    q0_reg_i_127__0_0,
    x_assign_243_reg_35517,
    \xor_ln124_397_reg_36320_reg[7] ,
    x_assign_273_reg_36205,
    or_ln134_179_fu_29342_p3,
    or_ln134_180_fu_29348_p3,
    x_assign_290_reg_36253,
    x_assign_288_reg_36231,
    or_ln134_193_fu_29530_p3,
    q0_reg_i_52_0,
    x_assign_270_reg_36183,
    or_ln134_181_fu_29354_p3,
    q3_reg_i_27_0,
    x_assign_271_reg_36189,
    or_ln134_192_fu_29524_p3,
    q3_reg_i_35_0,
    q0_reg_i_126_0,
    x_assign_291_reg_36269,
    x_assign_51_reg_32876,
    x_assign_99_reg_33612,
    \xor_ln124_268_reg_34858_reg[3] ,
    q4_reg_i_157__0_1,
    or_ln134_191_fu_29518_p3,
    q5_reg_i_9__0_2,
    q3_reg_i_75__0_0,
    \xor_ln124_76_reg_32922_reg[4] ,
    \xor_ln124_140_reg_33658_reg[7] ,
    x_assign_97_reg_33580,
    \xor_ln124_204_reg_34341_reg[2] ,
    q4_reg_i_69_3,
    x_assign_49_reg_32844,
    q3_reg_i_104__0_1,
    \xor_ln124_140_reg_33658_reg[4] ,
    \xor_ln124_203_reg_34335_reg[4] ,
    or_ln134_159_fu_24990_p3,
    x_assign_242_reg_35501,
    q0_reg_i_17__0_0,
    q0_reg_i_19__0_0,
    q0_reg_i_19__0_1,
    q0_reg_i_17__0_1,
    q0_reg_i_17__0_2,
    q0_reg_i_17__0_3,
    q0_reg_i_116_0,
    q0_reg_i_51_1,
    q3_reg_i_109_0,
    q3_reg_i_109_1,
    x_assign_219_reg_35141,
    x_assign_63_reg_33048,
    q0_reg_i_115_0,
    x_assign_279_reg_36081,
    q5_reg_41,
    q5_reg_42,
    q4_reg_34,
    q0_reg_13,
    clefia_s1_address01);
  output [7:0]DOADO;
  output [4:0]DOBDO;
  output clefia_s0_ce0;
  output [7:0]q0_reg_0;
  output [4:0]q0_reg_1;
  output [6:0]q3_reg_0;
  output [7:0]q3_reg_1;
  output [7:0]q5_reg_0;
  output [6:0]D;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[14] ;
  output [7:0]q4_reg_0;
  output clefia_s1_address2111_out;
  output [7:0]q0_reg_2;
  output \trunc_ln134_270_reg_34626_reg[4] ;
  output q4_reg_1;
  output \trunc_ln134_250_reg_34498_reg[6] ;
  output q4_reg_2;
  output q4_reg_3;
  output q4_reg_4;
  output q4_reg_5;
  output q4_reg_6;
  output q4_reg_7;
  output q5_reg_1;
  output [3:0]q5_reg_2;
  output q5_reg_3;
  output [1:0]\xor_ln124_171_reg_34034_reg[4] ;
  output \trunc_ln134_210_reg_34237_reg[4] ;
  output \reg_2388_reg[4] ;
  output q4_reg_8;
  output [3:0]q4_reg_9;
  output [1:0]q4_reg_10;
  output \ap_CS_fsm_reg[13] ;
  output [7:0]\xor_ln124_366_reg_35954_reg[7] ;
  output \reg_2419_reg[0] ;
  output [4:0]\xor_ln124_333_reg_35573_reg[7] ;
  output \reg_2419_reg[1] ;
  output [4:0]\xor_ln124_317_reg_35385_reg[6] ;
  output \reg_2419_reg[3] ;
  output \reg_2419_reg[4] ;
  output \reg_2419_reg[5] ;
  output \reg_2419_reg[6] ;
  output \reg_2419_reg[7] ;
  output [7:0]\reg_2452_reg[7] ;
  output [5:0]\reg_2392_reg[5] ;
  output p_43_in;
  output \ap_CS_fsm_reg[9] ;
  output ce24;
  output [7:0]q4_reg_11;
  output [7:0]q5_reg_4;
  output [7:0]q4_reg_12;
  output [7:0]q3_reg_2;
  output [7:0]q0_reg_3;
  output [2:0]\reg_2405_reg[7] ;
  output clefia_s0_address61;
  output [7:0]q5_reg_5;
  output [7:0]\pt_load_3_reg_32160_reg[7] ;
  output [7:0]q5_reg_6;
  output [4:0]\trunc_ln134_299_reg_34802_reg[6] ;
  output [4:0]\trunc_ln134_219_reg_34285_reg[6] ;
  output [5:0]\xor_ln124_21_reg_32497_reg[7] ;
  output [4:0]\x_assign_153_reg_34530_reg[5] ;
  output [4:0]\trunc_ln134_317_reg_34920_reg[6] ;
  output [4:0]\x_assign_141_reg_34397_reg[7] ;
  output [4:0]\x_assign_165_reg_34658_reg[5] ;
  output \reg_2388_reg[3] ;
  output [5:0]q5_reg_7;
  output q3_reg_3;
  output [2:0]q3_reg_4;
  output [1:0]q3_reg_5;
  output [2:0]q3_reg_6;
  output [7:0]\xor_ln124_78_reg_32932_reg[7] ;
  output [2:0]\reg_2459_reg[7] ;
  output clefia_s1_address218_out;
  output [4:0]\reg_2468_reg[4] ;
  output [4:0]q3_reg_7;
  output [7:0]\trunc_ln134_17_reg_32242_reg[0] ;
  output [7:0]\trunc_ln134_19_reg_32303_reg[0] ;
  output [1:0]q3_reg_8;
  output [1:0]q3_reg_9;
  output [7:0]\xor_ln124_125_reg_33475_reg[7] ;
  output [7:0]\xor_ln124_127_reg_33485_reg[7] ;
  output q5_reg_8;
  output q5_reg_9;
  output [4:0]\xor_ln124_253_reg_34736_reg[7] ;
  output [2:0]\xor_ln124_237_reg_34608_reg[7] ;
  output [3:0]\xor_ln124_235_reg_34596_reg[7] ;
  output [7:0]q4_reg_13;
  output q4_reg_14;
  output [2:0]q4_reg_15;
  output [1:0]q4_reg_16;
  output [2:0]q4_reg_17;
  output [1:0]\x_assign_153_reg_34530_reg[4] ;
  output [1:0]\trunc_ln134_274_reg_34648_reg[3] ;
  output ce411;
  output [2:0]\pt_load_2_reg_32129_reg[7] ;
  output [7:0]\xor_ln124_124_reg_33470_reg[7] ;
  output [7:0]\xor_ln124_126_reg_33480_reg[7] ;
  output [4:0]\reg_2405_reg[7]_0 ;
  output q3_reg_10;
  output q3_reg_11;
  output [4:0]\xor_ln124_60_reg_32760_reg[7] ;
  output clefia_s1_address217_out;
  output [2:0]\xor_ln124_44_reg_32610_reg[6] ;
  output [4:0]\reg_2427_reg[6] ;
  output [5:0]q5_reg_10;
  output [5:0]q5_reg_11;
  output [5:0]q5_reg_12;
  output [5:0]q5_reg_13;
  output [5:0]q5_reg_14;
  output [5:0]q5_reg_15;
  output q4_reg_18;
  output [1:0]\reg_2398_reg[2] ;
  output \trunc_ln134_214_reg_34259_reg[6] ;
  output \trunc_ln134_214_reg_34259_reg[5] ;
  output q4_reg_19;
  output q4_reg_20;
  output q5_reg_16;
  output \trunc_ln134_214_reg_34259_reg[0] ;
  output \tmp_429_reg_34264_reg[0] ;
  output clefia_s1_address21;
  output [1:0]\xor_ln124_30_reg_32515_reg[5] ;
  output q5_reg_17;
  output q5_reg_18;
  output q5_reg_19;
  output q5_reg_20;
  output q5_reg_21;
  output q5_reg_22;
  output q5_reg_23;
  output q5_reg_24;
  output q5_reg_25;
  output q5_reg_26;
  output [3:0]\reg_2459_reg[7]_0 ;
  output [4:0]\reg_2468_reg[5] ;
  output [3:0]\xor_ln124_94_reg_33104_reg[7] ;
  output [4:0]\reg_2392_reg[7] ;
  output q5_reg_27;
  output q5_reg_28;
  output q5_reg_29;
  output q5_reg_30;
  output [5:0]\xor_ln124_299_reg_35187_reg[7] ;
  output [5:0]\reg_2412_reg[7] ;
  output [3:0]\reg_2427_reg[7] ;
  output [1:0]\xor_ln124_269_reg_34864_reg[5] ;
  output q4_reg_21;
  output q4_reg_22;
  output q5_reg_31;
  output q5_reg_32;
  output q5_reg_33;
  output q4_reg_23;
  output [2:0]\xor_ln124_108_reg_33282_reg[7] ;
  output [3:0]\reg_2412_reg[6] ;
  output q5_reg_34;
  output q4_reg_24;
  output q4_reg_25;
  output q5_reg_35;
  output [1:0]q5_reg_36;
  output q5_reg_37;
  output q5_reg_38;
  output [3:0]\reg_2405_reg[6] ;
  output q4_reg_26;
  output q4_reg_27;
  output q4_reg_28;
  output [1:0]q4_reg_29;
  output q4_reg_30;
  output \ap_CS_fsm_reg[7] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [2:0]x_assign_49_fu_6445_p3;
  output [3:0]q0_reg_4;
  output [1:0]q0_reg_5;
  output [2:0]x_assign_301_fu_30247_p3;
  output [2:0]q0_reg_6;
  output [2:0]q0_reg_7;
  input ap_clk;
  input clefia_s0_ce4;
  input clefia_s0_ce2;
  input clefia_s0_ce6;
  input [7:0]ADDRBWRADDR;
  input [7:0]Q;
  input [6:0]pt_q0;
  input [7:0]\xor_ln124_47_reg_32628_reg[7] ;
  input [6:0]\xor_ln124_47_reg_32628_reg[7]_0 ;
  input [6:0]\xor_ln124_47_reg_32628_reg[4] ;
  input [6:0]\xor_ln124_47_reg_32628_reg[7]_1 ;
  input \xor_ln124_47_reg_32628_reg[5] ;
  input clefia_s1_address2112_out;
  input [7:0]\xor_ln124_299_reg_35187_reg[7]_0 ;
  input [7:0]q5_reg_i_12_0;
  input [7:0]q5_reg_i_12_1;
  input clefia_s1_address414_out;
  input clefia_s1_address412_out;
  input clefia_s1_address413_out;
  input [7:0]\xor_ln124_301_reg_35197_reg[7] ;
  input [7:0]q4_reg_i_24_0;
  input [7:0]q4_reg_i_24_1;
  input [15:0]q0_reg_8;
  input ap_enable_reg_pp0_iter2;
  input [7:0]q5_reg_i_12_2;
  input [7:0]\xor_ln124_315_reg_35375_reg[7] ;
  input [7:0]\xor_ln124_331_reg_35563_reg[7] ;
  input clefia_s1_address415_out;
  input clefia_s1_address416_out;
  input [7:0]q4_reg_i_24_2;
  input [7:0]\xor_ln124_317_reg_35385_reg[7] ;
  input [7:0]q0_reg_i_222__0_0;
  input reg_24521;
  input reg_24831;
  input [7:0]q5_reg_39;
  input clefia_s1_address41;
  input clefia_s1_address219_out;
  input clefia_s1_address2110_out;
  input [7:0]q4_reg_31;
  input [5:0]or_ln134_107_fu_18817_p3;
  input [7:0]x_assign_165_reg_34658;
  input [6:0]or_ln134_108_fu_18823_p3;
  input [7:0]\xor_ln124_63_reg_32734_reg[7] ;
  input [4:0]or_ln134_99_fu_17674_p3;
  input [7:0]x_assign_153_reg_34530;
  input [7:0]or_ln134_118_fu_19979_p3;
  input [5:0]or_ln134_100_fu_17680_p3;
  input [3:0]\xor_ln124_284_reg_34986_reg[5] ;
  input [3:0]\xor_ln124_220_reg_34469_reg[5] ;
  input [7:0]or_ln134_110_fu_18835_p3;
  input [3:0]\xor_ln124_204_reg_34341_reg[5] ;
  input \xor_ln124_235_reg_34596_reg[4] ;
  input [1:0]\xor_ln124_235_reg_34596_reg[4]_0 ;
  input [1:0]\xor_ln124_235_reg_34596_reg[4]_1 ;
  input \xor_ln124_235_reg_34596_reg[3] ;
  input [2:0]or_ln134_83_fu_15386_p3;
  input [6:0]or_ln134_84_fu_15392_p3;
  input [6:0]\xor_ln124_47_reg_32628_reg[7]_2 ;
  input [7:0]\xor_ln124_37_reg_32686_reg[7] ;
  input [3:0]\xor_ln124_37_reg_32686_reg[5] ;
  input [3:0]\xor_ln124_37_reg_32686_reg[5]_0 ;
  input q3_reg_12;
  input q3_reg_13;
  input ct_ce08;
  input q0_reg_9;
  input q0_reg_10;
  input q0_reg_11;
  input ct_address0129_out;
  input ct_address0127_out;
  input clefia_s1_address0123_out;
  input q4_reg_i_84_0;
  input q4_reg_i_80_0;
  input q4_reg_i_68__0_0;
  input q4_reg_i_64__0_0;
  input clefia_s1_address0119_out;
  input ap_enable_reg_pp0_iter1;
  input ce16;
  input q0_reg_12;
  input p_54_in;
  input clefia_s1_address0122_out;
  input reg_2435115_out;
  input \reg_2435_reg[0] ;
  input reg_24351;
  input reg_2435114_out;
  input reg_2398132_out;
  input reg_2398124_out;
  input ap_enable_reg_pp0_iter3;
  input reg_24191;
  input reg_2419119_out;
  input [7:0]\xor_ln124_347_reg_35751_reg[7] ;
  input [7:0]\xor_ln124_349_reg_35761_reg[7] ;
  input ce011;
  input [7:0]x_assign_18_reg_32639;
  input [7:0]\xor_ln124_63_reg_32734_reg[7]_0 ;
  input [7:0]x_assign_21_reg_32548;
  input [5:0]x_assign_16_reg_32594;
  input [5:0]or_ln134_11_fu_5671_p3;
  input \xor_ln124_63_reg_32734_reg[4] ;
  input \xor_ln124_63_reg_32734_reg[3] ;
  input \xor_ln124_63_reg_32734_reg[2] ;
  input \xor_ln124_270_reg_34870_reg[2] ;
  input [7:0]x_assign_177_reg_34786;
  input \xor_ln124_206_reg_34353_reg[2] ;
  input [7:0]x_assign_129_reg_34269;
  input [5:0]\xor_ln124_45_reg_32616_reg[7] ;
  input \xor_ln124_238_reg_34614_reg[2] ;
  input [5:0]x_assign_148_reg_34492;
  input \xor_ln124_286_reg_34998_reg[2] ;
  input [2:0]x_assign_189_reg_34914;
  input \xor_ln124_222_reg_34481_reg[2] ;
  input [7:0]or_ln134_94_fu_16548_p3;
  input \xor_ln124_254_reg_34742_reg[2] ;
  input [5:0]x_assign_160_reg_34620;
  input \xor_ln124_37_reg_32686_reg[4] ;
  input \xor_ln124_37_reg_32686_reg[3] ;
  input \xor_ln124_37_reg_32686_reg[2] ;
  input [7:0]\xor_ln124_126_reg_33480_reg[7]_0 ;
  input [7:0]\xor_ln124_126_reg_33480_reg[7]_1 ;
  input [7:0]x_assign_64_reg_33322;
  input [7:0]x_assign_67_reg_33344;
  input [7:0]\xor_ln124_220_reg_34469_reg[7] ;
  input [5:0]x_assign_69_reg_33360;
  input [7:0]or_ln134_58_fu_10231_p3;
  input [7:0]or_ln134_56_fu_10219_p3;
  input [6:0]or_ln134_57_fu_10225_p3;
  input [7:0]q4_reg_i_23_0;
  input [7:0]\xor_ln124_190_reg_34225_reg[7] ;
  input [5:0]or_ln134_45_fu_10049_p3;
  input [7:0]or_ln134_46_fu_10055_p3;
  input [0:0]x_assign_87_reg_33424;
  input [3:0]\xor_ln124_64_reg_32277_reg[3] ;
  input [3:0]\xor_ln124_42_reg_32344_reg[3] ;
  input [3:0]\xor_ln124_64_reg_32277_reg[5] ;
  input [3:0]\xor_ln124_42_reg_32344_reg[5] ;
  input [2:0]\xor_ln124_190_reg_34225_reg[3] ;
  input [2:0]\xor_ln124_188_reg_34213_reg[4] ;
  input [7:0]\xor_ln124_188_reg_34213_reg[7] ;
  input [7:0]x_assign_117_reg_34108;
  input [7:0]\xor_ln124_188_reg_34213_reg[7]_0 ;
  input [7:0]or_ln134_78_fu_14500_p3;
  input [7:0]or_ln134_76_fu_14488_p3;
  input [7:0]or_ln134_89_fu_14748_p3;
  input [7:0]x_assign_134_reg_34145;
  input [7:0]\xor_ln124_190_reg_34225_reg[7]_0 ;
  input [7:0]\xor_ln124_190_reg_34225_reg[7]_1 ;
  input [5:0]x_assign_112_reg_34070;
  input [6:0]or_ln134_90_fu_14754_p3;
  input \xor_ln124_188_reg_34213_reg[5] ;
  input [3:0]\xor_ln124_190_reg_34225_reg[5] ;
  input [5:0]or_ln134_75_fu_14482_p3;
  input \xor_ln124_188_reg_34213_reg[4]_0 ;
  input \xor_ln124_190_reg_34225_reg[4] ;
  input \xor_ln124_188_reg_34213_reg[3] ;
  input [3:0]\xor_ln124_188_reg_34213_reg[3]_0 ;
  input \xor_ln124_190_reg_34225_reg[3]_0 ;
  input \xor_ln124_190_reg_34225_reg[2] ;
  input [3:0]q4_reg_i_70__0_0;
  input [3:0]x_assign_132_reg_34139;
  input \xor_ln124_254_reg_34742_reg[7] ;
  input \xor_ln124_254_reg_34742_reg[7]_0 ;
  input \xor_ln124_254_reg_34742_reg[6] ;
  input \xor_ln124_254_reg_34742_reg[6]_0 ;
  input [3:0]\xor_ln124_252_reg_34730_reg[5] ;
  input \xor_ln124_254_reg_34742_reg[1] ;
  input \xor_ln124_254_reg_34742_reg[1]_0 ;
  input \xor_ln124_254_reg_34742_reg[0] ;
  input \xor_ln124_254_reg_34742_reg[0]_0 ;
  input clefia_s1_address0116_out;
  input clefia_s1_address0117_out;
  input [7:0]\xor_ln124_317_reg_35385_reg[7]_0 ;
  input [7:0]x_assign_208_reg_35227;
  input [7:0]or_ln134_140_fu_23688_p3;
  input [5:0]x_assign_213_reg_35265;
  input [7:0]x_assign_230_reg_35313;
  input [7:0]or_ln134_154_fu_23876_p3;
  input [6:0]or_ln134_153_fu_23870_p3;
  input clefia_s1_address0120_out;
  input [7:0]\xor_ln124_62_reg_32765_reg[7] ;
  input [7:0]q0_reg_i_163_0;
  input [7:0]or_ln134_142_fu_23700_p3;
  input [5:0]or_ln134_141_fu_23694_p3;
  input [7:0]q3_reg_i_76_0;
  input [7:0]q3_reg_i_79_0;
  input [3:0]\xor_ln124_317_reg_35385_reg[5] ;
  input [2:0]q0_reg_i_123__0_0;
  input [3:0]q4_reg_i_194_0;
  input [3:0]q4_reg_i_71_0;
  input [0:0]x_assign_231_reg_35329;
  input clefia_s1_address0121_out;
  input [7:0]q0_reg_i_162_0;
  input [6:0]x_assign_256_reg_35979;
  input [5:0]x_assign_261_reg_36017;
  input [5:0]or_ln134_173_fu_28222_p3;
  input [6:0]or_ln134_174_fu_28228_p3;
  input [7:0]q0_reg_i_220_0;
  input [4:0]or_ln134_171_fu_28210_p3;
  input [6:0]or_ln134_172_fu_28216_p3;
  input [6:0]x_assign_278_reg_36065;
  input [6:0]or_ln134_186_fu_28404_p3;
  input [6:0]or_ln134_185_fu_28398_p3;
  input [3:0]x_assign_276_reg_36043;
  input [4:0]x_assign_258_reg_35995;
  input [7:0]\xor_ln124_1219_reg_36669_reg[4] ;
  input \xor_ln124_237_reg_34608_reg[4] ;
  input \xor_ln124_253_reg_34736_reg[4] ;
  input \xor_ln124_237_reg_34608_reg[3] ;
  input \xor_ln124_253_reg_34736_reg[3] ;
  input [7:0]\xor_ln124_62_reg_32765_reg[7]_0 ;
  input [7:0]\xor_ln124_62_reg_32765_reg[7]_1 ;
  input [7:0]or_ln134_12_reg_32680;
  input [6:0]or_ln134_26_reg_32723;
  input [3:0]x_assign_36_reg_32696;
  input [7:0]x_assign_38_reg_32707;
  input [7:0]\xor_ln124_62_reg_32765_reg[7]_2 ;
  input [3:0]\xor_ln124_187_reg_34207_reg[7] ;
  input [7:0]\xor_ln124_187_reg_34207_reg[7]_0 ;
  input [7:0]\xor_ln124_189_reg_34219_reg[7] ;
  input [7:0]\xor_ln124_189_reg_34219_reg[7]_0 ;
  input \xor_ln124_187_reg_34207_reg[5] ;
  input \xor_ln124_187_reg_34207_reg[5]_0 ;
  input \xor_ln124_187_reg_34207_reg[4] ;
  input [0:0]xor_ln124_163_fu_14527_p2;
  input \xor_ln124_187_reg_34207_reg[2] ;
  input \xor_ln124_187_reg_34207_reg[2]_0 ;
  input [4:0]x_assign_229_reg_35297;
  input [2:0]\xor_ln124_315_reg_35375_reg[4] ;
  input [2:0]\xor_ln124_315_reg_35375_reg[4]_0 ;
  input [3:0]or_ln134_184_fu_28392_p3;
  input [7:0]\xor_ln124_124_reg_33470_reg[7]_0 ;
  input [7:0]q4_reg_i_228_0;
  input [3:0]x_assign_277_reg_36049;
  input [3:0]or_ln134_183_fu_28386_p3;
  input [4:0]x_assign_259_reg_36001;
  input \xor_ln124_61_reg_32728_reg[5] ;
  input [7:0]\xor_ln124_124_reg_33470_reg[7]_1 ;
  input [4:0]x_assign_85_reg_33392;
  input [7:0]q5_reg_i_11_0;
  input [3:0]\xor_ln124_124_reg_33470_reg[5] ;
  input [3:0]\xor_ln124_124_reg_33470_reg[5]_0 ;
  input [3:0]q5_reg_i_27__0_0;
  input [2:0]q0_reg_i_65__0_0;
  input [2:0]q0_reg_i_189__0_0;
  input [2:0]q3_reg_i_36__0_0;
  input [7:0]\xor_ln124_252_reg_34730_reg[7] ;
  input [7:0]\xor_ln124_252_reg_34730_reg[7]_0 ;
  input [3:0]or_ln134_116_fu_19967_p3;
  input [3:0]\xor_ln124_268_reg_34858_reg[5] ;
  input [7:0]or_ln134_86_fu_15404_p3;
  input [7:0]or_ln134_102_fu_17692_p3;
  input [5:0]or_ln134_125_fu_21117_p3;
  input [0:0]or_ln134_124_fu_21111_p3;
  input [3:0]or_ln134_92_fu_16536_p3;
  input [7:0]\xor_ln124_268_reg_34858_reg[7] ;
  input [7:0]\xor_ln124_236_reg_34602_reg[7] ;
  input [3:0]\xor_ln124_236_reg_34602_reg[5] ;
  input [7:0]\xor_ln124_204_reg_34341_reg[7] ;
  input [4:0]\xor_ln124_284_reg_34986_reg[7] ;
  input [5:0]x_assign_186_reg_34892;
  input [7:0]\xor_ln124_220_reg_34469_reg[7]_0 ;
  input [3:0]\xor_ln124_252_reg_34730_reg[3] ;
  input \xor_ln124_252_reg_34730_reg[2] ;
  input [3:0]q4_reg_i_71_1;
  input [7:0]q3_reg_i_78__0_0;
  input [2:0]q3_reg_i_97__0_0;
  input [3:0]q3_reg_i_105__0_0;
  input [7:0]q3_reg_i_76_1;
  input [7:0]q3_reg_i_25__0_0;
  input [3:0]q4_reg_i_69_0;
  input [5:0]x_assign_124_reg_34231;
  input [7:0]q4_reg_i_20__0_0;
  input [7:0]or_ln134_30_reg_33004;
  input [5:0]or_ln134_29_reg_32998;
  input [7:0]x_assign_40_reg_32962;
  input [5:0]x_assign_45_reg_32992;
  input [7:0]x_assign_43_reg_32980;
  input [7:0]or_ln134_40_fu_7955_p3;
  input [6:0]or_ln134_41_fu_7961_p3;
  input [7:0]or_ln134_42_fu_7967_p3;
  input [7:0]q4_reg_32;
  input [3:0]\xor_ln124_94_reg_33104_reg[5] ;
  input [3:0]\xor_ln124_94_reg_33104_reg[5]_0 ;
  input [2:0]\xor_ln124_94_reg_33104_reg[3] ;
  input [2:0]\xor_ln124_94_reg_33104_reg[3]_0 ;
  input [7:0]q0_reg_i_51_0;
  input [7:0]x_assign_93_reg_33736;
  input [7:0]x_assign_90_reg_33714;
  input [5:0]x_assign_88_reg_33698;
  input [7:0]q3_reg_i_26_0;
  input [7:0]or_ln134_60_fu_12301_p3;
  input [3:0]q3_reg_i_34_0;
  input [3:0]q3_reg_i_34_1;
  input [5:0]or_ln134_59_fu_12295_p3;
  input [3:0]q4_reg_i_70__0_1;
  input \xor_ln124_222_reg_34481_reg[7] ;
  input [7:0]x_assign_141_reg_34397;
  input [5:0]x_assign_136_reg_34359;
  input \xor_ln124_222_reg_34481_reg[7]_0 ;
  input \xor_ln124_222_reg_34481_reg[6] ;
  input \xor_ln124_222_reg_34481_reg[6]_0 ;
  input \xor_ln124_222_reg_34481_reg[1] ;
  input \xor_ln124_222_reg_34481_reg[1]_0 ;
  input \xor_ln124_222_reg_34481_reg[0] ;
  input \xor_ln124_222_reg_34481_reg[0]_0 ;
  input \xor_ln124_270_reg_34870_reg[7] ;
  input \xor_ln124_270_reg_34870_reg[7]_0 ;
  input \xor_ln124_206_reg_34353_reg[7] ;
  input \xor_ln124_206_reg_34353_reg[7]_0 ;
  input \xor_ln124_238_reg_34614_reg[7] ;
  input \xor_ln124_238_reg_34614_reg[7]_0 ;
  input \xor_ln124_286_reg_34998_reg[7] ;
  input \xor_ln124_286_reg_34998_reg[7]_0 ;
  input \xor_ln124_270_reg_34870_reg[6] ;
  input \xor_ln124_270_reg_34870_reg[6]_0 ;
  input \xor_ln124_206_reg_34353_reg[6] ;
  input \xor_ln124_206_reg_34353_reg[6]_0 ;
  input \xor_ln124_238_reg_34614_reg[6] ;
  input \xor_ln124_238_reg_34614_reg[6]_0 ;
  input \xor_ln124_286_reg_34998_reg[6] ;
  input \xor_ln124_286_reg_34998_reg[6]_0 ;
  input [2:0]or_ln134_123_fu_21105_p3;
  input [3:0]or_ln134_115_fu_19961_p3;
  input [1:0]\xor_ln124_286_reg_34998_reg[3] ;
  input [5:0]x_assign_172_reg_34748;
  input \xor_ln124_270_reg_34870_reg[1] ;
  input \xor_ln124_270_reg_34870_reg[1]_0 ;
  input \xor_ln124_206_reg_34353_reg[1] ;
  input \xor_ln124_206_reg_34353_reg[1]_0 ;
  input \xor_ln124_238_reg_34614_reg[1] ;
  input \xor_ln124_238_reg_34614_reg[1]_0 ;
  input \xor_ln124_286_reg_34998_reg[1] ;
  input \xor_ln124_286_reg_34998_reg[1]_0 ;
  input \xor_ln124_270_reg_34870_reg[0] ;
  input \xor_ln124_270_reg_34870_reg[0]_0 ;
  input \xor_ln124_206_reg_34353_reg[0] ;
  input \xor_ln124_206_reg_34353_reg[0]_0 ;
  input \xor_ln124_238_reg_34614_reg[0] ;
  input \xor_ln124_238_reg_34614_reg[0]_0 ;
  input \xor_ln124_286_reg_34998_reg[0] ;
  input \xor_ln124_286_reg_34998_reg[0]_0 ;
  input [5:0]x_assign_237_reg_35641;
  input [6:0]or_ln134_156_fu_25952_p3;
  input [4:0]or_ln134_155_fu_25946_p3;
  input [6:0]x_assign_232_reg_35603;
  input [6:0]x_assign_254_reg_35689;
  input [3:0]x_assign_252_reg_35667;
  input [6:0]or_ln134_169_fu_26134_p3;
  input [6:0]or_ln134_170_fu_26140_p3;
  input [7:0]q0_reg_i_162_1;
  input [5:0]or_ln134_157_fu_25958_p3;
  input [6:0]or_ln134_158_fu_25964_p3;
  input [7:0]q4_reg_i_157__0_0;
  input [5:0]or_ln134_189_fu_30487_p3;
  input [5:0]or_ln134_190_fu_30493_p3;
  input [5:0]x_assign_282_reg_36366;
  input [5:0]x_assign_283_reg_36372;
  input [7:0]\xor_ln124_426_reg_36513_reg[7] ;
  input [5:0]x_assign_280_reg_36350;
  input [5:0]x_assign_285_reg_36388;
  input [1:0]or_ln134_188_fu_30481_p3;
  input [1:0]or_ln134_187_fu_30475_p3;
  input [7:0]\xor_ln124_157_reg_33856_reg[7] ;
  input [6:0]or_ln134_74_fu_12489_p3;
  input [7:0]or_ln134_73_fu_12483_p3;
  input [3:0]x_assign_108_reg_33762;
  input [7:0]x_assign_110_reg_33784;
  input [7:0]\xor_ln124_155_reg_33846_reg[7] ;
  input [7:0]or_ln134_71_fu_12471_p3;
  input [2:0]\xor_ln124_155_reg_33846_reg[4] ;
  input [3:0]or_ln134_91_fu_16530_p3;
  input [4:0]x_assign_235_reg_35625;
  input [4:0]x_assign_234_reg_35619;
  input [3:0]or_ln134_168_fu_26128_p3;
  input [3:0]or_ln134_167_fu_26122_p3;
  input [3:0]x_assign_253_reg_35673;
  input [0:0]x_assign_255_reg_35705;
  input [4:0]x_assign_61_reg_33016;
  input [7:0]q5_reg_40;
  input [7:0]q5_reg_i_9__0_0;
  input [3:0]\xor_ln124_92_reg_33094_reg[3] ;
  input [2:0]q3_reg_i_36__0_1;
  input \xor_ln124_220_reg_34469_reg[2] ;
  input [3:0]q4_reg_i_69_1;
  input [3:0]q4_reg_i_69_2;
  input [4:0]x_assign_187_reg_34898;
  input \xor_ln124_284_reg_34986_reg[2] ;
  input [7:0]q3_reg_i_78__0_1;
  input clefia_s1_address0115_out;
  input clefia_s1_address0113_out;
  input clefia_s1_address0114_out;
  input [7:0]q3_reg_14;
  input [5:0]x_assign_57_reg_33172;
  input [3:0]\xor_ln124_108_reg_33282_reg[5] ;
  input [3:0]\xor_ln124_108_reg_33282_reg[5]_0 ;
  input [7:0]x_assign_52_reg_33134;
  input [2:0]\xor_ln124_110_reg_33292_reg[3] ;
  input [2:0]\xor_ln124_110_reg_33292_reg[3]_0 ;
  input [6:0]or_ln134_49_fu_9093_p3;
  input [7:0]or_ln134_50_fu_9099_p3;
  input [7:0]q4_reg_i_20__0_1;
  input [7:0]or_ln134_38_fu_8923_p3;
  input [5:0]or_ln134_37_fu_8917_p3;
  input [7:0]q5_reg_i_9__0_1;
  input [7:0]x_assign_55_reg_33156;
  input [3:0]q3_reg_i_103__0_0;
  input [7:0]or_ln134_48_fu_9087_p3;
  input [0:0]x_assign_75_reg_33236;
  input [7:0]q4_reg_i_54__0_0;
  input [5:0]or_ln134_69_fu_13439_p3;
  input [7:0]or_ln134_70_fu_13445_p3;
  input [7:0]x_assign_100_reg_33886;
  input [5:0]x_assign_105_reg_33924;
  input [3:0]\xor_ln124_299_reg_35187_reg[5] ;
  input [7:0]or_ln134_146_fu_22744_p3;
  input [7:0]or_ln134_144_fu_22732_p3;
  input [3:0]\xor_ln124_301_reg_35197_reg[5] ;
  input [6:0]or_ln134_145_fu_22738_p3;
  input [7:0]x_assign_196_reg_35055;
  input [5:0]or_ln134_133_fu_22562_p3;
  input [7:0]q4_reg_i_24_3;
  input [7:0]or_ln134_134_fu_22568_p3;
  input [7:0]or_ln134_163_fu_27078_p3;
  input [7:0]x_assign_264_reg_35855;
  input [5:0]or_ln134_164_fu_27084_p3;
  input [6:0]or_ln134_177_fu_27266_p3;
  input [3:0]x_assign_266_reg_35877;
  input [7:0]q0_reg_i_221_0;
  input [5:0]x_assign_249_reg_35829;
  input [7:0]q0_reg_i_162_2;
  input [5:0]or_ln134_165_fu_27090_p3;
  input [7:0]x_assign_246_reg_35807;
  input [6:0]or_ln134_176_fu_27260_p3;
  input [2:0]\xor_ln124_365_reg_35949_reg[4] ;
  input [3:0]q0_reg_i_177_0;
  input [3:0]q0_reg_i_194__0_0;
  input [5:0]x_assign_247_reg_35813;
  input [0:0]x_assign_267_reg_35893;
  input [7:0]\xor_ln124_404_reg_36582_reg[7] ;
  input [5:0]x_assign_295_reg_36540;
  input [7:0]x_assign_294_reg_36534;
  input [5:0]or_ln134_197_fu_31295_p3;
  input [7:0]\xor_ln124_406_reg_36592_reg[7] ;
  input [5:0]x_assign_297_reg_36556;
  input [3:0]or_ln134_195_fu_31283_p3;
  input [1:0]or_ln134_196_fu_31289_p3;
  input [3:0]\xor_ln124_404_reg_36582_reg[5] ;
  input [3:0]\xor_ln124_406_reg_36592_reg[3] ;
  input [5:0]x_assign_201_reg_35019;
  input [7:0]x_assign_199_reg_35077;
  input [4:0]x_assign_73_reg_33204;
  input [7:0]q4_reg_33;
  input [3:0]\xor_ln124_236_reg_34602_reg[3] ;
  input \xor_ln124_236_reg_34602_reg[2] ;
  input [3:0]\xor_ln124_235_reg_34596_reg[3]_0 ;
  input \xor_ln124_268_reg_34858_reg[2] ;
  input [3:0]q4_reg_i_71_2;
  input [7:0]q5_reg_i_12_3;
  input [4:0]x_assign_217_reg_35109;
  input [3:0]q3_reg_i_176__0_0;
  input [7:0]q3_reg_i_78__0_2;
  input [2:0]\xor_ln124_108_reg_33282_reg[4] ;
  input [7:0]\xor_ln124_171_reg_34034_reg[7] ;
  input [5:0]x_assign_103_reg_33908;
  input [5:0]or_ln134_68_fu_13433_p3;
  input [3:0]x_assign_122_reg_33972;
  input [4:0]or_ln134_82_fu_13621_p3;
  input [6:0]or_ln134_80_fu_13609_p3;
  input [4:0]x_assign_121_reg_33956;
  input [3:0]q0_reg_i_26__0_0;
  input [2:0]\xor_ln124_171_reg_34034_reg[4]_0 ;
  input [3:0]q0_reg_i_122__0_0;
  input [2:0]q0_reg_i_122__0_1;
  input [2:0]\xor_ln124_299_reg_35187_reg[4] ;
  input [7:0]\xor_ln124_363_reg_35939_reg[7] ;
  input [7:0]or_ln134_175_fu_27254_p3;
  input [7:0]x_assign_28_reg_32790;
  input [7:0]q0_reg_i_159__0_0;
  input [7:0]x_assign_31_reg_32808;
  input [5:0]x_assign_33_reg_32820;
  input [7:0]or_ln134_32_fu_6823_p3;
  input [7:0]or_ln134_34_fu_6835_p3;
  input [6:0]or_ln134_33_fu_6829_p3;
  input [7:0]q4_reg_i_20__0_2;
  input [7:0]or_ln134_22_reg_32832;
  input [5:0]or_ln134_21_reg_32826;
  input [3:0]\xor_ln124_78_reg_32932_reg[5] ;
  input [3:0]\xor_ln124_78_reg_32932_reg[5]_0 ;
  input [2:0]q3_reg_i_41__0_0;
  input [2:0]q3_reg_i_104__0_0;
  input [7:0]\x_74_reg_33668_reg[7] ;
  input [7:0]x_assign_76_reg_33510;
  input [3:0]\x_74_reg_33668_reg[5] ;
  input [3:0]\x_74_reg_33668_reg[5]_0 ;
  input [5:0]or_ln134_53_fu_11181_p3;
  input [7:0]or_ln134_66_fu_11363_p3;
  input [7:0]or_ln134_64_fu_11351_p3;
  input [6:0]or_ln134_65_fu_11357_p3;
  input [7:0]q4_reg_i_23_1;
  input [7:0]or_ln134_54_fu_11187_p3;
  input [7:0]q5_reg_i_11_1;
  input [7:0]x_assign_79_reg_33532;
  input [5:0]x_assign_81_reg_33548;
  input [2:0]\x_74_reg_33668_reg[3] ;
  input [2:0]\x_74_reg_33668_reg[3]_0 ;
  input [3:0]q3_reg_i_106__0_0;
  input [7:0]q0_reg_i_163_1;
  input [7:0]or_ln134_147_fu_24814_p3;
  input [5:0]x_assign_225_reg_35453;
  input [5:0]or_ln134_149_fu_24826_p3;
  input [7:0]x_assign_222_reg_35431;
  input [7:0]q3_reg_i_79_1;
  input [5:0]x_assign_223_reg_35437;
  input [5:0]or_ln134_148_fu_24820_p3;
  input [6:0]or_ln134_160_fu_24996_p3;
  input [7:0]x_assign_240_reg_35479;
  input [6:0]or_ln134_161_fu_25002_p3;
  input [3:0]q3_reg_i_93_0;
  input [3:0]q0_reg_i_127__0_0;
  input [0:0]x_assign_243_reg_35517;
  input [7:0]\xor_ln124_397_reg_36320_reg[7] ;
  input [5:0]x_assign_273_reg_36205;
  input [7:0]or_ln134_179_fu_29342_p3;
  input [5:0]or_ln134_180_fu_29348_p3;
  input [3:0]x_assign_290_reg_36253;
  input [7:0]x_assign_288_reg_36231;
  input [6:0]or_ln134_193_fu_29530_p3;
  input [7:0]q0_reg_i_52_0;
  input [7:0]x_assign_270_reg_36183;
  input [5:0]or_ln134_181_fu_29354_p3;
  input [7:0]q3_reg_i_27_0;
  input [5:0]x_assign_271_reg_36189;
  input [5:0]or_ln134_192_fu_29524_p3;
  input [3:0]q3_reg_i_35_0;
  input [3:0]q0_reg_i_126_0;
  input [0:0]x_assign_291_reg_36269;
  input [0:0]x_assign_51_reg_32876;
  input [0:0]x_assign_99_reg_33612;
  input [3:0]\xor_ln124_268_reg_34858_reg[3] ;
  input [3:0]q4_reg_i_157__0_1;
  input [3:0]or_ln134_191_fu_29518_p3;
  input [7:0]q5_reg_i_9__0_2;
  input [7:0]q3_reg_i_75__0_0;
  input [2:0]\xor_ln124_76_reg_32922_reg[4] ;
  input [7:0]\xor_ln124_140_reg_33658_reg[7] ;
  input [4:0]x_assign_97_reg_33580;
  input \xor_ln124_204_reg_34341_reg[2] ;
  input [3:0]q4_reg_i_69_3;
  input [4:0]x_assign_49_reg_32844;
  input [3:0]q3_reg_i_104__0_1;
  input [2:0]\xor_ln124_140_reg_33658_reg[4] ;
  input [1:0]\xor_ln124_203_reg_34335_reg[4] ;
  input [7:0]or_ln134_159_fu_24990_p3;
  input [3:0]x_assign_242_reg_35501;
  input [7:0]q0_reg_i_17__0_0;
  input [7:0]q0_reg_i_19__0_0;
  input [7:0]q0_reg_i_19__0_1;
  input [7:0]q0_reg_i_17__0_1;
  input [7:0]q0_reg_i_17__0_2;
  input [7:0]q0_reg_i_17__0_3;
  input [2:0]q0_reg_i_116_0;
  input [7:0]q0_reg_i_51_1;
  input [2:0]q3_reg_i_109_0;
  input [2:0]q3_reg_i_109_1;
  input [0:0]x_assign_219_reg_35141;
  input [0:0]x_assign_63_reg_33048;
  input [2:0]q0_reg_i_115_0;
  input [0:0]x_assign_279_reg_36081;
  input [7:0]q5_reg_41;
  input [7:0]q5_reg_42;
  input [7:0]q4_reg_34;
  input q0_reg_13;
  input clefia_s1_address01;

  wire [7:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [7:0]DOADO;
  wire [4:0]DOBDO;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ce011;
  wire ce16;
  wire ce24;
  wire ce411;
  wire clefia_s0_address61;
  wire clefia_s0_ce0;
  wire clefia_s0_ce2;
  wire clefia_s0_ce3;
  wire clefia_s0_ce4;
  wire clefia_s0_ce6;
  wire clefia_s1_address01;
  wire clefia_s1_address0113_out;
  wire clefia_s1_address0114_out;
  wire clefia_s1_address0115_out;
  wire clefia_s1_address0116_out;
  wire clefia_s1_address0117_out;
  wire clefia_s1_address0119_out;
  wire clefia_s1_address0120_out;
  wire clefia_s1_address0121_out;
  wire clefia_s1_address0122_out;
  wire clefia_s1_address0123_out;
  wire clefia_s1_address21;
  wire clefia_s1_address2110_out;
  wire clefia_s1_address2111_out;
  wire clefia_s1_address2112_out;
  wire clefia_s1_address217_out;
  wire clefia_s1_address218_out;
  wire clefia_s1_address219_out;
  wire clefia_s1_address41;
  wire clefia_s1_address412_out;
  wire clefia_s1_address413_out;
  wire clefia_s1_address414_out;
  wire clefia_s1_address415_out;
  wire clefia_s1_address416_out;
  wire ct_address0127_out;
  wire ct_address0129_out;
  wire ct_ce08;
  wire [5:0]or_ln134_100_fu_17680_p3;
  wire [7:0]or_ln134_102_fu_17692_p3;
  wire [5:0]or_ln134_107_fu_18817_p3;
  wire [6:0]or_ln134_108_fu_18823_p3;
  wire [7:0]or_ln134_110_fu_18835_p3;
  wire [3:0]or_ln134_115_fu_19961_p3;
  wire [3:0]or_ln134_116_fu_19967_p3;
  wire [7:0]or_ln134_118_fu_19979_p3;
  wire [5:0]or_ln134_11_fu_5671_p3;
  wire [2:0]or_ln134_123_fu_21105_p3;
  wire [0:0]or_ln134_124_fu_21111_p3;
  wire [5:0]or_ln134_125_fu_21117_p3;
  wire [7:0]or_ln134_12_reg_32680;
  wire [5:0]or_ln134_133_fu_22562_p3;
  wire [7:0]or_ln134_134_fu_22568_p3;
  wire [7:0]or_ln134_140_fu_23688_p3;
  wire [5:0]or_ln134_141_fu_23694_p3;
  wire [7:0]or_ln134_142_fu_23700_p3;
  wire [7:0]or_ln134_144_fu_22732_p3;
  wire [6:0]or_ln134_145_fu_22738_p3;
  wire [7:0]or_ln134_146_fu_22744_p3;
  wire [7:0]or_ln134_147_fu_24814_p3;
  wire [5:0]or_ln134_148_fu_24820_p3;
  wire [5:0]or_ln134_149_fu_24826_p3;
  wire [6:0]or_ln134_153_fu_23870_p3;
  wire [7:0]or_ln134_154_fu_23876_p3;
  wire [4:0]or_ln134_155_fu_25946_p3;
  wire [6:0]or_ln134_156_fu_25952_p3;
  wire [5:0]or_ln134_157_fu_25958_p3;
  wire [6:0]or_ln134_158_fu_25964_p3;
  wire [7:0]or_ln134_159_fu_24990_p3;
  wire [6:0]or_ln134_160_fu_24996_p3;
  wire [6:0]or_ln134_161_fu_25002_p3;
  wire [7:0]or_ln134_163_fu_27078_p3;
  wire [5:0]or_ln134_164_fu_27084_p3;
  wire [5:0]or_ln134_165_fu_27090_p3;
  wire [3:0]or_ln134_167_fu_26122_p3;
  wire [3:0]or_ln134_168_fu_26128_p3;
  wire [6:0]or_ln134_169_fu_26134_p3;
  wire [6:0]or_ln134_170_fu_26140_p3;
  wire [4:0]or_ln134_171_fu_28210_p3;
  wire [6:0]or_ln134_172_fu_28216_p3;
  wire [5:0]or_ln134_173_fu_28222_p3;
  wire [6:0]or_ln134_174_fu_28228_p3;
  wire [7:0]or_ln134_175_fu_27254_p3;
  wire [6:0]or_ln134_176_fu_27260_p3;
  wire [6:0]or_ln134_177_fu_27266_p3;
  wire [7:0]or_ln134_179_fu_29342_p3;
  wire [5:0]or_ln134_180_fu_29348_p3;
  wire [5:0]or_ln134_181_fu_29354_p3;
  wire [3:0]or_ln134_183_fu_28386_p3;
  wire [3:0]or_ln134_184_fu_28392_p3;
  wire [6:0]or_ln134_185_fu_28398_p3;
  wire [6:0]or_ln134_186_fu_28404_p3;
  wire [1:0]or_ln134_187_fu_30475_p3;
  wire [1:0]or_ln134_188_fu_30481_p3;
  wire [5:0]or_ln134_189_fu_30487_p3;
  wire [5:0]or_ln134_190_fu_30493_p3;
  wire [3:0]or_ln134_191_fu_29518_p3;
  wire [5:0]or_ln134_192_fu_29524_p3;
  wire [6:0]or_ln134_193_fu_29530_p3;
  wire [3:0]or_ln134_195_fu_31283_p3;
  wire [1:0]or_ln134_196_fu_31289_p3;
  wire [5:0]or_ln134_197_fu_31295_p3;
  wire [5:0]or_ln134_21_reg_32826;
  wire [7:0]or_ln134_22_reg_32832;
  wire [6:0]or_ln134_26_reg_32723;
  wire [5:0]or_ln134_29_reg_32998;
  wire [7:0]or_ln134_30_reg_33004;
  wire [7:0]or_ln134_32_fu_6823_p3;
  wire [6:0]or_ln134_33_fu_6829_p3;
  wire [7:0]or_ln134_34_fu_6835_p3;
  wire [5:0]or_ln134_37_fu_8917_p3;
  wire [7:0]or_ln134_38_fu_8923_p3;
  wire [7:0]or_ln134_40_fu_7955_p3;
  wire [6:0]or_ln134_41_fu_7961_p3;
  wire [7:0]or_ln134_42_fu_7967_p3;
  wire [5:0]or_ln134_45_fu_10049_p3;
  wire [7:0]or_ln134_46_fu_10055_p3;
  wire [7:0]or_ln134_48_fu_9087_p3;
  wire [6:0]or_ln134_49_fu_9093_p3;
  wire [7:0]or_ln134_50_fu_9099_p3;
  wire [5:0]or_ln134_53_fu_11181_p3;
  wire [7:0]or_ln134_54_fu_11187_p3;
  wire [7:0]or_ln134_56_fu_10219_p3;
  wire [6:0]or_ln134_57_fu_10225_p3;
  wire [7:0]or_ln134_58_fu_10231_p3;
  wire [5:0]or_ln134_59_fu_12295_p3;
  wire [7:0]or_ln134_60_fu_12301_p3;
  wire [7:0]or_ln134_64_fu_11351_p3;
  wire [6:0]or_ln134_65_fu_11357_p3;
  wire [7:0]or_ln134_66_fu_11363_p3;
  wire [5:0]or_ln134_68_fu_13433_p3;
  wire [5:0]or_ln134_69_fu_13439_p3;
  wire [7:0]or_ln134_70_fu_13445_p3;
  wire [7:0]or_ln134_71_fu_12471_p3;
  wire [7:0]or_ln134_73_fu_12483_p3;
  wire [6:0]or_ln134_74_fu_12489_p3;
  wire [5:0]or_ln134_75_fu_14482_p3;
  wire [7:0]or_ln134_76_fu_14488_p3;
  wire [7:0]or_ln134_78_fu_14500_p3;
  wire [6:0]or_ln134_80_fu_13609_p3;
  wire [4:0]or_ln134_82_fu_13621_p3;
  wire [2:0]or_ln134_83_fu_15386_p3;
  wire [6:0]or_ln134_84_fu_15392_p3;
  wire [7:0]or_ln134_86_fu_15404_p3;
  wire [7:0]or_ln134_89_fu_14748_p3;
  wire [6:0]or_ln134_90_fu_14754_p3;
  wire [3:0]or_ln134_91_fu_16530_p3;
  wire [3:0]or_ln134_92_fu_16536_p3;
  wire [7:0]or_ln134_94_fu_16548_p3;
  wire [4:0]or_ln134_99_fu_17674_p3;
  wire [7:0]p_100_in;
  wire [7:0]p_101_in;
  wire [6:1]p_102_in;
  wire [5:0]p_103_in;
  wire [7:1]p_104_in;
  wire [6:0]p_105_in;
  wire [6:1]p_106_in;
  wire [6:1]p_107_in;
  wire [4:4]p_108_in;
  wire [6:0]p_109_in;
  wire [7:1]p_110_in;
  wire [3:0]p_111_in;
  wire [5:0]p_112_in;
  wire [7:2]p_113_in;
  wire [4:4]p_114_in;
  wire [5:1]p_115_in;
  wire [2:0]p_116_in;
  wire p_43_in;
  wire p_54_in;
  wire [6:1]p_89_in;
  wire [7:1]p_90_in;
  wire [5:0]p_91_in;
  wire [4:1]p_92_in;
  wire [7:2]p_93_in;
  wire [6:2]p_94_in;
  wire [7:2]p_95_in;
  wire [4:0]p_96_in;
  wire [5:1]p_97_in;
  wire [5:0]p_98_in;
  wire [4:0]p_99_in;
  wire [2:0]\pt_load_2_reg_32129_reg[7] ;
  wire [7:0]\pt_load_3_reg_32160_reg[7] ;
  wire [6:0]pt_q0;
  wire [7:0]q0_reg_0;
  wire [4:0]q0_reg_1;
  wire q0_reg_10;
  wire q0_reg_11;
  wire q0_reg_12;
  wire q0_reg_13;
  wire [7:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire [3:0]q0_reg_4;
  wire [1:0]q0_reg_5;
  wire [2:0]q0_reg_6;
  wire [2:0]q0_reg_7;
  wire [15:0]q0_reg_8;
  wire q0_reg_9;
  wire q0_reg_i_100__0_n_0;
  wire q0_reg_i_101__0_n_0;
  wire q0_reg_i_103__0_n_0;
  wire q0_reg_i_104__0_n_0;
  wire q0_reg_i_106__0_n_0;
  wire q0_reg_i_107_n_0;
  wire q0_reg_i_108_n_0;
  wire q0_reg_i_109__0_n_0;
  wire q0_reg_i_10_n_0;
  wire q0_reg_i_110__0_n_0;
  wire [2:0]q0_reg_i_115_0;
  wire q0_reg_i_115_n_0;
  wire [2:0]q0_reg_i_116_0;
  wire q0_reg_i_116_n_0;
  wire q0_reg_i_11_n_0;
  wire q0_reg_i_121__0_n_0;
  wire [3:0]q0_reg_i_122__0_0;
  wire [2:0]q0_reg_i_122__0_1;
  wire q0_reg_i_122__0_n_0;
  wire [2:0]q0_reg_i_123__0_0;
  wire q0_reg_i_123__0_n_0;
  wire q0_reg_i_124__0_n_0;
  wire [3:0]q0_reg_i_126_0;
  wire q0_reg_i_126_n_0;
  wire [3:0]q0_reg_i_127__0_0;
  wire q0_reg_i_127__0_n_0;
  wire q0_reg_i_12_n_0;
  wire q0_reg_i_131__0_n_0;
  wire q0_reg_i_132__0_n_0;
  wire q0_reg_i_133__0_n_0;
  wire q0_reg_i_135_n_0;
  wire q0_reg_i_136_n_0;
  wire q0_reg_i_138__0_n_0;
  wire q0_reg_i_139__0_n_0;
  wire q0_reg_i_13_n_0;
  wire q0_reg_i_141__0_n_0;
  wire q0_reg_i_142__0_n_0;
  wire q0_reg_i_143__0_n_0;
  wire q0_reg_i_145_n_0;
  wire q0_reg_i_146__0_n_0;
  wire q0_reg_i_148__0_n_0;
  wire q0_reg_i_14_n_0;
  wire q0_reg_i_151__0_n_0;
  wire q0_reg_i_152__0_n_0;
  wire q0_reg_i_154__0_n_0;
  wire q0_reg_i_155_n_0;
  wire q0_reg_i_156_n_0;
  wire q0_reg_i_157__0_n_0;
  wire q0_reg_i_158__0_n_0;
  wire [7:0]q0_reg_i_159__0_0;
  wire q0_reg_i_159__0_n_0;
  wire q0_reg_i_15_n_0;
  wire q0_reg_i_160_n_0;
  wire q0_reg_i_161__0_n_0;
  wire [7:0]q0_reg_i_162_0;
  wire [7:0]q0_reg_i_162_1;
  wire [7:0]q0_reg_i_162_2;
  wire q0_reg_i_162_n_0;
  wire [7:0]q0_reg_i_163_0;
  wire [7:0]q0_reg_i_163_1;
  wire q0_reg_i_163_n_0;
  wire q0_reg_i_164_n_0;
  wire q0_reg_i_165__0_n_0;
  wire q0_reg_i_166_n_0;
  wire q0_reg_i_168__0_n_0;
  wire q0_reg_i_169_n_0;
  wire q0_reg_i_16_n_0;
  wire q0_reg_i_170_n_0;
  wire q0_reg_i_171_n_0;
  wire q0_reg_i_172__0_n_0;
  wire q0_reg_i_173__0_n_0;
  wire q0_reg_i_174__0_n_0;
  wire [3:0]q0_reg_i_177_0;
  wire q0_reg_i_177_n_0;
  wire q0_reg_i_178_n_0;
  wire q0_reg_i_179_n_0;
  wire [7:0]q0_reg_i_17__0_0;
  wire [7:0]q0_reg_i_17__0_1;
  wire [7:0]q0_reg_i_17__0_2;
  wire [7:0]q0_reg_i_17__0_3;
  wire q0_reg_i_17__0_n_0;
  wire q0_reg_i_180__0_n_0;
  wire q0_reg_i_181__0_n_0;
  wire q0_reg_i_182__0_n_0;
  wire q0_reg_i_183_n_0;
  wire q0_reg_i_186_n_0;
  wire q0_reg_i_187_n_0;
  wire q0_reg_i_188_n_0;
  wire [2:0]q0_reg_i_189__0_0;
  wire q0_reg_i_189__0_n_0;
  wire q0_reg_i_18__0_n_0;
  wire q0_reg_i_190__0_n_0;
  wire q0_reg_i_191__0_n_0;
  wire q0_reg_i_192_n_0;
  wire q0_reg_i_193__0_n_0;
  wire [3:0]q0_reg_i_194__0_0;
  wire q0_reg_i_194__0_n_0;
  wire q0_reg_i_195_n_0;
  wire q0_reg_i_196_n_0;
  wire q0_reg_i_197__0_n_0;
  wire q0_reg_i_198__0_n_0;
  wire q0_reg_i_199__0_n_0;
  wire [7:0]q0_reg_i_19__0_0;
  wire [7:0]q0_reg_i_19__0_1;
  wire q0_reg_i_19__0_n_0;
  wire q0_reg_i_1_n_0;
  wire q0_reg_i_201__0_n_0;
  wire q0_reg_i_202_n_0;
  wire q0_reg_i_203_n_0;
  wire q0_reg_i_205__0_n_0;
  wire q0_reg_i_206__0_n_0;
  wire q0_reg_i_207__0_n_0;
  wire q0_reg_i_209__0_n_0;
  wire q0_reg_i_20_n_0;
  wire q0_reg_i_210_n_0;
  wire q0_reg_i_211_n_0;
  wire q0_reg_i_213__0_n_0;
  wire q0_reg_i_214__0_n_0;
  wire q0_reg_i_215_n_0;
  wire q0_reg_i_217_n_0;
  wire q0_reg_i_218_n_0;
  wire q0_reg_i_21__0_n_0;
  wire [7:0]q0_reg_i_220_0;
  wire q0_reg_i_220_n_0;
  wire [7:0]q0_reg_i_221_0;
  wire q0_reg_i_221_n_0;
  wire [7:0]q0_reg_i_222__0_0;
  wire q0_reg_i_222__0_n_0;
  wire q0_reg_i_223__0_n_0;
  wire q0_reg_i_224__0_n_0;
  wire q0_reg_i_225__0_n_0;
  wire q0_reg_i_226_n_0;
  wire q0_reg_i_227__0_n_0;
  wire q0_reg_i_228__0_n_0;
  wire q0_reg_i_229__0_n_0;
  wire q0_reg_i_22__0_n_0;
  wire q0_reg_i_230__0_n_0;
  wire q0_reg_i_231__0_n_0;
  wire q0_reg_i_232__0_n_0;
  wire q0_reg_i_233__0_n_0;
  wire q0_reg_i_234__0_n_0;
  wire q0_reg_i_235__0_n_0;
  wire q0_reg_i_236__0_n_0;
  wire q0_reg_i_237__0_n_0;
  wire q0_reg_i_238__0_n_0;
  wire q0_reg_i_239__0_n_0;
  wire q0_reg_i_23_n_0;
  wire q0_reg_i_240__0_n_0;
  wire q0_reg_i_241_n_0;
  wire q0_reg_i_242__0_n_0;
  wire q0_reg_i_243__0_n_0;
  wire q0_reg_i_244__0_n_0;
  wire q0_reg_i_245__0_n_0;
  wire q0_reg_i_246__0_n_0;
  wire q0_reg_i_247__0_n_0;
  wire q0_reg_i_248__0_n_0;
  wire q0_reg_i_249__0_n_0;
  wire q0_reg_i_24_n_0;
  wire q0_reg_i_250__0_n_0;
  wire q0_reg_i_251__0_n_0;
  wire q0_reg_i_252__0_n_0;
  wire q0_reg_i_253_n_0;
  wire q0_reg_i_254__0_n_0;
  wire q0_reg_i_255_n_0;
  wire q0_reg_i_257_n_0;
  wire q0_reg_i_258_n_0;
  wire q0_reg_i_259_n_0;
  wire q0_reg_i_25__0_n_0;
  wire q0_reg_i_260__0_n_0;
  wire q0_reg_i_261_n_0;
  wire q0_reg_i_262_n_0;
  wire q0_reg_i_263_n_0;
  wire q0_reg_i_264__0_n_0;
  wire q0_reg_i_265_n_0;
  wire q0_reg_i_266__0_n_0;
  wire q0_reg_i_267__0_n_0;
  wire q0_reg_i_268__0_n_0;
  wire q0_reg_i_269__0_n_0;
  wire [3:0]q0_reg_i_26__0_0;
  wire q0_reg_i_26__0_n_0;
  wire q0_reg_i_271_n_0;
  wire q0_reg_i_272__0_n_0;
  wire q0_reg_i_274__0_n_0;
  wire q0_reg_i_275__0_n_0;
  wire q0_reg_i_276__0_n_0;
  wire q0_reg_i_277__0_n_0;
  wire q0_reg_i_278_n_0;
  wire q0_reg_i_279_n_0;
  wire q0_reg_i_27_n_0;
  wire q0_reg_i_282__0_n_0;
  wire q0_reg_i_283_n_0;
  wire q0_reg_i_284_n_0;
  wire q0_reg_i_285__0_n_0;
  wire q0_reg_i_286__0_n_0;
  wire q0_reg_i_287__0_n_0;
  wire q0_reg_i_288__0_n_0;
  wire q0_reg_i_289__0_n_0;
  wire q0_reg_i_28_n_0;
  wire q0_reg_i_290_n_0;
  wire q0_reg_i_291__0_n_0;
  wire q0_reg_i_292__0_n_0;
  wire q0_reg_i_294__0_n_0;
  wire q0_reg_i_295__0_n_0;
  wire q0_reg_i_296__0_n_0;
  wire q0_reg_i_297_n_0;
  wire q0_reg_i_299__0_n_0;
  wire q0_reg_i_29_n_0;
  wire q0_reg_i_2_n_0;
  wire q0_reg_i_300__0_n_0;
  wire q0_reg_i_301__0_n_0;
  wire q0_reg_i_302_n_0;
  wire q0_reg_i_303__0_n_0;
  wire q0_reg_i_304__0_n_0;
  wire q0_reg_i_305__0_n_0;
  wire q0_reg_i_307_n_0;
  wire q0_reg_i_308_n_0;
  wire q0_reg_i_309__0_n_0;
  wire q0_reg_i_30__0_n_0;
  wire q0_reg_i_310__0_n_0;
  wire q0_reg_i_311__0_n_0;
  wire q0_reg_i_312__0_n_0;
  wire q0_reg_i_313__0_n_0;
  wire q0_reg_i_314_n_0;
  wire q0_reg_i_315_n_0;
  wire q0_reg_i_316__0_n_0;
  wire q0_reg_i_318__0_n_0;
  wire q0_reg_i_31__0_n_0;
  wire q0_reg_i_320_n_0;
  wire q0_reg_i_321_n_0;
  wire q0_reg_i_322__0_n_0;
  wire q0_reg_i_323__0_n_0;
  wire q0_reg_i_324_n_0;
  wire q0_reg_i_325__0_n_0;
  wire q0_reg_i_326__0_n_0;
  wire q0_reg_i_327__0_n_0;
  wire q0_reg_i_328__0_n_0;
  wire q0_reg_i_329__0_n_0;
  wire q0_reg_i_32_n_0;
  wire q0_reg_i_330_n_0;
  wire q0_reg_i_331__0_n_0;
  wire q0_reg_i_332__0_n_0;
  wire q0_reg_i_333__0_n_0;
  wire q0_reg_i_334__0_n_0;
  wire q0_reg_i_335_n_0;
  wire q0_reg_i_336__0_n_0;
  wire q0_reg_i_337__0_n_0;
  wire q0_reg_i_338__0_n_0;
  wire q0_reg_i_339_n_0;
  wire q0_reg_i_33__0_n_0;
  wire q0_reg_i_340__0_n_0;
  wire q0_reg_i_341__0_n_0;
  wire q0_reg_i_342__0_n_0;
  wire q0_reg_i_343__0_n_0;
  wire q0_reg_i_34__0_n_0;
  wire q0_reg_i_35__0_n_0;
  wire q0_reg_i_36_n_0;
  wire q0_reg_i_37__0_n_0;
  wire q0_reg_i_38_n_0;
  wire q0_reg_i_39_n_0;
  wire q0_reg_i_3_n_0;
  wire q0_reg_i_40_n_0;
  wire q0_reg_i_41__0_n_0;
  wire q0_reg_i_42__0_n_0;
  wire q0_reg_i_43__0_n_0;
  wire q0_reg_i_44_n_0;
  wire q0_reg_i_45__0_n_0;
  wire q0_reg_i_46__0_n_0;
  wire q0_reg_i_47_n_0;
  wire q0_reg_i_48_n_0;
  wire q0_reg_i_49_n_0;
  wire q0_reg_i_4_n_0;
  wire q0_reg_i_50_n_0;
  wire [7:0]q0_reg_i_51_0;
  wire [7:0]q0_reg_i_51_1;
  wire q0_reg_i_51_n_0;
  wire [7:0]q0_reg_i_52_0;
  wire q0_reg_i_52_n_0;
  wire q0_reg_i_53_n_0;
  wire q0_reg_i_54_n_0;
  wire q0_reg_i_55_n_0;
  wire q0_reg_i_56_n_0;
  wire q0_reg_i_57_n_0;
  wire q0_reg_i_58_n_0;
  wire q0_reg_i_59_n_0;
  wire q0_reg_i_5_n_0;
  wire q0_reg_i_60_n_0;
  wire q0_reg_i_61__0_n_0;
  wire q0_reg_i_62__0_n_0;
  wire q0_reg_i_63_n_0;
  wire q0_reg_i_64_n_0;
  wire [2:0]q0_reg_i_65__0_0;
  wire q0_reg_i_65__0_n_0;
  wire q0_reg_i_66__0_n_0;
  wire q0_reg_i_67_n_0;
  wire q0_reg_i_68_n_0;
  wire q0_reg_i_69__0_n_0;
  wire q0_reg_i_6_n_0;
  wire q0_reg_i_70__0_n_0;
  wire q0_reg_i_71_n_0;
  wire q0_reg_i_72_n_0;
  wire q0_reg_i_73__0_n_0;
  wire q0_reg_i_74__0_n_0;
  wire q0_reg_i_75_n_0;
  wire q0_reg_i_76_n_0;
  wire q0_reg_i_77__0_n_0;
  wire q0_reg_i_78__0_n_0;
  wire q0_reg_i_79_n_0;
  wire q0_reg_i_7_n_0;
  wire q0_reg_i_80_n_0;
  wire q0_reg_i_81__0_n_0;
  wire q0_reg_i_82__0_n_0;
  wire q0_reg_i_83__0_n_0;
  wire q0_reg_i_87_n_0;
  wire q0_reg_i_88_n_0;
  wire q0_reg_i_89__0_n_0;
  wire q0_reg_i_8_n_0;
  wire q0_reg_i_90__0_n_0;
  wire q0_reg_i_92_n_0;
  wire q0_reg_i_93__0_n_0;
  wire q0_reg_i_94__0_n_0;
  wire q0_reg_i_95__0_n_0;
  wire q0_reg_i_97_n_0;
  wire q0_reg_i_98_n_0;
  wire q0_reg_i_99__0_n_0;
  wire q0_reg_i_9_n_0;
  wire [3:1]q1_reg;
  wire [3:1]q2_reg;
  wire [1:1]\^q3_reg ;
  wire [6:0]q3_reg_0;
  wire [7:0]q3_reg_1;
  wire q3_reg_10;
  wire q3_reg_11;
  wire q3_reg_12;
  wire q3_reg_13;
  wire [7:0]q3_reg_14;
  wire [7:0]q3_reg_2;
  wire q3_reg_3;
  wire [2:0]q3_reg_4;
  wire [1:0]q3_reg_5;
  wire [2:0]q3_reg_6;
  wire [4:0]q3_reg_7;
  wire [1:0]q3_reg_8;
  wire [1:0]q3_reg_9;
  wire q3_reg_i_100_n_0;
  wire q3_reg_i_101_n_0;
  wire q3_reg_i_102__0_n_0;
  wire [3:0]q3_reg_i_103__0_0;
  wire q3_reg_i_103__0_n_0;
  wire [2:0]q3_reg_i_104__0_0;
  wire [3:0]q3_reg_i_104__0_1;
  wire q3_reg_i_104__0_n_0;
  wire [3:0]q3_reg_i_105__0_0;
  wire q3_reg_i_105__0_n_0;
  wire [3:0]q3_reg_i_106__0_0;
  wire q3_reg_i_106__0_n_0;
  wire q3_reg_i_108_n_0;
  wire [2:0]q3_reg_i_109_0;
  wire [2:0]q3_reg_i_109_1;
  wire q3_reg_i_109_n_0;
  wire q3_reg_i_10_n_0;
  wire q3_reg_i_110__0_n_0;
  wire q3_reg_i_111__0_n_0;
  wire q3_reg_i_112__0_n_0;
  wire q3_reg_i_113__0_n_0;
  wire q3_reg_i_114_n_0;
  wire q3_reg_i_115_n_0;
  wire q3_reg_i_116_n_0;
  wire q3_reg_i_117__0_n_0;
  wire q3_reg_i_118__0_n_0;
  wire q3_reg_i_119__0_n_0;
  wire q3_reg_i_120__0_n_0;
  wire q3_reg_i_121__0_n_0;
  wire q3_reg_i_122_n_0;
  wire q3_reg_i_123__0_n_0;
  wire q3_reg_i_124_n_0;
  wire q3_reg_i_125_n_0;
  wire q3_reg_i_126__0_n_0;
  wire q3_reg_i_128__0_n_0;
  wire q3_reg_i_129_n_0;
  wire q3_reg_i_133_n_0;
  wire q3_reg_i_134__0_n_0;
  wire q3_reg_i_135__0_n_0;
  wire q3_reg_i_136__0_n_0;
  wire q3_reg_i_137_n_0;
  wire q3_reg_i_138__0_n_0;
  wire q3_reg_i_139_n_0;
  wire q3_reg_i_140_n_0;
  wire q3_reg_i_142__0_n_0;
  wire q3_reg_i_143__0_n_0;
  wire q3_reg_i_144_n_0;
  wire q3_reg_i_148__0_n_0;
  wire q3_reg_i_149__0_n_0;
  wire q3_reg_i_150_n_0;
  wire q3_reg_i_151__0_n_0;
  wire q3_reg_i_152__0_n_0;
  wire q3_reg_i_153__0_n_0;
  wire q3_reg_i_154_n_0;
  wire q3_reg_i_155_n_0;
  wire q3_reg_i_156_n_0;
  wire q3_reg_i_157_n_0;
  wire q3_reg_i_158_n_0;
  wire q3_reg_i_159__0_n_0;
  wire q3_reg_i_160__0_n_0;
  wire q3_reg_i_161__0_n_0;
  wire q3_reg_i_163_n_0;
  wire q3_reg_i_164_n_0;
  wire q3_reg_i_166_n_0;
  wire q3_reg_i_167__0_n_0;
  wire q3_reg_i_168__0_n_0;
  wire q3_reg_i_169__0_n_0;
  wire q3_reg_i_170__0_n_0;
  wire q3_reg_i_171__0_n_0;
  wire q3_reg_i_172_n_0;
  wire q3_reg_i_174_n_0;
  wire q3_reg_i_175_n_0;
  wire [3:0]q3_reg_i_176__0_0;
  wire q3_reg_i_176__0_n_0;
  wire q3_reg_i_178__0_n_0;
  wire q3_reg_i_179__0_n_0;
  wire q3_reg_i_180_n_0;
  wire q3_reg_i_181__0_n_0;
  wire q3_reg_i_184__0_n_0;
  wire q3_reg_i_186__0_n_0;
  wire q3_reg_i_187__0_n_0;
  wire q3_reg_i_188__0_n_0;
  wire q3_reg_i_189__0_n_0;
  wire q3_reg_i_190_n_0;
  wire q3_reg_i_193_n_0;
  wire q3_reg_i_194__0_n_0;
  wire q3_reg_i_196_n_0;
  wire q3_reg_i_197__0_n_0;
  wire q3_reg_i_198__0_n_0;
  wire q3_reg_i_199_n_0;
  wire q3_reg_i_19_n_0;
  wire q3_reg_i_200_n_0;
  wire q3_reg_i_202__0_n_0;
  wire q3_reg_i_203__0_n_0;
  wire q3_reg_i_204__0_n_0;
  wire q3_reg_i_205__0_n_0;
  wire q3_reg_i_206__0_n_0;
  wire q3_reg_i_23_n_0;
  wire q3_reg_i_24__0_n_0;
  wire [7:0]q3_reg_i_25__0_0;
  wire q3_reg_i_25__0_n_0;
  wire [7:0]q3_reg_i_26_0;
  wire q3_reg_i_26_n_0;
  wire [7:0]q3_reg_i_27_0;
  wire q3_reg_i_27_n_0;
  wire q3_reg_i_28__0_n_0;
  wire q3_reg_i_29__0_n_0;
  wire q3_reg_i_30_n_0;
  wire q3_reg_i_31_n_0;
  wire q3_reg_i_32__0_n_0;
  wire q3_reg_i_33__0_n_0;
  wire [3:0]q3_reg_i_34_0;
  wire [3:0]q3_reg_i_34_1;
  wire q3_reg_i_34_n_0;
  wire [3:0]q3_reg_i_35_0;
  wire q3_reg_i_35_n_0;
  wire [2:0]q3_reg_i_36__0_0;
  wire [2:0]q3_reg_i_36__0_1;
  wire q3_reg_i_36__0_n_0;
  wire q3_reg_i_37__0_n_0;
  wire q3_reg_i_38_n_0;
  wire q3_reg_i_39_n_0;
  wire q3_reg_i_3_n_0;
  wire q3_reg_i_40__0_n_0;
  wire [2:0]q3_reg_i_41__0_0;
  wire q3_reg_i_41__0_n_0;
  wire q3_reg_i_42_n_0;
  wire q3_reg_i_43_n_0;
  wire q3_reg_i_44__0_n_0;
  wire q3_reg_i_45__0_n_0;
  wire q3_reg_i_46_n_0;
  wire q3_reg_i_47_n_0;
  wire q3_reg_i_48__0_n_0;
  wire q3_reg_i_49__0_n_0;
  wire q3_reg_i_4_n_0;
  wire q3_reg_i_50_n_0;
  wire q3_reg_i_51_n_0;
  wire q3_reg_i_52_n_0;
  wire q3_reg_i_53__0_n_0;
  wire q3_reg_i_54__0_n_0;
  wire q3_reg_i_55_n_0;
  wire q3_reg_i_5_n_0;
  wire q3_reg_i_6_n_0;
  wire q3_reg_i_72_n_0;
  wire q3_reg_i_73_n_0;
  wire q3_reg_i_74__0_n_0;
  wire [7:0]q3_reg_i_75__0_0;
  wire q3_reg_i_75__0_n_0;
  wire [7:0]q3_reg_i_76_0;
  wire [7:0]q3_reg_i_76_1;
  wire q3_reg_i_76_n_0;
  wire [7:0]q3_reg_i_78__0_0;
  wire [7:0]q3_reg_i_78__0_1;
  wire [7:0]q3_reg_i_78__0_2;
  wire q3_reg_i_78__0_n_0;
  wire [7:0]q3_reg_i_79_0;
  wire [7:0]q3_reg_i_79_1;
  wire q3_reg_i_79_n_0;
  wire q3_reg_i_7_n_0;
  wire q3_reg_i_80_n_0;
  wire q3_reg_i_81__0_n_0;
  wire q3_reg_i_82__0_n_0;
  wire q3_reg_i_84_n_0;
  wire q3_reg_i_85__0_n_0;
  wire q3_reg_i_87__0_n_0;
  wire q3_reg_i_88__0_n_0;
  wire q3_reg_i_89__0_n_0;
  wire q3_reg_i_8_n_0;
  wire q3_reg_i_90__0_n_0;
  wire q3_reg_i_91_n_0;
  wire q3_reg_i_92_n_0;
  wire [3:0]q3_reg_i_93_0;
  wire q3_reg_i_93_n_0;
  wire q3_reg_i_95__0_n_0;
  wire q3_reg_i_96__0_n_0;
  wire [2:0]q3_reg_i_97__0_0;
  wire q3_reg_i_97__0_n_0;
  wire q3_reg_i_99_n_0;
  wire q3_reg_i_9_n_0;
  wire [7:0]q4_reg_0;
  wire q4_reg_1;
  wire [1:0]q4_reg_10;
  wire [7:0]q4_reg_11;
  wire [7:0]q4_reg_12;
  wire [7:0]q4_reg_13;
  wire q4_reg_14;
  wire [2:0]q4_reg_15;
  wire [1:0]q4_reg_16;
  wire [2:0]q4_reg_17;
  wire q4_reg_18;
  wire q4_reg_19;
  wire q4_reg_2;
  wire q4_reg_20;
  wire q4_reg_21;
  wire q4_reg_22;
  wire q4_reg_23;
  wire q4_reg_24;
  wire q4_reg_25;
  wire q4_reg_26;
  wire q4_reg_27;
  wire q4_reg_28;
  wire [1:0]q4_reg_29;
  wire q4_reg_3;
  wire q4_reg_30;
  wire [7:0]q4_reg_31;
  wire [7:0]q4_reg_32;
  wire [7:0]q4_reg_33;
  wire [7:0]q4_reg_34;
  wire q4_reg_4;
  wire q4_reg_5;
  wire q4_reg_6;
  wire q4_reg_7;
  wire q4_reg_8;
  wire [3:0]q4_reg_9;
  wire q4_reg_i_100_n_0;
  wire q4_reg_i_104_n_0;
  wire q4_reg_i_106__0_n_0;
  wire q4_reg_i_107_n_0;
  wire q4_reg_i_108_n_0;
  wire q4_reg_i_109__0_n_0;
  wire q4_reg_i_10__0_n_0;
  wire q4_reg_i_110_n_0;
  wire q4_reg_i_111__0_n_0;
  wire q4_reg_i_113__0_n_0;
  wire q4_reg_i_115_n_0;
  wire q4_reg_i_116_n_0;
  wire q4_reg_i_117__0_n_0;
  wire q4_reg_i_118__0_n_0;
  wire q4_reg_i_119__0_n_0;
  wire q4_reg_i_11__0_n_0;
  wire q4_reg_i_120__0_n_0;
  wire q4_reg_i_122__0_n_0;
  wire q4_reg_i_123_n_0;
  wire q4_reg_i_124_n_0;
  wire q4_reg_i_128__0_n_0;
  wire q4_reg_i_12__0_n_0;
  wire q4_reg_i_131_n_0;
  wire q4_reg_i_132_n_0;
  wire q4_reg_i_135__0_n_0;
  wire q4_reg_i_136__0_n_0;
  wire q4_reg_i_138__0_n_0;
  wire q4_reg_i_139_n_0;
  wire q4_reg_i_13__0_n_0;
  wire q4_reg_i_140_n_0;
  wire q4_reg_i_142_n_0;
  wire q4_reg_i_143_n_0;
  wire q4_reg_i_147_n_0;
  wire q4_reg_i_148_n_0;
  wire q4_reg_i_14__0_n_0;
  wire q4_reg_i_151__0_n_0;
  wire q4_reg_i_155__0_n_0;
  wire [7:0]q4_reg_i_157__0_0;
  wire [3:0]q4_reg_i_157__0_1;
  wire q4_reg_i_157__0_n_0;
  wire q4_reg_i_158__0_n_0;
  wire q4_reg_i_15__0_n_0;
  wire q4_reg_i_161_n_0;
  wire q4_reg_i_162_n_0;
  wire q4_reg_i_163_n_0;
  wire q4_reg_i_164_n_0;
  wire q4_reg_i_165_n_0;
  wire q4_reg_i_166_n_0;
  wire q4_reg_i_167_n_0;
  wire q4_reg_i_168_n_0;
  wire q4_reg_i_169_n_0;
  wire q4_reg_i_16__0_n_0;
  wire q4_reg_i_172_n_0;
  wire q4_reg_i_173_n_0;
  wire q4_reg_i_174_n_0;
  wire q4_reg_i_175_n_0;
  wire q4_reg_i_177_n_0;
  wire q4_reg_i_178_n_0;
  wire q4_reg_i_179_n_0;
  wire q4_reg_i_17__0_n_0;
  wire q4_reg_i_180_n_0;
  wire q4_reg_i_183_n_0;
  wire q4_reg_i_184_n_0;
  wire q4_reg_i_186_n_0;
  wire q4_reg_i_187_n_0;
  wire q4_reg_i_188_n_0;
  wire q4_reg_i_191_n_0;
  wire q4_reg_i_192_n_0;
  wire [3:0]q4_reg_i_194_0;
  wire q4_reg_i_194_n_0;
  wire q4_reg_i_195_n_0;
  wire q4_reg_i_197_n_0;
  wire q4_reg_i_198_n_0;
  wire q4_reg_i_200_n_0;
  wire q4_reg_i_201_n_0;
  wire q4_reg_i_203_n_0;
  wire q4_reg_i_206_n_0;
  wire q4_reg_i_207_n_0;
  wire q4_reg_i_208_n_0;
  wire q4_reg_i_209_n_0;
  wire [7:0]q4_reg_i_20__0_0;
  wire [7:0]q4_reg_i_20__0_1;
  wire [7:0]q4_reg_i_20__0_2;
  wire q4_reg_i_20__0_n_0;
  wire q4_reg_i_210_n_0;
  wire q4_reg_i_212_n_0;
  wire q4_reg_i_216_n_0;
  wire q4_reg_i_217_n_0;
  wire q4_reg_i_219_n_0;
  wire q4_reg_i_21_n_0;
  wire q4_reg_i_221_n_0;
  wire q4_reg_i_222_n_0;
  wire q4_reg_i_225_n_0;
  wire q4_reg_i_226_n_0;
  wire [7:0]q4_reg_i_228_0;
  wire q4_reg_i_228_n_0;
  wire q4_reg_i_22__0_n_0;
  wire q4_reg_i_230_n_0;
  wire q4_reg_i_231_n_0;
  wire q4_reg_i_232_n_0;
  wire q4_reg_i_234_n_0;
  wire q4_reg_i_235_n_0;
  wire q4_reg_i_236_n_0;
  wire q4_reg_i_238_n_0;
  wire q4_reg_i_239_n_0;
  wire [7:0]q4_reg_i_23_0;
  wire [7:0]q4_reg_i_23_1;
  wire q4_reg_i_23_n_0;
  wire q4_reg_i_240_n_0;
  wire q4_reg_i_241_n_0;
  wire q4_reg_i_242_n_0;
  wire q4_reg_i_243_n_0;
  wire q4_reg_i_246_n_0;
  wire q4_reg_i_249_n_0;
  wire [7:0]q4_reg_i_24_0;
  wire [7:0]q4_reg_i_24_1;
  wire [7:0]q4_reg_i_24_2;
  wire [7:0]q4_reg_i_24_3;
  wire q4_reg_i_24_n_0;
  wire q4_reg_i_250_n_0;
  wire q4_reg_i_251_n_0;
  wire q4_reg_i_252_n_0;
  wire q4_reg_i_253_n_0;
  wire q4_reg_i_254_n_0;
  wire q4_reg_i_255_n_0;
  wire q4_reg_i_256_n_0;
  wire q4_reg_i_257_n_0;
  wire q4_reg_i_258_n_0;
  wire q4_reg_i_259_n_0;
  wire q4_reg_i_25__0_n_0;
  wire q4_reg_i_260_n_0;
  wire q4_reg_i_261_n_0;
  wire q4_reg_i_262_n_0;
  wire q4_reg_i_263_n_0;
  wire q4_reg_i_264_n_0;
  wire q4_reg_i_265_n_0;
  wire q4_reg_i_266_n_0;
  wire q4_reg_i_267_n_0;
  wire q4_reg_i_268_n_0;
  wire q4_reg_i_26__0_n_0;
  wire q4_reg_i_27_n_0;
  wire q4_reg_i_28_n_0;
  wire q4_reg_i_29__0_n_0;
  wire q4_reg_i_2__0_n_0;
  wire q4_reg_i_30__0_n_0;
  wire q4_reg_i_31__0_n_0;
  wire q4_reg_i_32_n_0;
  wire q4_reg_i_33_n_0;
  wire q4_reg_i_34__0_n_0;
  wire q4_reg_i_35__0_n_0;
  wire q4_reg_i_36_n_0;
  wire q4_reg_i_37_n_0;
  wire q4_reg_i_38__0_n_0;
  wire q4_reg_i_39__0_n_0;
  wire q4_reg_i_3_n_0;
  wire q4_reg_i_40_n_0;
  wire q4_reg_i_41_n_0;
  wire q4_reg_i_42__0_n_0;
  wire q4_reg_i_43__0_n_0;
  wire q4_reg_i_44_n_0;
  wire q4_reg_i_45_n_0;
  wire q4_reg_i_46__0_n_0;
  wire q4_reg_i_47__0_n_0;
  wire q4_reg_i_48_n_0;
  wire q4_reg_i_49_n_0;
  wire q4_reg_i_4_n_0;
  wire q4_reg_i_50__0_n_0;
  wire q4_reg_i_51__0_n_0;
  wire q4_reg_i_52_n_0;
  wire q4_reg_i_53_n_0;
  wire [7:0]q4_reg_i_54__0_0;
  wire q4_reg_i_54__0_n_0;
  wire q4_reg_i_55__0_n_0;
  wire q4_reg_i_56_n_0;
  wire q4_reg_i_57_n_0;
  wire q4_reg_i_58__0_n_0;
  wire q4_reg_i_59__0_n_0;
  wire q4_reg_i_5_n_0;
  wire q4_reg_i_60__0_n_0;
  wire q4_reg_i_61_n_0;
  wire q4_reg_i_62__0_n_0;
  wire q4_reg_i_63_n_0;
  wire q4_reg_i_64__0_0;
  wire q4_reg_i_64__0_n_0;
  wire q4_reg_i_65_n_0;
  wire q4_reg_i_66__0_n_0;
  wire q4_reg_i_67_n_0;
  wire q4_reg_i_68__0_0;
  wire q4_reg_i_68__0_n_0;
  wire [3:0]q4_reg_i_69_0;
  wire [3:0]q4_reg_i_69_1;
  wire [3:0]q4_reg_i_69_2;
  wire [3:0]q4_reg_i_69_3;
  wire q4_reg_i_69_n_0;
  wire q4_reg_i_6_n_0;
  wire [3:0]q4_reg_i_70__0_0;
  wire [3:0]q4_reg_i_70__0_1;
  wire q4_reg_i_70__0_n_0;
  wire [3:0]q4_reg_i_71_0;
  wire [3:0]q4_reg_i_71_1;
  wire [3:0]q4_reg_i_71_2;
  wire q4_reg_i_71_n_0;
  wire q4_reg_i_72__0_n_0;
  wire q4_reg_i_73_n_0;
  wire q4_reg_i_74__0_n_0;
  wire q4_reg_i_75_n_0;
  wire q4_reg_i_76__0_n_0;
  wire q4_reg_i_77__0_n_0;
  wire q4_reg_i_78__0_n_0;
  wire q4_reg_i_79_n_0;
  wire q4_reg_i_7_n_0;
  wire q4_reg_i_80_0;
  wire q4_reg_i_80_n_0;
  wire q4_reg_i_81_n_0;
  wire q4_reg_i_82__0_n_0;
  wire q4_reg_i_83_n_0;
  wire q4_reg_i_84_0;
  wire q4_reg_i_84_n_0;
  wire q4_reg_i_85__0_n_0;
  wire q4_reg_i_87__0_n_0;
  wire q4_reg_i_88__0_n_0;
  wire q4_reg_i_89_n_0;
  wire q4_reg_i_8_n_0;
  wire q4_reg_i_90__0_n_0;
  wire q4_reg_i_91_n_0;
  wire q4_reg_i_92_n_0;
  wire q4_reg_i_94__0_n_0;
  wire q4_reg_i_95_n_0;
  wire q4_reg_i_96_n_0;
  wire q4_reg_i_97__0_n_0;
  wire q4_reg_i_98__0_n_0;
  wire q4_reg_i_99_n_0;
  wire q4_reg_i_9_n_0;
  wire [7:0]q5_reg_0;
  wire q5_reg_1;
  wire [5:0]q5_reg_10;
  wire [5:0]q5_reg_11;
  wire [5:0]q5_reg_12;
  wire [5:0]q5_reg_13;
  wire [5:0]q5_reg_14;
  wire [5:0]q5_reg_15;
  wire q5_reg_16;
  wire q5_reg_17;
  wire q5_reg_18;
  wire q5_reg_19;
  wire [3:0]q5_reg_2;
  wire q5_reg_20;
  wire q5_reg_21;
  wire q5_reg_22;
  wire q5_reg_23;
  wire q5_reg_24;
  wire q5_reg_25;
  wire q5_reg_26;
  wire q5_reg_27;
  wire q5_reg_28;
  wire q5_reg_29;
  wire q5_reg_3;
  wire q5_reg_30;
  wire q5_reg_31;
  wire q5_reg_32;
  wire q5_reg_33;
  wire q5_reg_34;
  wire q5_reg_35;
  wire [1:0]q5_reg_36;
  wire q5_reg_37;
  wire q5_reg_38;
  wire [7:0]q5_reg_39;
  wire [7:0]q5_reg_4;
  wire [7:0]q5_reg_40;
  wire [7:0]q5_reg_41;
  wire [7:0]q5_reg_42;
  wire [7:0]q5_reg_5;
  wire [7:0]q5_reg_6;
  wire [5:0]q5_reg_7;
  wire q5_reg_8;
  wire q5_reg_9;
  wire q5_reg_i_100_n_0;
  wire q5_reg_i_101__0_n_0;
  wire q5_reg_i_102_n_0;
  wire q5_reg_i_103_n_0;
  wire q5_reg_i_104_n_0;
  wire q5_reg_i_10__0_n_0;
  wire [7:0]q5_reg_i_11_0;
  wire [7:0]q5_reg_i_11_1;
  wire q5_reg_i_11_n_0;
  wire [7:0]q5_reg_i_12_0;
  wire [7:0]q5_reg_i_12_1;
  wire [7:0]q5_reg_i_12_2;
  wire [7:0]q5_reg_i_12_3;
  wire q5_reg_i_12_n_0;
  wire q5_reg_i_13__0_n_0;
  wire q5_reg_i_14__0_n_0;
  wire q5_reg_i_15__0_n_0;
  wire q5_reg_i_16_n_0;
  wire q5_reg_i_17_n_0;
  wire q5_reg_i_18__0_n_0;
  wire q5_reg_i_19__0_n_0;
  wire q5_reg_i_1__0_n_0;
  wire q5_reg_i_20_n_0;
  wire q5_reg_i_21_n_0;
  wire q5_reg_i_22__0_n_0;
  wire q5_reg_i_23__0_n_0;
  wire q5_reg_i_24_n_0;
  wire q5_reg_i_25_n_0;
  wire q5_reg_i_26__0_n_0;
  wire [3:0]q5_reg_i_27__0_0;
  wire q5_reg_i_27__0_n_0;
  wire q5_reg_i_28_n_0;
  wire q5_reg_i_29_n_0;
  wire q5_reg_i_2_n_0;
  wire q5_reg_i_30__0_n_0;
  wire q5_reg_i_31__0_n_0;
  wire q5_reg_i_32_n_0;
  wire q5_reg_i_33_n_0;
  wire q5_reg_i_34__0_n_0;
  wire q5_reg_i_35__0_n_0;
  wire q5_reg_i_36_n_0;
  wire q5_reg_i_37_n_0;
  wire q5_reg_i_38__0_n_0;
  wire q5_reg_i_39__0_n_0;
  wire q5_reg_i_3_n_0;
  wire q5_reg_i_40_n_0;
  wire q5_reg_i_41_n_0;
  wire q5_reg_i_42__0_n_0;
  wire q5_reg_i_44_n_0;
  wire q5_reg_i_46_n_0;
  wire q5_reg_i_47_n_0;
  wire q5_reg_i_48_n_0;
  wire q5_reg_i_49__0_n_0;
  wire q5_reg_i_4_n_0;
  wire q5_reg_i_52__0_n_0;
  wire q5_reg_i_54__0_n_0;
  wire q5_reg_i_55_n_0;
  wire q5_reg_i_59_n_0;
  wire q5_reg_i_5_n_0;
  wire q5_reg_i_60_n_0;
  wire q5_reg_i_62__0_n_0;
  wire q5_reg_i_63_n_0;
  wire q5_reg_i_64__0_n_0;
  wire q5_reg_i_67__0_n_0;
  wire q5_reg_i_6_n_0;
  wire q5_reg_i_70_n_0;
  wire q5_reg_i_71_n_0;
  wire q5_reg_i_75_n_0;
  wire q5_reg_i_77__0_n_0;
  wire q5_reg_i_78_n_0;
  wire q5_reg_i_79_n_0;
  wire q5_reg_i_7_n_0;
  wire q5_reg_i_83_n_0;
  wire q5_reg_i_86_n_0;
  wire q5_reg_i_87_n_0;
  wire q5_reg_i_8_n_0;
  wire q5_reg_i_93_n_0;
  wire q5_reg_i_94_n_0;
  wire q5_reg_i_95_n_0;
  wire q5_reg_i_96__0_n_0;
  wire q5_reg_i_98__0_n_0;
  wire q5_reg_i_99__0_n_0;
  wire [7:0]q5_reg_i_9__0_0;
  wire [7:0]q5_reg_i_9__0_1;
  wire [7:0]q5_reg_i_9__0_2;
  wire q5_reg_i_9__0_n_0;
  wire \reg_2388_reg[3] ;
  wire \reg_2388_reg[4] ;
  wire [5:0]\reg_2392_reg[5] ;
  wire [4:0]\reg_2392_reg[7] ;
  wire reg_2398124_out;
  wire reg_2398132_out;
  wire \reg_2398[0]_i_2_n_0 ;
  wire \reg_2398[1]_i_2_n_0 ;
  wire \reg_2398[2]_i_2_n_0 ;
  wire \reg_2398[3]_i_2_n_0 ;
  wire \reg_2398[4]_i_2_n_0 ;
  wire \reg_2398[5]_i_2_n_0 ;
  wire \reg_2398[6]_i_2_n_0 ;
  wire \reg_2398[7]_i_4_n_0 ;
  wire [1:0]\reg_2398_reg[2] ;
  wire [3:0]\reg_2405_reg[6] ;
  wire [2:0]\reg_2405_reg[7] ;
  wire [4:0]\reg_2405_reg[7]_0 ;
  wire [3:0]\reg_2412_reg[6] ;
  wire [5:0]\reg_2412_reg[7] ;
  wire reg_24191;
  wire reg_2419119_out;
  wire \reg_2419[0]_i_2_n_0 ;
  wire \reg_2419[1]_i_2_n_0 ;
  wire \reg_2419[2]_i_2_n_0 ;
  wire \reg_2419[3]_i_2_n_0 ;
  wire \reg_2419[4]_i_2_n_0 ;
  wire \reg_2419[5]_i_2_n_0 ;
  wire \reg_2419[6]_i_2_n_0 ;
  wire \reg_2419[7]_i_5_n_0 ;
  wire \reg_2419_reg[0] ;
  wire \reg_2419_reg[1] ;
  wire \reg_2419_reg[3] ;
  wire \reg_2419_reg[4] ;
  wire \reg_2419_reg[5] ;
  wire \reg_2419_reg[6] ;
  wire \reg_2419_reg[7] ;
  wire [4:0]\reg_2427_reg[6] ;
  wire [3:0]\reg_2427_reg[7] ;
  wire reg_24351;
  wire reg_2435114_out;
  wire reg_2435115_out;
  wire \reg_2435[0]_i_2_n_0 ;
  wire \reg_2435[0]_i_3_n_0 ;
  wire \reg_2435[1]_i_2_n_0 ;
  wire \reg_2435[1]_i_3_n_0 ;
  wire \reg_2435[2]_i_2_n_0 ;
  wire \reg_2435[2]_i_3_n_0 ;
  wire \reg_2435[3]_i_2_n_0 ;
  wire \reg_2435[3]_i_3_n_0 ;
  wire \reg_2435[4]_i_2_n_0 ;
  wire \reg_2435[4]_i_3_n_0 ;
  wire \reg_2435[5]_i_2_n_0 ;
  wire \reg_2435[5]_i_3_n_0 ;
  wire \reg_2435[6]_i_2_n_0 ;
  wire \reg_2435[6]_i_3_n_0 ;
  wire \reg_2435[7]_i_5_n_0 ;
  wire \reg_2435[7]_i_6_n_0 ;
  wire \reg_2435_reg[0] ;
  wire \reg_2444[0]_i_2_n_0 ;
  wire \reg_2444[1]_i_2_n_0 ;
  wire \reg_2444[2]_i_2_n_0 ;
  wire \reg_2444[3]_i_2_n_0 ;
  wire \reg_2444[4]_i_2_n_0 ;
  wire \reg_2444[5]_i_2_n_0 ;
  wire \reg_2444[6]_i_2_n_0 ;
  wire \reg_2444[7]_i_9_n_0 ;
  wire reg_24521;
  wire \reg_2452[0]_i_2_n_0 ;
  wire \reg_2452[1]_i_2_n_0 ;
  wire \reg_2452[2]_i_2_n_0 ;
  wire \reg_2452[3]_i_2_n_0 ;
  wire \reg_2452[4]_i_2_n_0 ;
  wire \reg_2452[5]_i_2_n_0 ;
  wire \reg_2452[6]_i_2_n_0 ;
  wire \reg_2452[7]_i_3_n_0 ;
  wire [7:0]\reg_2452_reg[7] ;
  wire [2:0]\reg_2459_reg[7] ;
  wire [3:0]\reg_2459_reg[7]_0 ;
  wire [4:0]\reg_2468_reg[4] ;
  wire [4:0]\reg_2468_reg[5] ;
  wire reg_24831;
  wire \tmp_429_reg_34264_reg[0] ;
  wire [7:0]\trunc_ln134_17_reg_32242_reg[0] ;
  wire [7:0]\trunc_ln134_19_reg_32303_reg[0] ;
  wire \trunc_ln134_210_reg_34237_reg[4] ;
  wire \trunc_ln134_214_reg_34259_reg[0] ;
  wire \trunc_ln134_214_reg_34259_reg[5] ;
  wire \trunc_ln134_214_reg_34259_reg[6] ;
  wire [4:0]\trunc_ln134_219_reg_34285_reg[6] ;
  wire \trunc_ln134_250_reg_34498_reg[6] ;
  wire \trunc_ln134_270_reg_34626_reg[4] ;
  wire [1:0]\trunc_ln134_274_reg_34648_reg[3] ;
  wire [4:0]\trunc_ln134_299_reg_34802_reg[6] ;
  wire [4:0]\trunc_ln134_317_reg_34920_reg[6] ;
  wire \x_74_reg_33668[0]_i_2_n_0 ;
  wire \x_74_reg_33668[1]_i_2_n_0 ;
  wire \x_74_reg_33668[2]_i_2_n_0 ;
  wire \x_74_reg_33668[3]_i_2_n_0 ;
  wire \x_74_reg_33668[4]_i_2_n_0 ;
  wire \x_74_reg_33668[5]_i_2_n_0 ;
  wire \x_74_reg_33668[6]_i_2_n_0 ;
  wire \x_74_reg_33668[7]_i_2_n_0 ;
  wire [2:0]\x_74_reg_33668_reg[3] ;
  wire [2:0]\x_74_reg_33668_reg[3]_0 ;
  wire [3:0]\x_74_reg_33668_reg[5] ;
  wire [3:0]\x_74_reg_33668_reg[5]_0 ;
  wire [7:0]\x_74_reg_33668_reg[7] ;
  wire [7:0]x_assign_100_reg_33886;
  wire [5:0]x_assign_103_reg_33908;
  wire [5:0]x_assign_105_reg_33924;
  wire [3:0]x_assign_108_reg_33762;
  wire [7:0]x_assign_110_reg_33784;
  wire [5:0]x_assign_112_reg_34070;
  wire [7:0]x_assign_117_reg_34108;
  wire [4:0]x_assign_121_reg_33956;
  wire [3:0]x_assign_122_reg_33972;
  wire [5:0]x_assign_124_reg_34231;
  wire [7:0]x_assign_129_reg_34269;
  wire [3:0]x_assign_132_reg_34139;
  wire [7:0]x_assign_134_reg_34145;
  wire [5:0]x_assign_136_reg_34359;
  wire [7:0]x_assign_141_reg_34397;
  wire [4:0]\x_assign_141_reg_34397_reg[7] ;
  wire [5:0]x_assign_148_reg_34492;
  wire [7:0]x_assign_153_reg_34530;
  wire [1:0]\x_assign_153_reg_34530_reg[4] ;
  wire [4:0]\x_assign_153_reg_34530_reg[5] ;
  wire [5:0]x_assign_160_reg_34620;
  wire [7:0]x_assign_165_reg_34658;
  wire [4:0]\x_assign_165_reg_34658_reg[5] ;
  wire [5:0]x_assign_16_reg_32594;
  wire [5:0]x_assign_172_reg_34748;
  wire [7:0]x_assign_177_reg_34786;
  wire [5:0]x_assign_186_reg_34892;
  wire [4:0]x_assign_187_reg_34898;
  wire [2:0]x_assign_189_reg_34914;
  wire [7:0]x_assign_18_reg_32639;
  wire [7:0]x_assign_196_reg_35055;
  wire [7:0]x_assign_199_reg_35077;
  wire [5:0]x_assign_201_reg_35019;
  wire [7:0]x_assign_208_reg_35227;
  wire [5:0]x_assign_213_reg_35265;
  wire [4:0]x_assign_217_reg_35109;
  wire [0:0]x_assign_219_reg_35141;
  wire [7:0]x_assign_21_reg_32548;
  wire [7:0]x_assign_222_reg_35431;
  wire [5:0]x_assign_223_reg_35437;
  wire [5:0]x_assign_225_reg_35453;
  wire [4:0]x_assign_229_reg_35297;
  wire [7:0]x_assign_230_reg_35313;
  wire [0:0]x_assign_231_reg_35329;
  wire [6:0]x_assign_232_reg_35603;
  wire [4:0]x_assign_234_reg_35619;
  wire [4:0]x_assign_235_reg_35625;
  wire [5:0]x_assign_237_reg_35641;
  wire [7:0]x_assign_240_reg_35479;
  wire [3:0]x_assign_242_reg_35501;
  wire [0:0]x_assign_243_reg_35517;
  wire [7:0]x_assign_246_reg_35807;
  wire [5:0]x_assign_247_reg_35813;
  wire [5:0]x_assign_249_reg_35829;
  wire [3:0]x_assign_252_reg_35667;
  wire [3:0]x_assign_253_reg_35673;
  wire [6:0]x_assign_254_reg_35689;
  wire [0:0]x_assign_255_reg_35705;
  wire [6:0]x_assign_256_reg_35979;
  wire [4:0]x_assign_258_reg_35995;
  wire [4:0]x_assign_259_reg_36001;
  wire [5:0]x_assign_261_reg_36017;
  wire [7:0]x_assign_264_reg_35855;
  wire [3:0]x_assign_266_reg_35877;
  wire [0:0]x_assign_267_reg_35893;
  wire [7:0]x_assign_270_reg_36183;
  wire [5:0]x_assign_271_reg_36189;
  wire [5:0]x_assign_273_reg_36205;
  wire [3:0]x_assign_276_reg_36043;
  wire [3:0]x_assign_277_reg_36049;
  wire [6:0]x_assign_278_reg_36065;
  wire [0:0]x_assign_279_reg_36081;
  wire [5:0]x_assign_280_reg_36350;
  wire [5:0]x_assign_282_reg_36366;
  wire [5:0]x_assign_283_reg_36372;
  wire [5:0]x_assign_285_reg_36388;
  wire [7:0]x_assign_288_reg_36231;
  wire [7:0]x_assign_28_reg_32790;
  wire [3:0]x_assign_290_reg_36253;
  wire [0:0]x_assign_291_reg_36269;
  wire [7:0]x_assign_294_reg_36534;
  wire [5:0]x_assign_295_reg_36540;
  wire [5:0]x_assign_297_reg_36556;
  wire [2:0]x_assign_301_fu_30247_p3;
  wire [7:0]x_assign_31_reg_32808;
  wire [5:0]x_assign_33_reg_32820;
  wire [3:0]x_assign_36_reg_32696;
  wire [7:0]x_assign_38_reg_32707;
  wire [7:0]x_assign_40_reg_32962;
  wire [7:0]x_assign_43_reg_32980;
  wire [5:0]x_assign_45_reg_32992;
  wire [2:0]x_assign_49_fu_6445_p3;
  wire [4:0]x_assign_49_reg_32844;
  wire [0:0]x_assign_51_reg_32876;
  wire [7:0]x_assign_52_reg_33134;
  wire [7:0]x_assign_55_reg_33156;
  wire [5:0]x_assign_57_reg_33172;
  wire [4:0]x_assign_61_reg_33016;
  wire [0:0]x_assign_63_reg_33048;
  wire [7:0]x_assign_64_reg_33322;
  wire [7:0]x_assign_67_reg_33344;
  wire [5:0]x_assign_69_reg_33360;
  wire [4:0]x_assign_73_reg_33204;
  wire [0:0]x_assign_75_reg_33236;
  wire [7:0]x_assign_76_reg_33510;
  wire [7:0]x_assign_79_reg_33532;
  wire [5:0]x_assign_81_reg_33548;
  wire [4:0]x_assign_85_reg_33392;
  wire [0:0]x_assign_87_reg_33424;
  wire [5:0]x_assign_88_reg_33698;
  wire [7:0]x_assign_90_reg_33714;
  wire [7:0]x_assign_93_reg_33736;
  wire [4:0]x_assign_97_reg_33580;
  wire [0:0]x_assign_99_reg_33612;
  wire \xor_ln124_108_reg_33282[4]_i_2_n_0 ;
  wire \xor_ln124_108_reg_33282[5]_i_2_n_0 ;
  wire \xor_ln124_108_reg_33282[6]_i_2_n_0 ;
  wire [2:0]\xor_ln124_108_reg_33282_reg[4] ;
  wire [3:0]\xor_ln124_108_reg_33282_reg[5] ;
  wire [3:0]\xor_ln124_108_reg_33282_reg[5]_0 ;
  wire [2:0]\xor_ln124_108_reg_33282_reg[7] ;
  wire \xor_ln124_110_reg_33292[0]_i_2_n_0 ;
  wire \xor_ln124_110_reg_33292[1]_i_2_n_0 ;
  wire \xor_ln124_110_reg_33292[2]_i_2_n_0 ;
  wire \xor_ln124_110_reg_33292[3]_i_2_n_0 ;
  wire \xor_ln124_110_reg_33292[4]_i_2_n_0 ;
  wire [2:0]\xor_ln124_110_reg_33292_reg[3] ;
  wire [2:0]\xor_ln124_110_reg_33292_reg[3]_0 ;
  wire [7:0]\xor_ln124_1219_reg_36669_reg[4] ;
  wire \xor_ln124_124_reg_33470[0]_i_2_n_0 ;
  wire \xor_ln124_124_reg_33470[1]_i_2_n_0 ;
  wire \xor_ln124_124_reg_33470[2]_i_2_n_0 ;
  wire \xor_ln124_124_reg_33470[5]_i_2_n_0 ;
  wire \xor_ln124_124_reg_33470[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_124_reg_33470_reg[5] ;
  wire [3:0]\xor_ln124_124_reg_33470_reg[5]_0 ;
  wire [7:0]\xor_ln124_124_reg_33470_reg[7] ;
  wire [7:0]\xor_ln124_124_reg_33470_reg[7]_0 ;
  wire [7:0]\xor_ln124_124_reg_33470_reg[7]_1 ;
  wire [7:0]\xor_ln124_125_reg_33475_reg[7] ;
  wire \xor_ln124_126_reg_33480[0]_i_2_n_0 ;
  wire \xor_ln124_126_reg_33480[6]_i_2_n_0 ;
  wire \xor_ln124_126_reg_33480[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_126_reg_33480_reg[7] ;
  wire [7:0]\xor_ln124_126_reg_33480_reg[7]_0 ;
  wire [7:0]\xor_ln124_126_reg_33480_reg[7]_1 ;
  wire [7:0]\xor_ln124_127_reg_33485_reg[7] ;
  wire \xor_ln124_140_reg_33658[4]_i_2_n_0 ;
  wire \xor_ln124_140_reg_33658[6]_i_2_n_0 ;
  wire \xor_ln124_140_reg_33658[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_140_reg_33658_reg[4] ;
  wire [7:0]\xor_ln124_140_reg_33658_reg[7] ;
  wire \xor_ln124_155_reg_33846[0]_i_2_n_0 ;
  wire \xor_ln124_155_reg_33846[2]_i_2_n_0 ;
  wire \xor_ln124_155_reg_33846[4]_i_2_n_0 ;
  wire \xor_ln124_155_reg_33846[5]_i_2_n_0 ;
  wire \xor_ln124_155_reg_33846[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_155_reg_33846_reg[4] ;
  wire [7:0]\xor_ln124_155_reg_33846_reg[7] ;
  wire \xor_ln124_157_reg_33856[2]_i_2_n_0 ;
  wire \xor_ln124_157_reg_33856[4]_i_2_n_0 ;
  wire \xor_ln124_157_reg_33856[6]_i_2_n_0 ;
  wire \xor_ln124_157_reg_33856[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_157_reg_33856_reg[7] ;
  wire [0:0]xor_ln124_163_fu_14527_p2;
  wire [7:1]xor_ln124_164_fu_14554_p2;
  wire [7:0]xor_ln124_166_fu_14608_p2;
  wire \xor_ln124_171_reg_34034[1]_i_2_n_0 ;
  wire \xor_ln124_171_reg_34034[4]_i_2_n_0 ;
  wire \xor_ln124_171_reg_34034[7]_i_2_n_0 ;
  wire [1:0]\xor_ln124_171_reg_34034_reg[4] ;
  wire [2:0]\xor_ln124_171_reg_34034_reg[4]_0 ;
  wire [7:0]\xor_ln124_171_reg_34034_reg[7] ;
  wire [6:3]xor_ln124_180_fu_15458_p2;
  wire [3:2]xor_ln124_182_fu_15512_p2;
  wire \xor_ln124_187_reg_34207[0]_i_2_n_0 ;
  wire \xor_ln124_187_reg_34207[1]_i_2_n_0 ;
  wire \xor_ln124_187_reg_34207[3]_i_3_n_0 ;
  wire \xor_ln124_187_reg_34207[4]_i_3_n_0 ;
  wire \xor_ln124_187_reg_34207[6]_i_2_n_0 ;
  wire \xor_ln124_187_reg_34207[7]_i_2_n_0 ;
  wire \xor_ln124_187_reg_34207_reg[2] ;
  wire \xor_ln124_187_reg_34207_reg[2]_0 ;
  wire \xor_ln124_187_reg_34207_reg[4] ;
  wire \xor_ln124_187_reg_34207_reg[5] ;
  wire \xor_ln124_187_reg_34207_reg[5]_0 ;
  wire [3:0]\xor_ln124_187_reg_34207_reg[7] ;
  wire [7:0]\xor_ln124_187_reg_34207_reg[7]_0 ;
  wire \xor_ln124_188_reg_34213[0]_i_2_n_0 ;
  wire \xor_ln124_188_reg_34213[1]_i_2_n_0 ;
  wire \xor_ln124_188_reg_34213[2]_i_2_n_0 ;
  wire \xor_ln124_188_reg_34213[2]_i_3_n_0 ;
  wire \xor_ln124_188_reg_34213[5]_i_3_n_0 ;
  wire \xor_ln124_188_reg_34213[6]_i_2_n_0 ;
  wire \xor_ln124_188_reg_34213[7]_i_2_n_0 ;
  wire \xor_ln124_188_reg_34213_reg[3] ;
  wire [3:0]\xor_ln124_188_reg_34213_reg[3]_0 ;
  wire [2:0]\xor_ln124_188_reg_34213_reg[4] ;
  wire \xor_ln124_188_reg_34213_reg[4]_0 ;
  wire \xor_ln124_188_reg_34213_reg[5] ;
  wire [7:0]\xor_ln124_188_reg_34213_reg[7] ;
  wire [7:0]\xor_ln124_188_reg_34213_reg[7]_0 ;
  wire \xor_ln124_189_reg_34219[0]_i_2_n_0 ;
  wire \xor_ln124_189_reg_34219[1]_i_2_n_0 ;
  wire \xor_ln124_189_reg_34219[2]_i_2_n_0 ;
  wire \xor_ln124_189_reg_34219[3]_i_2_n_0 ;
  wire \xor_ln124_189_reg_34219[4]_i_2_n_0 ;
  wire \xor_ln124_189_reg_34219[5]_i_2_n_0 ;
  wire \xor_ln124_189_reg_34219[6]_i_2_n_0 ;
  wire \xor_ln124_189_reg_34219[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_189_reg_34219_reg[7] ;
  wire [7:0]\xor_ln124_189_reg_34219_reg[7]_0 ;
  wire \xor_ln124_190_reg_34225[0]_i_2_n_0 ;
  wire \xor_ln124_190_reg_34225[1]_i_2_n_0 ;
  wire \xor_ln124_190_reg_34225[2]_i_3_n_0 ;
  wire \xor_ln124_190_reg_34225[3]_i_3_n_0 ;
  wire \xor_ln124_190_reg_34225[4]_i_3_n_0 ;
  wire \xor_ln124_190_reg_34225[5]_i_2_n_0 ;
  wire \xor_ln124_190_reg_34225[6]_i_2_n_0 ;
  wire \xor_ln124_190_reg_34225[7]_i_2_n_0 ;
  wire \xor_ln124_190_reg_34225_reg[2] ;
  wire [2:0]\xor_ln124_190_reg_34225_reg[3] ;
  wire \xor_ln124_190_reg_34225_reg[3]_0 ;
  wire \xor_ln124_190_reg_34225_reg[4] ;
  wire [3:0]\xor_ln124_190_reg_34225_reg[5] ;
  wire [7:0]\xor_ln124_190_reg_34225_reg[7] ;
  wire [7:0]\xor_ln124_190_reg_34225_reg[7]_0 ;
  wire [7:0]\xor_ln124_190_reg_34225_reg[7]_1 ;
  wire [7:0]xor_ln124_196_fu_16602_p2;
  wire [6:0]xor_ln124_198_fu_16656_p2;
  wire [1:0]\xor_ln124_203_reg_34335_reg[4] ;
  wire \xor_ln124_204_reg_34341[0]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34341[1]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34341[2]_i_3_n_0 ;
  wire \xor_ln124_204_reg_34341[5]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34341[5]_i_3_n_0 ;
  wire \xor_ln124_204_reg_34341[6]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34341[7]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34341_reg[2] ;
  wire [3:0]\xor_ln124_204_reg_34341_reg[5] ;
  wire [7:0]\xor_ln124_204_reg_34341_reg[7] ;
  wire \xor_ln124_206_reg_34353[2]_i_3_n_0 ;
  wire \xor_ln124_206_reg_34353_reg[0] ;
  wire \xor_ln124_206_reg_34353_reg[0]_0 ;
  wire \xor_ln124_206_reg_34353_reg[1] ;
  wire \xor_ln124_206_reg_34353_reg[1]_0 ;
  wire \xor_ln124_206_reg_34353_reg[2] ;
  wire \xor_ln124_206_reg_34353_reg[6] ;
  wire \xor_ln124_206_reg_34353_reg[6]_0 ;
  wire \xor_ln124_206_reg_34353_reg[7] ;
  wire \xor_ln124_206_reg_34353_reg[7]_0 ;
  wire [7:0]xor_ln124_212_fu_17746_p2;
  wire [3:0]xor_ln124_214_fu_17799_p2;
  wire [5:0]\xor_ln124_21_reg_32497_reg[7] ;
  wire \xor_ln124_220_reg_34469[0]_i_2_n_0 ;
  wire \xor_ln124_220_reg_34469[1]_i_2_n_0 ;
  wire \xor_ln124_220_reg_34469[2]_i_3_n_0 ;
  wire \xor_ln124_220_reg_34469[5]_i_2_n_0 ;
  wire \xor_ln124_220_reg_34469[5]_i_3_n_0 ;
  wire \xor_ln124_220_reg_34469[6]_i_2_n_0 ;
  wire \xor_ln124_220_reg_34469[7]_i_2_n_0 ;
  wire \xor_ln124_220_reg_34469_reg[2] ;
  wire [3:0]\xor_ln124_220_reg_34469_reg[5] ;
  wire [7:0]\xor_ln124_220_reg_34469_reg[7] ;
  wire [7:0]\xor_ln124_220_reg_34469_reg[7]_0 ;
  wire \xor_ln124_222_reg_34481[2]_i_3_n_0 ;
  wire \xor_ln124_222_reg_34481_reg[0] ;
  wire \xor_ln124_222_reg_34481_reg[0]_0 ;
  wire \xor_ln124_222_reg_34481_reg[1] ;
  wire \xor_ln124_222_reg_34481_reg[1]_0 ;
  wire \xor_ln124_222_reg_34481_reg[2] ;
  wire \xor_ln124_222_reg_34481_reg[6] ;
  wire \xor_ln124_222_reg_34481_reg[6]_0 ;
  wire \xor_ln124_222_reg_34481_reg[7] ;
  wire \xor_ln124_222_reg_34481_reg[7]_0 ;
  wire [2:0]xor_ln124_228_fu_18889_p2;
  wire [7:0]xor_ln124_230_fu_18943_p2;
  wire \xor_ln124_235_reg_34596[3]_i_3_n_0 ;
  wire \xor_ln124_235_reg_34596[4]_i_3_n_0 ;
  wire \xor_ln124_235_reg_34596_reg[3] ;
  wire [3:0]\xor_ln124_235_reg_34596_reg[3]_0 ;
  wire \xor_ln124_235_reg_34596_reg[4] ;
  wire [1:0]\xor_ln124_235_reg_34596_reg[4]_0 ;
  wire [1:0]\xor_ln124_235_reg_34596_reg[4]_1 ;
  wire [3:0]\xor_ln124_235_reg_34596_reg[7] ;
  wire \xor_ln124_236_reg_34602[0]_i_2_n_0 ;
  wire \xor_ln124_236_reg_34602[1]_i_2_n_0 ;
  wire \xor_ln124_236_reg_34602[2]_i_3_n_0 ;
  wire \xor_ln124_236_reg_34602[5]_i_2_n_0 ;
  wire \xor_ln124_236_reg_34602[5]_i_3_n_0 ;
  wire \xor_ln124_236_reg_34602[6]_i_2_n_0 ;
  wire \xor_ln124_236_reg_34602[7]_i_2_n_0 ;
  wire \xor_ln124_236_reg_34602_reg[2] ;
  wire [3:0]\xor_ln124_236_reg_34602_reg[3] ;
  wire [3:0]\xor_ln124_236_reg_34602_reg[5] ;
  wire [7:0]\xor_ln124_236_reg_34602_reg[7] ;
  wire \xor_ln124_237_reg_34608_reg[3] ;
  wire \xor_ln124_237_reg_34608_reg[4] ;
  wire [2:0]\xor_ln124_237_reg_34608_reg[7] ;
  wire \xor_ln124_238_reg_34614[2]_i_3_n_0 ;
  wire \xor_ln124_238_reg_34614_reg[0] ;
  wire \xor_ln124_238_reg_34614_reg[0]_0 ;
  wire \xor_ln124_238_reg_34614_reg[1] ;
  wire \xor_ln124_238_reg_34614_reg[1]_0 ;
  wire \xor_ln124_238_reg_34614_reg[2] ;
  wire \xor_ln124_238_reg_34614_reg[6] ;
  wire \xor_ln124_238_reg_34614_reg[6]_0 ;
  wire \xor_ln124_238_reg_34614_reg[7] ;
  wire \xor_ln124_238_reg_34614_reg[7]_0 ;
  wire [7:0]xor_ln124_244_fu_20033_p2;
  wire [7:1]xor_ln124_246_fu_20087_p2;
  wire \xor_ln124_252_reg_34730[0]_i_2_n_0 ;
  wire \xor_ln124_252_reg_34730[1]_i_2_n_0 ;
  wire \xor_ln124_252_reg_34730[2]_i_3_n_0 ;
  wire \xor_ln124_252_reg_34730[5]_i_2_n_0 ;
  wire \xor_ln124_252_reg_34730[5]_i_3_n_0 ;
  wire \xor_ln124_252_reg_34730[6]_i_2_n_0 ;
  wire \xor_ln124_252_reg_34730[7]_i_2_n_0 ;
  wire \xor_ln124_252_reg_34730_reg[2] ;
  wire [3:0]\xor_ln124_252_reg_34730_reg[3] ;
  wire [3:0]\xor_ln124_252_reg_34730_reg[5] ;
  wire [7:0]\xor_ln124_252_reg_34730_reg[7] ;
  wire [7:0]\xor_ln124_252_reg_34730_reg[7]_0 ;
  wire \xor_ln124_253_reg_34736[3]_i_3_n_0 ;
  wire \xor_ln124_253_reg_34736[4]_i_3_n_0 ;
  wire \xor_ln124_253_reg_34736_reg[3] ;
  wire \xor_ln124_253_reg_34736_reg[4] ;
  wire [4:0]\xor_ln124_253_reg_34736_reg[7] ;
  wire \xor_ln124_254_reg_34742[2]_i_3_n_0 ;
  wire \xor_ln124_254_reg_34742_reg[0] ;
  wire \xor_ln124_254_reg_34742_reg[0]_0 ;
  wire \xor_ln124_254_reg_34742_reg[1] ;
  wire \xor_ln124_254_reg_34742_reg[1]_0 ;
  wire \xor_ln124_254_reg_34742_reg[2] ;
  wire \xor_ln124_254_reg_34742_reg[6] ;
  wire \xor_ln124_254_reg_34742_reg[6]_0 ;
  wire \xor_ln124_254_reg_34742_reg[7] ;
  wire \xor_ln124_254_reg_34742_reg[7]_0 ;
  wire \xor_ln124_268_reg_34858[0]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34858[1]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34858[2]_i_3_n_0 ;
  wire \xor_ln124_268_reg_34858[5]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34858[5]_i_3_n_0 ;
  wire \xor_ln124_268_reg_34858[6]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34858[7]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34858_reg[2] ;
  wire [3:0]\xor_ln124_268_reg_34858_reg[3] ;
  wire [3:0]\xor_ln124_268_reg_34858_reg[5] ;
  wire [7:0]\xor_ln124_268_reg_34858_reg[7] ;
  wire [1:0]\xor_ln124_269_reg_34864_reg[5] ;
  wire \xor_ln124_270_reg_34870[2]_i_3_n_0 ;
  wire \xor_ln124_270_reg_34870_reg[0] ;
  wire \xor_ln124_270_reg_34870_reg[0]_0 ;
  wire \xor_ln124_270_reg_34870_reg[1] ;
  wire \xor_ln124_270_reg_34870_reg[1]_0 ;
  wire \xor_ln124_270_reg_34870_reg[2] ;
  wire \xor_ln124_270_reg_34870_reg[6] ;
  wire \xor_ln124_270_reg_34870_reg[6]_0 ;
  wire \xor_ln124_270_reg_34870_reg[7] ;
  wire \xor_ln124_270_reg_34870_reg[7]_0 ;
  wire \xor_ln124_284_reg_34986[0]_i_2_n_0 ;
  wire \xor_ln124_284_reg_34986[1]_i_2_n_0 ;
  wire \xor_ln124_284_reg_34986[2]_i_3_n_0 ;
  wire \xor_ln124_284_reg_34986[5]_i_2_n_0 ;
  wire \xor_ln124_284_reg_34986[5]_i_3_n_0 ;
  wire \xor_ln124_284_reg_34986[6]_i_2_n_0 ;
  wire \xor_ln124_284_reg_34986[7]_i_2_n_0 ;
  wire \xor_ln124_284_reg_34986_reg[2] ;
  wire [3:0]\xor_ln124_284_reg_34986_reg[5] ;
  wire [4:0]\xor_ln124_284_reg_34986_reg[7] ;
  wire \xor_ln124_286_reg_34998[0]_i_3_n_0 ;
  wire \xor_ln124_286_reg_34998[1]_i_3_n_0 ;
  wire \xor_ln124_286_reg_34998[2]_i_3_n_0 ;
  wire \xor_ln124_286_reg_34998[6]_i_3_n_0 ;
  wire \xor_ln124_286_reg_34998[7]_i_3_n_0 ;
  wire \xor_ln124_286_reg_34998_reg[0] ;
  wire \xor_ln124_286_reg_34998_reg[0]_0 ;
  wire \xor_ln124_286_reg_34998_reg[1] ;
  wire \xor_ln124_286_reg_34998_reg[1]_0 ;
  wire \xor_ln124_286_reg_34998_reg[2] ;
  wire [1:0]\xor_ln124_286_reg_34998_reg[3] ;
  wire \xor_ln124_286_reg_34998_reg[6] ;
  wire \xor_ln124_286_reg_34998_reg[6]_0 ;
  wire \xor_ln124_286_reg_34998_reg[7] ;
  wire \xor_ln124_286_reg_34998_reg[7]_0 ;
  wire \xor_ln124_299_reg_35187[0]_i_2_n_0 ;
  wire \xor_ln124_299_reg_35187[4]_i_2_n_0 ;
  wire \xor_ln124_299_reg_35187[5]_i_2_n_0 ;
  wire \xor_ln124_299_reg_35187[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_299_reg_35187_reg[4] ;
  wire [3:0]\xor_ln124_299_reg_35187_reg[5] ;
  wire [5:0]\xor_ln124_299_reg_35187_reg[7] ;
  wire [7:0]\xor_ln124_299_reg_35187_reg[7]_0 ;
  wire \xor_ln124_301_reg_35197[5]_i_2_n_0 ;
  wire \xor_ln124_301_reg_35197[6]_i_2_n_0 ;
  wire \xor_ln124_301_reg_35197[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_301_reg_35197_reg[5] ;
  wire [7:0]\xor_ln124_301_reg_35197_reg[7] ;
  wire [1:0]\xor_ln124_30_reg_32515_reg[5] ;
  wire \xor_ln124_315_reg_35375[0]_i_2_n_0 ;
  wire \xor_ln124_315_reg_35375[1]_i_2_n_0 ;
  wire \xor_ln124_315_reg_35375[4]_i_2_n_0 ;
  wire \xor_ln124_315_reg_35375[6]_i_2_n_0 ;
  wire \xor_ln124_315_reg_35375[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_315_reg_35375_reg[4] ;
  wire [2:0]\xor_ln124_315_reg_35375_reg[4]_0 ;
  wire [7:0]\xor_ln124_315_reg_35375_reg[7] ;
  wire \xor_ln124_317_reg_35385[0]_i_2_n_0 ;
  wire \xor_ln124_317_reg_35385[2]_i_2_n_0 ;
  wire \xor_ln124_317_reg_35385[4]_i_2_n_0 ;
  wire \xor_ln124_317_reg_35385[5]_i_2_n_0 ;
  wire \xor_ln124_317_reg_35385[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_317_reg_35385_reg[5] ;
  wire [4:0]\xor_ln124_317_reg_35385_reg[6] ;
  wire [7:0]\xor_ln124_317_reg_35385_reg[7] ;
  wire [7:0]\xor_ln124_317_reg_35385_reg[7]_0 ;
  wire \xor_ln124_331_reg_35563[0]_i_2_n_0 ;
  wire \xor_ln124_331_reg_35563[1]_i_2_n_0 ;
  wire \xor_ln124_331_reg_35563[3]_i_2_n_0 ;
  wire \xor_ln124_331_reg_35563[5]_i_2_n_0 ;
  wire \xor_ln124_331_reg_35563[6]_i_2_n_0 ;
  wire \xor_ln124_331_reg_35563[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_331_reg_35563_reg[7] ;
  wire \xor_ln124_333_reg_35573[0]_i_2_n_0 ;
  wire \xor_ln124_333_reg_35573[5]_i_2_n_0 ;
  wire [4:0]\xor_ln124_333_reg_35573_reg[7] ;
  wire \xor_ln124_347_reg_35751[0]_i_2_n_0 ;
  wire \xor_ln124_347_reg_35751[3]_i_2_n_0 ;
  wire \xor_ln124_347_reg_35751[5]_i_2_n_0 ;
  wire \xor_ln124_347_reg_35751[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_347_reg_35751_reg[7] ;
  wire \xor_ln124_349_reg_35761[0]_i_2_n_0 ;
  wire \xor_ln124_349_reg_35761[2]_i_2_n_0 ;
  wire \xor_ln124_349_reg_35761[5]_i_2_n_0 ;
  wire \xor_ln124_349_reg_35761[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_349_reg_35761_reg[7] ;
  wire \xor_ln124_363_reg_35939[0]_i_2_n_0 ;
  wire \xor_ln124_363_reg_35939[1]_i_2_n_0 ;
  wire \xor_ln124_363_reg_35939[2]_i_2_n_0 ;
  wire \xor_ln124_363_reg_35939[3]_i_2_n_0 ;
  wire \xor_ln124_363_reg_35939[4]_i_2_n_0 ;
  wire \xor_ln124_363_reg_35939[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_363_reg_35939_reg[7] ;
  wire \xor_ln124_365_reg_35949[0]_i_2_n_0 ;
  wire \xor_ln124_365_reg_35949[1]_i_2_n_0 ;
  wire \xor_ln124_365_reg_35949[2]_i_2_n_0 ;
  wire \xor_ln124_365_reg_35949[4]_i_2_n_0 ;
  wire \xor_ln124_365_reg_35949[5]_i_2_n_0 ;
  wire [2:0]\xor_ln124_365_reg_35949_reg[4] ;
  wire [7:0]\xor_ln124_366_reg_35954_reg[7] ;
  wire \xor_ln124_379_reg_36127[0]_i_2_n_0 ;
  wire \xor_ln124_379_reg_36127[1]_i_2_n_0 ;
  wire \xor_ln124_379_reg_36127[2]_i_2_n_0 ;
  wire \xor_ln124_379_reg_36127[3]_i_2_n_0 ;
  wire \xor_ln124_379_reg_36127[4]_i_2_n_0 ;
  wire \xor_ln124_379_reg_36127[5]_i_2_n_0 ;
  wire \xor_ln124_37_reg_32686_reg[2] ;
  wire \xor_ln124_37_reg_32686_reg[3] ;
  wire \xor_ln124_37_reg_32686_reg[4] ;
  wire [3:0]\xor_ln124_37_reg_32686_reg[5] ;
  wire [3:0]\xor_ln124_37_reg_32686_reg[5]_0 ;
  wire [7:0]\xor_ln124_37_reg_32686_reg[7] ;
  wire \xor_ln124_381_reg_36137[2]_i_2_n_0 ;
  wire \xor_ln124_381_reg_36137[3]_i_2_n_0 ;
  wire \xor_ln124_381_reg_36137[4]_i_2_n_0 ;
  wire \xor_ln124_381_reg_36137[5]_i_2_n_0 ;
  wire \xor_ln124_381_reg_36137[6]_i_2_n_0 ;
  wire [7:2]xor_ln124_388_fu_30547_p2;
  wire [7:2]xor_ln124_395_fu_29564_p2;
  wire \xor_ln124_397_reg_36320[0]_i_2_n_0 ;
  wire \xor_ln124_397_reg_36320[1]_i_2_n_0 ;
  wire \xor_ln124_397_reg_36320[5]_i_2_n_0 ;
  wire \xor_ln124_397_reg_36320[6]_i_2_n_0 ;
  wire \xor_ln124_397_reg_36320[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_397_reg_36320_reg[7] ;
  wire [3:0]\xor_ln124_404_reg_36582_reg[5] ;
  wire [7:0]\xor_ln124_404_reg_36582_reg[7] ;
  wire [3:0]\xor_ln124_406_reg_36592_reg[3] ;
  wire [7:0]\xor_ln124_406_reg_36592_reg[7] ;
  wire [7:0]\xor_ln124_426_reg_36513_reg[7] ;
  wire [3:0]\xor_ln124_42_reg_32344_reg[3] ;
  wire [3:0]\xor_ln124_42_reg_32344_reg[5] ;
  wire [2:0]\xor_ln124_44_reg_32610_reg[6] ;
  wire \xor_ln124_45_reg_32616[2]_i_2_n_0 ;
  wire \xor_ln124_45_reg_32616[5]_i_2_n_0 ;
  wire [5:0]\xor_ln124_45_reg_32616_reg[7] ;
  wire \xor_ln124_47_reg_32628[0]_i_2_n_0 ;
  wire \xor_ln124_47_reg_32628[1]_i_2_n_0 ;
  wire \xor_ln124_47_reg_32628[2]_i_2_n_0 ;
  wire \xor_ln124_47_reg_32628[2]_i_3_n_0 ;
  wire \xor_ln124_47_reg_32628[4]_i_2_n_0 ;
  wire \xor_ln124_47_reg_32628[4]_i_3_n_0 ;
  wire \xor_ln124_47_reg_32628[5]_i_2_n_0 ;
  wire \xor_ln124_47_reg_32628[6]_i_2_n_0 ;
  wire \xor_ln124_47_reg_32628[7]_i_2_n_0 ;
  wire [6:0]\xor_ln124_47_reg_32628_reg[4] ;
  wire \xor_ln124_47_reg_32628_reg[5] ;
  wire [7:0]\xor_ln124_47_reg_32628_reg[7] ;
  wire [6:0]\xor_ln124_47_reg_32628_reg[7]_0 ;
  wire [6:0]\xor_ln124_47_reg_32628_reg[7]_1 ;
  wire [6:0]\xor_ln124_47_reg_32628_reg[7]_2 ;
  wire \xor_ln124_60_reg_32760[0]_i_2_n_0 ;
  wire \xor_ln124_60_reg_32760[2]_i_2_n_0 ;
  wire [4:0]\xor_ln124_60_reg_32760_reg[7] ;
  wire \xor_ln124_61_reg_32728[0]_i_2_n_0 ;
  wire \xor_ln124_61_reg_32728[1]_i_2_n_0 ;
  wire \xor_ln124_61_reg_32728[2]_i_2_n_0 ;
  wire \xor_ln124_61_reg_32728[2]_i_3_n_0 ;
  wire \xor_ln124_61_reg_32728[5]_i_3_n_0 ;
  wire \xor_ln124_61_reg_32728[6]_i_2_n_0 ;
  wire \xor_ln124_61_reg_32728[7]_i_2_n_0 ;
  wire \xor_ln124_61_reg_32728_reg[5] ;
  wire \xor_ln124_62_reg_32765[1]_i_2_n_0 ;
  wire \xor_ln124_62_reg_32765[6]_i_2_n_0 ;
  wire \xor_ln124_62_reg_32765[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_62_reg_32765_reg[7] ;
  wire [7:0]\xor_ln124_62_reg_32765_reg[7]_0 ;
  wire [7:0]\xor_ln124_62_reg_32765_reg[7]_1 ;
  wire [7:0]\xor_ln124_62_reg_32765_reg[7]_2 ;
  wire \xor_ln124_63_reg_32734[0]_i_2_n_0 ;
  wire \xor_ln124_63_reg_32734[1]_i_2_n_0 ;
  wire \xor_ln124_63_reg_32734[2]_i_2_n_0 ;
  wire \xor_ln124_63_reg_32734[3]_i_2_n_0 ;
  wire \xor_ln124_63_reg_32734[4]_i_2_n_0 ;
  wire \xor_ln124_63_reg_32734[5]_i_2_n_0 ;
  wire \xor_ln124_63_reg_32734[6]_i_2_n_0 ;
  wire \xor_ln124_63_reg_32734[7]_i_2_n_0 ;
  wire \xor_ln124_63_reg_32734_reg[2] ;
  wire \xor_ln124_63_reg_32734_reg[3] ;
  wire \xor_ln124_63_reg_32734_reg[4] ;
  wire [7:0]\xor_ln124_63_reg_32734_reg[7] ;
  wire [7:0]\xor_ln124_63_reg_32734_reg[7]_0 ;
  wire [3:0]\xor_ln124_64_reg_32277_reg[3] ;
  wire [3:0]\xor_ln124_64_reg_32277_reg[5] ;
  wire \xor_ln124_76_reg_32922[0]_i_2_n_0 ;
  wire \xor_ln124_76_reg_32922[2]_i_2_n_0 ;
  wire \xor_ln124_76_reg_32922[4]_i_2_n_0 ;
  wire \xor_ln124_76_reg_32922[6]_i_2_n_0 ;
  wire [2:0]\xor_ln124_76_reg_32922_reg[4] ;
  wire \xor_ln124_78_reg_32932[0]_i_2_n_0 ;
  wire \xor_ln124_78_reg_32932[2]_i_2_n_0 ;
  wire \xor_ln124_78_reg_32932[5]_i_2_n_0 ;
  wire \xor_ln124_78_reg_32932[6]_i_2_n_0 ;
  wire [3:0]\xor_ln124_78_reg_32932_reg[5] ;
  wire [3:0]\xor_ln124_78_reg_32932_reg[5]_0 ;
  wire [7:0]\xor_ln124_78_reg_32932_reg[7] ;
  wire \xor_ln124_92_reg_33094[0]_i_2_n_0 ;
  wire \xor_ln124_92_reg_33094[1]_i_2_n_0 ;
  wire \xor_ln124_92_reg_33094[2]_i_2_n_0 ;
  wire \xor_ln124_92_reg_33094[3]_i_2_n_0 ;
  wire \xor_ln124_92_reg_33094[6]_i_2_n_0 ;
  wire [3:0]\xor_ln124_92_reg_33094_reg[3] ;
  wire \xor_ln124_94_reg_33104[3]_i_2_n_0 ;
  wire \xor_ln124_94_reg_33104[5]_i_2_n_0 ;
  wire [2:0]\xor_ln124_94_reg_33104_reg[3] ;
  wire [2:0]\xor_ln124_94_reg_33104_reg[3]_0 ;
  wire [3:0]\xor_ln124_94_reg_33104_reg[5] ;
  wire [3:0]\xor_ln124_94_reg_33104_reg[5]_0 ;
  wire [3:0]\xor_ln124_94_reg_33104_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q4_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q4_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q4_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q4_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q5_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q5_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q5_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q5_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_12_reg_32680[2]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q5_reg_0[7]),
        .O(q5_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln134_12_reg_32680[3]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q5_reg_0[0]),
        .I2(q5_reg_0[6]),
        .O(q5_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \or_ln134_12_reg_32680[4]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q5_reg_0[7]),
        .I2(q5_reg_0[1]),
        .I3(q5_reg_0[6]),
        .O(q5_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln134_12_reg_32680[5]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q5_reg_0[2]),
        .I2(q5_reg_0[7]),
        .O(q5_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_12_reg_32680[6]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[3]),
        .O(q5_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_23_reg_32702[5]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[2]),
        .O(q3_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_25_reg_32718[2]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[0]),
        .O(q4_reg_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln134_25_reg_32718[3]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[1]),
        .I2(DOADO[7]),
        .O(q4_reg_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln134_25_reg_32718[4]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[2]),
        .I2(DOADO[7]),
        .O(q4_reg_9[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_25_reg_32718[5]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .O(q4_reg_8));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_1_n_0,q0_reg_i_2_n_0,q0_reg_i_3_n_0,q0_reg_i_4_n_0,q0_reg_i_5_n_0,q0_reg_i_6_n_0,q0_reg_i_7_n_0,q0_reg_i_8_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_i_9_n_0,q0_reg_i_10_n_0,q0_reg_i_11_n_0,q0_reg_i_12_n_0,q0_reg_i_13_n_0,q0_reg_i_14_n_0,q0_reg_i_15_n_0,q0_reg_i_16_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],q0_reg_0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_1[4:1],q2_reg,q0_reg_1[0]}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0),
        .ENBWREN(clefia_s0_ce2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_1
       (.I0(q0_reg_i_17__0_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q0_reg_i_18__0_n_0),
        .I3(q0_reg_i_19__0_n_0),
        .I4(q0_reg_10),
        .I5(q0_reg_i_20_n_0),
        .O(q0_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_10
       (.I0(q0_reg_i_53_n_0),
        .I1(q0_reg_9),
        .I2(q0_reg_i_54_n_0),
        .I3(q0_reg_i_55_n_0),
        .I4(q3_reg_12),
        .I5(q0_reg_i_56_n_0),
        .O(q0_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_100
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_8[7]),
        .O(clefia_s1_address217_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_100__0
       (.I0(q0_reg_i_17__0_3[5]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [5]),
        .I2(or_ln134_86_fu_15404_p3[5]),
        .I3(\xor_ln124_204_reg_34341_reg[5] [3]),
        .I4(x_assign_129_reg_34269[5]),
        .I5(or_ln134_83_fu_15386_p3[2]),
        .O(q0_reg_i_100__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_101
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_8[5]),
        .O(clefia_s1_address21));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_101__0
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [5]),
        .I1(q0_reg_i_17__0_2[5]),
        .I2(x_assign_141_reg_34397[5]),
        .I3(or_ln134_91_fu_16530_p3[3]),
        .I4(or_ln134_94_fu_16548_p3[5]),
        .I5(\xor_ln124_220_reg_34469_reg[5] [3]),
        .O(q0_reg_i_101__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_102__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_0 [5]),
        .I2(x_assign_117_reg_34108[5]),
        .I3(or_ln134_75_fu_14482_p3[5]),
        .I4(or_ln134_78_fu_14500_p3[5]),
        .I5(\xor_ln124_190_reg_34225_reg[5] [3]),
        .O(xor_ln124_166_fu_14608_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_103__0
       (.I0(or_ln134_59_fu_12295_p3[5]),
        .I1(or_ln134_74_fu_12489_p3[4]),
        .I2(x_assign_110_reg_33784[5]),
        .I3(q0_reg_i_228__0_n_0),
        .I4(x_assign_93_reg_33736[5]),
        .I5(or_ln134_74_fu_12489_p3[5]),
        .O(q0_reg_i_103__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_104__0
       (.I0(or_ln134_68_fu_13433_p3[3]),
        .I1(or_ln134_80_fu_13609_p3[5]),
        .I2(x_assign_121_reg_33956[1]),
        .I3(q0_reg_i_229__0_n_0),
        .I4(q0_reg_i_26__0_0[3]),
        .I5(or_ln134_80_fu_13609_p3[4]),
        .O(q0_reg_i_104__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_105__0
       (.I0(q0_reg_i_17__0_0[5]),
        .I1(q0_reg_i_19__0_1[5]),
        .I2(\xor_ln124_252_reg_34730_reg[5] [3]),
        .I3(or_ln134_110_fu_18835_p3[5]),
        .I4(or_ln134_107_fu_18817_p3[5]),
        .I5(x_assign_165_reg_34658[5]),
        .O(xor_ln124_230_fu_18943_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_106__0
       (.I0(q0_reg_i_17__0_0[5]),
        .I1(q0_reg_i_19__0_0[5]),
        .I2(or_ln134_118_fu_19979_p3[5]),
        .I3(\xor_ln124_268_reg_34858_reg[5] [3]),
        .I4(x_assign_177_reg_34786[5]),
        .I5(or_ln134_115_fu_19961_p3[3]),
        .O(q0_reg_i_106__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_107
       (.I0(\reg_2419_reg[5] ),
        .I1(\xor_ln124_317_reg_35385_reg[6] [3]),
        .I2(\xor_ln124_333_reg_35573_reg[7] [2]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_108
       (.I0(\reg_2468_reg[5] [4]),
        .I1(\xor_ln124_269_reg_34864_reg[5] [1]),
        .I2(\reg_2459_reg[7]_0 [2]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_109__0
       (.I0(q0_reg_i_17__0_0[4]),
        .I1(q0_reg_i_17__0_1[4]),
        .I2(\xor_ln124_236_reg_34602_reg[5] [2]),
        .I3(or_ln134_102_fu_17692_p3[4]),
        .I4(or_ln134_99_fu_17674_p3[3]),
        .I5(x_assign_153_reg_34530[4]),
        .O(q0_reg_i_109__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_11
       (.I0(q0_reg_i_57_n_0),
        .I1(q0_reg_9),
        .I2(q0_reg_i_58_n_0),
        .I3(q0_reg_i_59_n_0),
        .I4(q3_reg_12),
        .I5(q0_reg_i_60_n_0),
        .O(q0_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_110__0
       (.I0(q0_reg_i_17__0_3[4]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [4]),
        .I2(or_ln134_86_fu_15404_p3[4]),
        .I3(\xor_ln124_204_reg_34341_reg[5] [2]),
        .I4(x_assign_129_reg_34269[4]),
        .I5(or_ln134_83_fu_15386_p3[1]),
        .O(q0_reg_i_110__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_111__0
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [4]),
        .I1(q0_reg_i_17__0_2[4]),
        .I2(x_assign_141_reg_34397[4]),
        .I3(or_ln134_91_fu_16530_p3[2]),
        .I4(or_ln134_94_fu_16548_p3[4]),
        .I5(\xor_ln124_220_reg_34469_reg[5] [2]),
        .O(xor_ln124_198_fu_16656_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_112__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_0 [4]),
        .I2(x_assign_117_reg_34108[4]),
        .I3(or_ln134_75_fu_14482_p3[4]),
        .I4(or_ln134_78_fu_14500_p3[4]),
        .I5(\xor_ln124_190_reg_34225_reg[5] [2]),
        .O(xor_ln124_166_fu_14608_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_113__0
       (.I0(q0_reg_i_17__0_0[4]),
        .I1(q0_reg_i_19__0_1[4]),
        .I2(\xor_ln124_252_reg_34730_reg[5] [2]),
        .I3(or_ln134_110_fu_18835_p3[4]),
        .I4(or_ln134_107_fu_18817_p3[4]),
        .I5(x_assign_165_reg_34658[4]),
        .O(xor_ln124_230_fu_18943_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_114__0
       (.I0(q0_reg_i_17__0_0[4]),
        .I1(q0_reg_i_19__0_0[4]),
        .I2(or_ln134_118_fu_19979_p3[4]),
        .I3(\xor_ln124_268_reg_34858_reg[5] [2]),
        .I4(x_assign_177_reg_34786[4]),
        .I5(or_ln134_115_fu_19961_p3[2]),
        .O(xor_ln124_246_fu_20087_p2[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_115
       (.I0(\reg_2419_reg[4] ),
        .I1(\xor_ln124_317_reg_35385_reg[6] [2]),
        .I2(q0_reg_i_230__0_n_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_116
       (.I0(\reg_2468_reg[5] [3]),
        .I1(q0_reg_i_231__0_n_0),
        .I2(q0_reg_i_232__0_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_117__0
       (.I0(q0_reg_i_17__0_0[3]),
        .I1(q0_reg_i_17__0_1[3]),
        .I2(\xor_ln124_236_reg_34602_reg[5] [1]),
        .I3(or_ln134_102_fu_17692_p3[3]),
        .I4(x_assign_148_reg_34492[3]),
        .I5(x_assign_153_reg_34530[3]),
        .O(xor_ln124_214_fu_17799_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_118__0
       (.I0(q0_reg_i_17__0_3[3]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [3]),
        .I2(or_ln134_86_fu_15404_p3[3]),
        .I3(\xor_ln124_204_reg_34341_reg[5] [1]),
        .I4(x_assign_129_reg_34269[3]),
        .I5(x_assign_124_reg_34231[3]),
        .O(xor_ln124_182_fu_15512_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_119__0
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [3]),
        .I1(q0_reg_i_17__0_2[3]),
        .I2(x_assign_141_reg_34397[3]),
        .I3(x_assign_136_reg_34359[3]),
        .I4(or_ln134_94_fu_16548_p3[3]),
        .I5(\xor_ln124_220_reg_34469_reg[5] [1]),
        .O(xor_ln124_198_fu_16656_p2[3]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_12
       (.I0(q0_reg_i_61__0_n_0),
        .I1(q0_reg_9),
        .I2(q0_reg_i_62__0_n_0),
        .I3(q0_reg_i_63_n_0),
        .I4(q3_reg_12),
        .I5(q0_reg_i_64_n_0),
        .O(q0_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_120__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_0 [3]),
        .I2(x_assign_117_reg_34108[3]),
        .I3(x_assign_112_reg_34070[3]),
        .I4(or_ln134_78_fu_14500_p3[3]),
        .I5(\xor_ln124_190_reg_34225_reg[5] [1]),
        .O(xor_ln124_166_fu_14608_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_121__0
       (.I0(x_assign_88_reg_33698[3]),
        .I1(or_ln134_74_fu_12489_p3[2]),
        .I2(x_assign_110_reg_33784[3]),
        .I3(q0_reg_i_233__0_n_0),
        .I4(x_assign_93_reg_33736[3]),
        .I5(x_assign_108_reg_33762[2]),
        .O(q0_reg_i_121__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_122__0
       (.I0(or_ln134_68_fu_13433_p3[1]),
        .I1(x_assign_122_reg_33972[2]),
        .I2(\xor_ln124_171_reg_34034_reg[4]_0 [1]),
        .I3(q0_reg_i_234__0_n_0),
        .I4(q0_reg_i_26__0_0[1]),
        .I5(or_ln134_80_fu_13609_p3[2]),
        .O(q0_reg_i_122__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_123__0
       (.I0(x_assign_213_reg_35265[3]),
        .I1(x_assign_230_reg_35313[3]),
        .I2(or_ln134_153_fu_23870_p3[2]),
        .I3(q0_reg_i_235__0_n_0),
        .I4(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I5(or_ln134_154_fu_23876_p3[3]),
        .O(q0_reg_i_123__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_124__0
       (.I0(q0_reg_i_17__0_0[3]),
        .I1(q0_reg_i_19__0_1[3]),
        .I2(\xor_ln124_252_reg_34730_reg[5] [1]),
        .I3(or_ln134_110_fu_18835_p3[3]),
        .I4(x_assign_160_reg_34620[3]),
        .I5(x_assign_165_reg_34658[3]),
        .O(q0_reg_i_124__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_125__0
       (.I0(q0_reg_i_17__0_0[3]),
        .I1(q0_reg_i_19__0_0[3]),
        .I2(or_ln134_118_fu_19979_p3[3]),
        .I3(\xor_ln124_268_reg_34858_reg[5] [1]),
        .I4(x_assign_177_reg_34786[3]),
        .I5(x_assign_172_reg_34748[3]),
        .O(xor_ln124_246_fu_20087_p2[3]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_126
       (.I0(\reg_2419_reg[3] ),
        .I1(\xor_ln124_317_reg_35385_reg[6] [1]),
        .I2(q0_reg_i_236__0_n_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_127__0
       (.I0(q0_reg_i_237__0_n_0),
        .I1(q0_reg_i_238__0_n_0),
        .I2(q0_reg_i_239__0_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_127__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_128__0
       (.I0(q0_reg_i_17__0_0[2]),
        .I1(q0_reg_i_17__0_1[2]),
        .I2(\xor_ln124_236_reg_34602_reg[5] [0]),
        .I3(or_ln134_102_fu_17692_p3[2]),
        .I4(x_assign_148_reg_34492[2]),
        .I5(x_assign_153_reg_34530[2]),
        .O(xor_ln124_214_fu_17799_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_129__0
       (.I0(q0_reg_i_17__0_3[2]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [2]),
        .I2(or_ln134_86_fu_15404_p3[2]),
        .I3(\xor_ln124_204_reg_34341_reg[5] [0]),
        .I4(x_assign_129_reg_34269[2]),
        .I5(x_assign_124_reg_34231[2]),
        .O(xor_ln124_182_fu_15512_p2[2]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_13
       (.I0(q0_reg_i_65__0_n_0),
        .I1(q0_reg_9),
        .I2(q0_reg_i_66__0_n_0),
        .I3(q0_reg_i_67_n_0),
        .I4(q3_reg_12),
        .I5(q0_reg_i_68_n_0),
        .O(q0_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_130__0
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [2]),
        .I1(q0_reg_i_17__0_2[2]),
        .I2(x_assign_141_reg_34397[2]),
        .I3(x_assign_136_reg_34359[2]),
        .I4(or_ln134_94_fu_16548_p3[2]),
        .I5(\xor_ln124_220_reg_34469_reg[5] [0]),
        .O(xor_ln124_198_fu_16656_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_131__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_0 [2]),
        .I2(x_assign_117_reg_34108[2]),
        .I3(x_assign_112_reg_34070[2]),
        .I4(or_ln134_78_fu_14500_p3[2]),
        .I5(\xor_ln124_190_reg_34225_reg[5] [0]),
        .O(q0_reg_i_131__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_132__0
       (.I0(or_ln134_68_fu_13433_p3[0]),
        .I1(x_assign_122_reg_33972[1]),
        .I2(\xor_ln124_171_reg_34034_reg[4]_0 [0]),
        .I3(q0_reg_i_240__0_n_0),
        .I4(q0_reg_i_26__0_0[0]),
        .I5(or_ln134_80_fu_13609_p3[1]),
        .O(q0_reg_i_132__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_133__0
       (.I0(q0_reg_i_17__0_0[2]),
        .I1(q0_reg_i_19__0_1[2]),
        .I2(\xor_ln124_252_reg_34730_reg[5] [0]),
        .I3(or_ln134_110_fu_18835_p3[2]),
        .I4(x_assign_160_reg_34620[2]),
        .I5(x_assign_165_reg_34658[2]),
        .O(q0_reg_i_133__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_134__0
       (.I0(q0_reg_i_17__0_0[2]),
        .I1(q0_reg_i_19__0_0[2]),
        .I2(or_ln134_118_fu_19979_p3[2]),
        .I3(\xor_ln124_268_reg_34858_reg[5] [0]),
        .I4(x_assign_177_reg_34786[2]),
        .I5(x_assign_172_reg_34748[2]),
        .O(xor_ln124_246_fu_20087_p2[2]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_135
       (.I0(q0_reg_i_241_n_0),
        .I1(\xor_ln124_317_reg_35385_reg[6] [0]),
        .I2(q0_reg_i_242__0_n_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_136
       (.I0(\reg_2468_reg[5] [2]),
        .I1(q0_reg_i_243__0_n_0),
        .I2(\reg_2459_reg[7]_0 [1]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_137__0
       (.I0(q0_reg_i_17__0_0[1]),
        .I1(q0_reg_i_17__0_1[1]),
        .I2(x_assign_153_reg_34530[7]),
        .I3(or_ln134_102_fu_17692_p3[1]),
        .I4(x_assign_148_reg_34492[1]),
        .I5(x_assign_153_reg_34530[1]),
        .O(xor_ln124_214_fu_17799_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_138__0
       (.I0(q0_reg_i_17__0_3[1]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [1]),
        .I2(or_ln134_86_fu_15404_p3[1]),
        .I3(x_assign_129_reg_34269[7]),
        .I4(x_assign_129_reg_34269[1]),
        .I5(x_assign_124_reg_34231[1]),
        .O(q0_reg_i_138__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_139__0
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [1]),
        .I1(q0_reg_i_17__0_2[1]),
        .I2(x_assign_141_reg_34397[1]),
        .I3(x_assign_136_reg_34359[1]),
        .I4(or_ln134_94_fu_16548_p3[1]),
        .I5(x_assign_141_reg_34397[7]),
        .O(q0_reg_i_139__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_14
       (.I0(q0_reg_i_69__0_n_0),
        .I1(q0_reg_9),
        .I2(q0_reg_i_70__0_n_0),
        .I3(q0_reg_i_71_n_0),
        .I4(q3_reg_12),
        .I5(q0_reg_i_72_n_0),
        .O(q0_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_140__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_0 [1]),
        .I2(x_assign_117_reg_34108[1]),
        .I3(x_assign_112_reg_34070[1]),
        .I4(or_ln134_78_fu_14500_p3[1]),
        .I5(x_assign_117_reg_34108[7]),
        .O(xor_ln124_166_fu_14608_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_141__0
       (.I0(x_assign_88_reg_33698[1]),
        .I1(or_ln134_74_fu_12489_p3[0]),
        .I2(x_assign_110_reg_33784[1]),
        .I3(q0_reg_i_244__0_n_0),
        .I4(x_assign_93_reg_33736[1]),
        .I5(x_assign_108_reg_33762[0]),
        .O(q0_reg_i_141__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_142__0
       (.I0(x_assign_213_reg_35265[1]),
        .I1(x_assign_230_reg_35313[1]),
        .I2(or_ln134_153_fu_23870_p3[0]),
        .I3(q0_reg_i_245__0_n_0),
        .I4(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I5(or_ln134_154_fu_23876_p3[1]),
        .O(q0_reg_i_142__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_143__0
       (.I0(q0_reg_i_17__0_0[1]),
        .I1(q0_reg_i_19__0_1[1]),
        .I2(x_assign_165_reg_34658[7]),
        .I3(or_ln134_110_fu_18835_p3[1]),
        .I4(x_assign_160_reg_34620[1]),
        .I5(x_assign_165_reg_34658[1]),
        .O(q0_reg_i_143__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_144__0
       (.I0(q0_reg_i_17__0_0[1]),
        .I1(q0_reg_i_19__0_0[1]),
        .I2(or_ln134_118_fu_19979_p3[1]),
        .I3(x_assign_177_reg_34786[7]),
        .I4(x_assign_177_reg_34786[1]),
        .I5(x_assign_172_reg_34748[1]),
        .O(xor_ln124_246_fu_20087_p2[1]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_145
       (.I0(\reg_2419_reg[1] ),
        .I1(q0_reg_i_246__0_n_0),
        .I2(\xor_ln124_333_reg_35573_reg[7] [1]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_146__0
       (.I0(\reg_2468_reg[5] [1]),
        .I1(q0_reg_i_247__0_n_0),
        .I2(q0_reg_i_248__0_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_146__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_147__0
       (.I0(q0_reg_i_17__0_0[0]),
        .I1(q0_reg_i_17__0_1[0]),
        .I2(x_assign_153_reg_34530[6]),
        .I3(or_ln134_102_fu_17692_p3[0]),
        .I4(x_assign_148_reg_34492[0]),
        .I5(x_assign_153_reg_34530[0]),
        .O(xor_ln124_214_fu_17799_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_148__0
       (.I0(q0_reg_i_17__0_3[0]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [0]),
        .I2(or_ln134_86_fu_15404_p3[0]),
        .I3(x_assign_129_reg_34269[6]),
        .I4(x_assign_129_reg_34269[0]),
        .I5(x_assign_124_reg_34231[0]),
        .O(q0_reg_i_148__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_149__0
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [0]),
        .I1(q0_reg_i_17__0_2[0]),
        .I2(x_assign_141_reg_34397[0]),
        .I3(x_assign_136_reg_34359[0]),
        .I4(or_ln134_94_fu_16548_p3[0]),
        .I5(x_assign_141_reg_34397[6]),
        .O(xor_ln124_198_fu_16656_p2[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_15
       (.I0(q0_reg_i_73__0_n_0),
        .I1(q0_reg_9),
        .I2(q0_reg_i_74__0_n_0),
        .I3(q0_reg_i_75_n_0),
        .I4(q3_reg_12),
        .I5(q0_reg_i_76_n_0),
        .O(q0_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_150__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_0 [0]),
        .I2(x_assign_117_reg_34108[0]),
        .I3(x_assign_112_reg_34070[0]),
        .I4(or_ln134_78_fu_14500_p3[0]),
        .I5(x_assign_117_reg_34108[6]),
        .O(xor_ln124_166_fu_14608_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_151__0
       (.I0(x_assign_88_reg_33698[0]),
        .I1(x_assign_108_reg_33762[3]),
        .I2(x_assign_110_reg_33784[0]),
        .I3(q0_reg_i_249__0_n_0),
        .I4(x_assign_93_reg_33736[0]),
        .I5(or_ln134_74_fu_12489_p3[0]),
        .O(q0_reg_i_151__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_152__0
       (.I0(x_assign_103_reg_33908[4]),
        .I1(or_ln134_80_fu_13609_p3[0]),
        .I2(x_assign_121_reg_33956[4]),
        .I3(q0_reg_i_250__0_n_0),
        .I4(x_assign_100_reg_33886[6]),
        .I5(x_assign_122_reg_33972[3]),
        .O(q0_reg_i_152__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_153__0
       (.I0(q0_reg_i_17__0_0[0]),
        .I1(q0_reg_i_19__0_1[0]),
        .I2(x_assign_165_reg_34658[6]),
        .I3(or_ln134_110_fu_18835_p3[0]),
        .I4(x_assign_160_reg_34620[0]),
        .I5(x_assign_165_reg_34658[0]),
        .O(xor_ln124_230_fu_18943_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_154__0
       (.I0(q0_reg_i_17__0_0[0]),
        .I1(q0_reg_i_19__0_0[0]),
        .I2(or_ln134_118_fu_19979_p3[0]),
        .I3(x_assign_177_reg_34786[6]),
        .I4(x_assign_177_reg_34786[0]),
        .I5(x_assign_172_reg_34748[0]),
        .O(q0_reg_i_154__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_155
       (.I0(\reg_2419_reg[0] ),
        .I1(q0_reg_i_251__0_n_0),
        .I2(\xor_ln124_333_reg_35573_reg[7] [0]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_156
       (.I0(\reg_2468_reg[5] [0]),
        .I1(\xor_ln124_269_reg_34864_reg[5] [0]),
        .I2(\reg_2459_reg[7]_0 [0]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_157__0
       (.I0(x_assign_52_reg_33134[7]),
        .I1(or_ln134_48_fu_9087_p3[0]),
        .I2(or_ln134_50_fu_9099_p3[7]),
        .I3(q0_reg_i_252__0_n_0),
        .I4(\xor_ln124_220_reg_34469_reg[7] [7]),
        .I5(or_ln134_49_fu_9093_p3[6]),
        .O(q0_reg_i_157__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_158__0
       (.I0(x_assign_43_reg_32980[5]),
        .I1(or_ln134_40_fu_7955_p3[0]),
        .I2(or_ln134_41_fu_7961_p3[6]),
        .I3(q0_reg_i_253_n_0),
        .I4(x_assign_40_reg_32962[5]),
        .I5(or_ln134_42_fu_7967_p3[7]),
        .O(q0_reg_i_158__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_159__0
       (.I0(x_assign_28_reg_32790[7]),
        .I1(or_ln134_32_fu_6823_p3[0]),
        .I2(or_ln134_34_fu_6835_p3[7]),
        .I3(q0_reg_i_254__0_n_0),
        .I4(x_assign_33_reg_32820[5]),
        .I5(or_ln134_33_fu_6829_p3[6]),
        .O(q0_reg_i_159__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_16
       (.I0(q0_reg_i_77__0_n_0),
        .I1(q0_reg_9),
        .I2(q0_reg_i_78__0_n_0),
        .I3(q0_reg_i_79_n_0),
        .I4(q3_reg_12),
        .I5(q0_reg_i_80_n_0),
        .O(q0_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_160
       (.I0(\xor_ln124_62_reg_32765_reg[7] [7]),
        .I1(q0_reg_i_51_0[7]),
        .I2(x_assign_93_reg_33736[5]),
        .I3(x_assign_90_reg_33714[5]),
        .I4(x_assign_88_reg_33698[5]),
        .I5(x_assign_93_reg_33736[7]),
        .O(q0_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_161__0
       (.I0(q0_reg_i_51_1[7]),
        .I1(q3_reg_i_76_0[7]),
        .I2(or_ln134_69_fu_13439_p3[5]),
        .I3(or_ln134_70_fu_13445_p3[7]),
        .I4(x_assign_103_reg_33908[5]),
        .I5(or_ln134_70_fu_13445_p3[1]),
        .O(q0_reg_i_161__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_162
       (.I0(q0_reg_i_255_n_0),
        .I1(p_113_in[7]),
        .I2(q0_reg_i_257_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_163
       (.I0(q0_reg_i_258_n_0),
        .I1(\xor_ln124_237_reg_34608_reg[7] [2]),
        .I2(q0_reg_i_259_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_164
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .I1(q0_reg_i_52_0[7]),
        .I2(x_assign_273_reg_36205[5]),
        .I3(or_ln134_179_fu_29342_p3[1]),
        .I4(x_assign_270_reg_36183[5]),
        .I5(or_ln134_181_fu_29354_p3[5]),
        .O(q0_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_165__0
       (.I0(x_assign_52_reg_33134[6]),
        .I1(or_ln134_48_fu_9087_p3[7]),
        .I2(or_ln134_50_fu_9099_p3[6]),
        .I3(q0_reg_i_260__0_n_0),
        .I4(\xor_ln124_220_reg_34469_reg[7] [6]),
        .I5(or_ln134_49_fu_9093_p3[5]),
        .O(q0_reg_i_165__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_166
       (.I0(x_assign_43_reg_32980[4]),
        .I1(or_ln134_40_fu_7955_p3[7]),
        .I2(or_ln134_41_fu_7961_p3[5]),
        .I3(q0_reg_i_261_n_0),
        .I4(x_assign_40_reg_32962[4]),
        .I5(or_ln134_42_fu_7967_p3[6]),
        .O(q0_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_167__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [6]),
        .I1(q0_reg_i_51_0[6]),
        .I2(x_assign_93_reg_33736[4]),
        .I3(x_assign_90_reg_33714[4]),
        .I4(x_assign_88_reg_33698[4]),
        .I5(x_assign_93_reg_33736[6]),
        .O(p_102_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_168__0
       (.I0(q0_reg_i_51_1[6]),
        .I1(q3_reg_i_76_0[6]),
        .I2(or_ln134_69_fu_13439_p3[4]),
        .I3(or_ln134_70_fu_13445_p3[6]),
        .I4(x_assign_103_reg_33908[4]),
        .I5(or_ln134_70_fu_13445_p3[0]),
        .O(q0_reg_i_168__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_169
       (.I0(q0_reg_i_262_n_0),
        .I1(q0_reg_i_263_n_0),
        .I2(q0_reg_i_264__0_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_170
       (.I0(q0_reg_i_265_n_0),
        .I1(\xor_ln124_237_reg_34608_reg[7] [1]),
        .I2(q0_reg_i_266__0_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_171
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .I1(q0_reg_i_52_0[6]),
        .I2(x_assign_273_reg_36205[4]),
        .I3(or_ln134_179_fu_29342_p3[0]),
        .I4(x_assign_270_reg_36183[4]),
        .I5(or_ln134_181_fu_29354_p3[4]),
        .O(q0_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_172__0
       (.I0(x_assign_52_reg_33134[5]),
        .I1(or_ln134_48_fu_9087_p3[6]),
        .I2(or_ln134_50_fu_9099_p3[5]),
        .I3(q0_reg_i_267__0_n_0),
        .I4(\xor_ln124_220_reg_34469_reg[7] [5]),
        .I5(or_ln134_49_fu_9093_p3[4]),
        .O(q0_reg_i_172__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_173__0
       (.I0(or_ln134_45_fu_10049_p3[5]),
        .I1(or_ln134_58_fu_10231_p3[6]),
        .I2(or_ln134_58_fu_10231_p3[5]),
        .I3(q0_reg_i_268__0_n_0),
        .I4(\xor_ln124_220_reg_34469_reg[7] [5]),
        .I5(or_ln134_57_fu_10225_p3[4]),
        .O(q0_reg_i_173__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_174__0
       (.I0(x_assign_21_reg_32548[5]),
        .I1(or_ln134_26_reg_32723[5]),
        .I2(\xor_ln124_62_reg_32765_reg[7] [5]),
        .I3(q0_reg_i_269__0_n_0),
        .I4(or_ln134_26_reg_32723[4]),
        .I5(\xor_ln124_62_reg_32765_reg[7]_2 [5]),
        .O(q0_reg_i_174__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_175
       (.I0(\xor_ln124_62_reg_32765_reg[7] [5]),
        .I1(q0_reg_i_51_0[5]),
        .I2(q3_reg_i_34_0[3]),
        .I3(q3_reg_i_34_1[3]),
        .I4(or_ln134_59_fu_12295_p3[5]),
        .I5(x_assign_93_reg_33736[5]),
        .O(p_102_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_176__0
       (.I0(q0_reg_i_51_1[5]),
        .I1(q3_reg_i_76_0[5]),
        .I2(or_ln134_69_fu_13439_p3[3]),
        .I3(or_ln134_70_fu_13445_p3[5]),
        .I4(or_ln134_68_fu_13433_p3[5]),
        .I5(or_ln134_70_fu_13445_p3[7]),
        .O(p_103_in[5]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_177
       (.I0(p_115_in[5]),
        .I1(q0_reg_i_271_n_0),
        .I2(q0_reg_i_272__0_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_178
       (.I0(p_112_in[5]),
        .I1(\xor_ln124_237_reg_34608_reg[7] [0]),
        .I2(q0_reg_i_274__0_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_179
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [5]),
        .I1(q0_reg_i_52_0[5]),
        .I2(or_ln134_181_fu_29354_p3[5]),
        .I3(or_ln134_179_fu_29342_p3[7]),
        .I4(q3_reg_i_35_0[3]),
        .I5(or_ln134_181_fu_29354_p3[3]),
        .O(q0_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_17__0
       (.I0(q0_reg_i_81__0_n_0),
        .I1(q0_reg_i_82__0_n_0),
        .I2(q0_reg_i_83__0_n_0),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_180__0
       (.I0(or_ln134_45_fu_10049_p3[4]),
        .I1(or_ln134_58_fu_10231_p3[5]),
        .I2(or_ln134_58_fu_10231_p3[4]),
        .I3(q0_reg_i_275__0_n_0),
        .I4(\xor_ln124_220_reg_34469_reg[7] [4]),
        .I5(or_ln134_57_fu_10225_p3[3]),
        .O(q0_reg_i_180__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_181__0
       (.I0(\xor_ln124_94_reg_33104_reg[5]_0 [2]),
        .I1(or_ln134_40_fu_7955_p3[5]),
        .I2(or_ln134_41_fu_7961_p3[3]),
        .I3(q0_reg_i_276__0_n_0),
        .I4(\xor_ln124_94_reg_33104_reg[5] [2]),
        .I5(or_ln134_42_fu_7967_p3[4]),
        .O(q0_reg_i_181__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_182__0
       (.I0(x_assign_21_reg_32548[4]),
        .I1(or_ln134_26_reg_32723[4]),
        .I2(\xor_ln124_62_reg_32765_reg[7] [4]),
        .I3(q0_reg_i_277__0_n_0),
        .I4(or_ln134_26_reg_32723[3]),
        .I5(\xor_ln124_62_reg_32765_reg[7]_2 [4]),
        .O(q0_reg_i_182__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_183
       (.I0(x_assign_28_reg_32790[4]),
        .I1(or_ln134_32_fu_6823_p3[5]),
        .I2(or_ln134_34_fu_6835_p3[4]),
        .I3(q0_reg_i_278_n_0),
        .I4(or_ln134_21_reg_32826[4]),
        .I5(or_ln134_33_fu_6829_p3[3]),
        .O(q0_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_184__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [4]),
        .I1(q0_reg_i_51_0[4]),
        .I2(q3_reg_i_34_0[2]),
        .I3(q3_reg_i_34_1[2]),
        .I4(or_ln134_59_fu_12295_p3[4]),
        .I5(x_assign_93_reg_33736[4]),
        .O(p_102_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_185__0
       (.I0(q0_reg_i_51_1[4]),
        .I1(q3_reg_i_76_0[4]),
        .I2(or_ln134_69_fu_13439_p3[2]),
        .I3(or_ln134_70_fu_13445_p3[4]),
        .I4(or_ln134_68_fu_13433_p3[4]),
        .I5(or_ln134_70_fu_13445_p3[6]),
        .O(p_103_in[4]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_186
       (.I0(q0_reg_i_279_n_0),
        .I1(p_113_in[4]),
        .I2(p_114_in),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_187
       (.I0(q0_reg_i_282__0_n_0),
        .I1(q0_reg_i_283_n_0),
        .I2(q0_reg_i_284_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_188
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [4]),
        .I1(q0_reg_i_52_0[4]),
        .I2(or_ln134_181_fu_29354_p3[4]),
        .I3(or_ln134_179_fu_29342_p3[6]),
        .I4(q3_reg_i_35_0[2]),
        .I5(or_ln134_181_fu_29354_p3[2]),
        .O(q0_reg_i_188_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_188__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_8[9]),
        .O(clefia_s1_address218_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_189__0
       (.I0(x_assign_69_reg_33360[3]),
        .I1(q0_reg_i_65__0_0[2]),
        .I2(or_ln134_58_fu_10231_p3[3]),
        .I3(q0_reg_i_285__0_n_0),
        .I4(\xor_ln124_220_reg_34469_reg[7] [3]),
        .I5(or_ln134_57_fu_10225_p3[2]),
        .O(q0_reg_i_189__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_18__0
       (.I0(xor_ln124_166_fu_14608_p2[7]),
        .I1(clefia_s1_address01),
        .I2(\xor_ln124_94_reg_33104_reg[7] [3]),
        .I3(\xor_ln124_108_reg_33282_reg[7] [2]),
        .I4(ce011),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_190__0
       (.I0(x_assign_21_reg_32548[3]),
        .I1(x_assign_36_reg_32696[2]),
        .I2(\xor_ln124_62_reg_32765_reg[7] [3]),
        .I3(q0_reg_i_286__0_n_0),
        .I4(or_ln134_26_reg_32723[2]),
        .I5(\xor_ln124_62_reg_32765_reg[7]_2 [3]),
        .O(q0_reg_i_190__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_191__0
       (.I0(x_assign_28_reg_32790[3]),
        .I1(q3_reg_i_41__0_0[2]),
        .I2(or_ln134_34_fu_6835_p3[3]),
        .I3(q0_reg_i_287__0_n_0),
        .I4(x_assign_33_reg_32820[3]),
        .I5(or_ln134_33_fu_6829_p3[2]),
        .O(q0_reg_i_191__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_192
       (.I0(\xor_ln124_62_reg_32765_reg[7] [3]),
        .I1(q0_reg_i_51_0[3]),
        .I2(q3_reg_i_34_0[1]),
        .I3(q3_reg_i_34_1[1]),
        .I4(x_assign_88_reg_33698[3]),
        .I5(x_assign_93_reg_33736[3]),
        .O(q0_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_193__0
       (.I0(q0_reg_i_51_1[3]),
        .I1(q3_reg_i_76_0[3]),
        .I2(or_ln134_69_fu_13439_p3[1]),
        .I3(or_ln134_70_fu_13445_p3[3]),
        .I4(x_assign_103_reg_33908[3]),
        .I5(q0_reg_i_122__0_0[3]),
        .O(q0_reg_i_193__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_194__0
       (.I0(q0_reg_i_288__0_n_0),
        .I1(q0_reg_i_289__0_n_0),
        .I2(q0_reg_i_290_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_194__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_195
       (.I0(q0_reg_i_291__0_n_0),
        .I1(q0_reg_i_292__0_n_0),
        .I2(p_111_in[3]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_196
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [3]),
        .I1(q0_reg_i_52_0[3]),
        .I2(x_assign_273_reg_36205[3]),
        .I3(q0_reg_i_126_0[3]),
        .I4(q3_reg_i_35_0[1]),
        .I5(or_ln134_181_fu_29354_p3[1]),
        .O(q0_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_197__0
       (.I0(x_assign_69_reg_33360[2]),
        .I1(q0_reg_i_65__0_0[1]),
        .I2(or_ln134_58_fu_10231_p3[2]),
        .I3(q0_reg_i_294__0_n_0),
        .I4(\xor_ln124_220_reg_34469_reg[7] [2]),
        .I5(or_ln134_57_fu_10225_p3[1]),
        .O(q0_reg_i_197__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_198__0
       (.I0(\xor_ln124_94_reg_33104_reg[5]_0 [0]),
        .I1(\xor_ln124_94_reg_33104_reg[3] [1]),
        .I2(or_ln134_41_fu_7961_p3[1]),
        .I3(q0_reg_i_295__0_n_0),
        .I4(\xor_ln124_94_reg_33104_reg[5] [0]),
        .I5(or_ln134_42_fu_7967_p3[2]),
        .O(q0_reg_i_198__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_199__0
       (.I0(x_assign_21_reg_32548[2]),
        .I1(x_assign_36_reg_32696[1]),
        .I2(\xor_ln124_62_reg_32765_reg[7] [2]),
        .I3(q0_reg_i_296__0_n_0),
        .I4(or_ln134_26_reg_32723[1]),
        .I5(\xor_ln124_62_reg_32765_reg[7]_2 [2]),
        .O(q0_reg_i_199__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_19__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [4]),
        .I1(xor_ln124_230_fu_18943_p2[7]),
        .I2(xor_ln124_246_fu_20087_p2[7]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_2
       (.I0(q0_reg_i_21__0_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q0_reg_i_22__0_n_0),
        .I3(q0_reg_i_23_n_0),
        .I4(q0_reg_10),
        .I5(q0_reg_i_24_n_0),
        .O(q0_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_20
       (.I0(q0_reg_i_87_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_88_n_0),
        .I3(ct_address0129_out),
        .I4(\xor_ln124_366_reg_35954_reg[7] [7]),
        .O(q0_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_200__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [2]),
        .I1(q0_reg_i_51_0[2]),
        .I2(q3_reg_i_34_0[0]),
        .I3(q3_reg_i_34_1[0]),
        .I4(x_assign_88_reg_33698[2]),
        .I5(x_assign_93_reg_33736[2]),
        .O(p_102_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_201__0
       (.I0(q0_reg_i_51_1[2]),
        .I1(q3_reg_i_76_0[2]),
        .I2(or_ln134_69_fu_13439_p3[0]),
        .I3(or_ln134_70_fu_13445_p3[2]),
        .I4(x_assign_103_reg_33908[2]),
        .I5(q0_reg_i_122__0_0[2]),
        .O(q0_reg_i_201__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_202
       (.I0(q0_reg_i_297_n_0),
        .I1(p_113_in[2]),
        .I2(q0_reg_i_299__0_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_203
       (.I0(q0_reg_i_300__0_n_0),
        .I1(q0_reg_i_301__0_n_0),
        .I2(q0_reg_i_302_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_204
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [2]),
        .I1(q0_reg_i_52_0[2]),
        .I2(x_assign_273_reg_36205[2]),
        .I3(q0_reg_i_126_0[2]),
        .I4(q3_reg_i_35_0[0]),
        .I5(or_ln134_181_fu_29354_p3[0]),
        .O(p_116_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_205__0
       (.I0(x_assign_69_reg_33360[1]),
        .I1(q0_reg_i_65__0_0[0]),
        .I2(or_ln134_58_fu_10231_p3[1]),
        .I3(q0_reg_i_303__0_n_0),
        .I4(\xor_ln124_220_reg_34469_reg[7] [1]),
        .I5(or_ln134_57_fu_10225_p3[0]),
        .O(q0_reg_i_205__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_206__0
       (.I0(x_assign_43_reg_32980[7]),
        .I1(\xor_ln124_94_reg_33104_reg[3] [0]),
        .I2(or_ln134_41_fu_7961_p3[0]),
        .I3(q0_reg_i_304__0_n_0),
        .I4(x_assign_40_reg_32962[7]),
        .I5(or_ln134_42_fu_7967_p3[1]),
        .O(q0_reg_i_206__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_207__0
       (.I0(x_assign_28_reg_32790[1]),
        .I1(q3_reg_i_41__0_0[0]),
        .I2(or_ln134_34_fu_6835_p3[1]),
        .I3(q0_reg_i_305__0_n_0),
        .I4(x_assign_33_reg_32820[1]),
        .I5(or_ln134_33_fu_6829_p3[0]),
        .O(q0_reg_i_207__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_208__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [1]),
        .I1(q0_reg_i_51_0[1]),
        .I2(x_assign_93_reg_33736[7]),
        .I3(x_assign_90_reg_33714[7]),
        .I4(x_assign_88_reg_33698[1]),
        .I5(x_assign_93_reg_33736[1]),
        .O(p_102_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_209__0
       (.I0(q0_reg_i_51_1[1]),
        .I1(q3_reg_i_76_0[1]),
        .I2(x_assign_105_reg_33924[5]),
        .I3(or_ln134_70_fu_13445_p3[1]),
        .I4(x_assign_103_reg_33908[1]),
        .I5(q0_reg_i_122__0_0[1]),
        .O(q0_reg_i_209__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_210
       (.I0(p_115_in[1]),
        .I1(q0_reg_i_307_n_0),
        .I2(q0_reg_i_308_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_211
       (.I0(q0_reg_i_309__0_n_0),
        .I1(q0_reg_i_310__0_n_0),
        .I2(q0_reg_i_311__0_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_212
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .I1(q0_reg_i_52_0[1]),
        .I2(x_assign_273_reg_36205[1]),
        .I3(q0_reg_i_126_0[1]),
        .I4(x_assign_270_reg_36183[7]),
        .I5(x_assign_273_reg_36205[5]),
        .O(p_116_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_213__0
       (.I0(x_assign_43_reg_32980[6]),
        .I1(or_ln134_40_fu_7955_p3[1]),
        .I2(x_assign_63_reg_33048),
        .I3(q0_reg_i_312__0_n_0),
        .I4(x_assign_40_reg_32962[6]),
        .I5(or_ln134_42_fu_7967_p3[0]),
        .O(q0_reg_i_213__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_214__0
       (.I0(x_assign_21_reg_32548[0]),
        .I1(or_ln134_26_reg_32723[0]),
        .I2(\xor_ln124_62_reg_32765_reg[7] [0]),
        .I3(q0_reg_i_313__0_n_0),
        .I4(x_assign_36_reg_32696[3]),
        .I5(\xor_ln124_62_reg_32765_reg[7]_2 [0]),
        .O(q0_reg_i_214__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_215
       (.I0(\xor_ln124_62_reg_32765_reg[7] [0]),
        .I1(q0_reg_i_51_0[0]),
        .I2(x_assign_93_reg_33736[6]),
        .I3(x_assign_90_reg_33714[6]),
        .I4(x_assign_88_reg_33698[0]),
        .I5(x_assign_93_reg_33736[0]),
        .O(q0_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_216__0
       (.I0(q0_reg_i_51_1[0]),
        .I1(q3_reg_i_76_0[0]),
        .I2(x_assign_105_reg_33924[4]),
        .I3(or_ln134_70_fu_13445_p3[0]),
        .I4(x_assign_103_reg_33908[0]),
        .I5(q0_reg_i_122__0_0[0]),
        .O(p_103_in[0]));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_217
       (.I0(q0_reg_i_314_n_0),
        .I1(q0_reg_i_315_n_0),
        .I2(q0_reg_i_316__0_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_218
       (.I0(p_112_in[0]),
        .I1(q0_reg_i_318__0_n_0),
        .I2(p_111_in[0]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_219
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .I1(q0_reg_i_52_0[0]),
        .I2(x_assign_273_reg_36205[0]),
        .I3(q0_reg_i_126_0[0]),
        .I4(x_assign_270_reg_36183[6]),
        .I5(x_assign_273_reg_36205[4]),
        .O(p_116_in[0]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_21__0
       (.I0(q0_reg_i_89__0_n_0),
        .I1(q0_reg_i_90__0_n_0),
        .I2(xor_ln124_198_fu_16656_p2[6]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_21__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_220
       (.I0(x_assign_256_reg_35979[6]),
        .I1(x_assign_278_reg_36065[6]),
        .I2(or_ln134_185_fu_28398_p3[6]),
        .I3(q0_reg_i_320_n_0),
        .I4(x_assign_261_reg_36017[5]),
        .I5(or_ln134_186_fu_28404_p3[6]),
        .O(q0_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_221
       (.I0(or_ln134_163_fu_27078_p3[7]),
        .I1(x_assign_264_reg_35855[7]),
        .I2(x_assign_264_reg_35855[6]),
        .I3(q0_reg_i_321_n_0),
        .I4(or_ln134_164_fu_27084_p3[5]),
        .I5(or_ln134_177_fu_27266_p3[6]),
        .O(q0_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_222__0
       (.I0(or_ln134_147_fu_24814_p3[1]),
        .I1(x_assign_242_reg_35501[3]),
        .I2(x_assign_240_reg_35479[6]),
        .I3(q0_reg_i_322__0_n_0),
        .I4(x_assign_225_reg_35453[5]),
        .I5(or_ln134_161_fu_25002_p3[6]),
        .O(q0_reg_i_222__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_223__0
       (.I0(or_ln134_82_fu_13621_p3[4]),
        .I1(\xor_ln124_171_reg_34034_reg[7] [6]),
        .I2(\xor_ln124_62_reg_32765_reg[7]_1 [6]),
        .I3(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I4(or_ln134_70_fu_13445_p3[0]),
        .I5(x_assign_103_reg_33908[4]),
        .O(q0_reg_i_223__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_224__0
       (.I0(or_ln134_154_fu_23876_p3[7]),
        .I1(\xor_ln124_317_reg_35385_reg[7] [6]),
        .I2(or_ln134_140_fu_23688_p3[6]),
        .I3(\xor_ln124_317_reg_35385_reg[7]_0 [6]),
        .I4(x_assign_208_reg_35227[6]),
        .I5(x_assign_208_reg_35227[4]),
        .O(q0_reg_i_224__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_225__0
       (.I0(or_ln134_163_fu_27078_p3[6]),
        .I1(x_assign_264_reg_35855[6]),
        .I2(x_assign_264_reg_35855[5]),
        .I3(q0_reg_i_323__0_n_0),
        .I4(or_ln134_164_fu_27084_p3[4]),
        .I5(or_ln134_177_fu_27266_p3[5]),
        .O(q0_reg_i_225__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_226
       (.I0(or_ln134_147_fu_24814_p3[0]),
        .I1(or_ln134_160_fu_24996_p3[6]),
        .I2(x_assign_240_reg_35479[5]),
        .I3(q0_reg_i_324_n_0),
        .I4(x_assign_225_reg_35453[4]),
        .I5(or_ln134_161_fu_25002_p3[5]),
        .O(q0_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_227__0
       (.I0(x_assign_232_reg_35603[5]),
        .I1(or_ln134_168_fu_26128_p3[3]),
        .I2(or_ln134_170_fu_26140_p3[5]),
        .I3(q0_reg_i_325__0_n_0),
        .I4(\xor_ln124_220_reg_34469_reg[7] [6]),
        .I5(or_ln134_169_fu_26134_p3[5]),
        .O(q0_reg_i_227__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_228__0
       (.I0(or_ln134_73_fu_12483_p3[5]),
        .I1(\xor_ln124_157_reg_33856_reg[7] [5]),
        .I2(\xor_ln124_62_reg_32765_reg[7]_1 [5]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I4(or_ln134_60_fu_12301_p3[5]),
        .I5(or_ln134_59_fu_12295_p3[3]),
        .O(q0_reg_i_228__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_229__0
       (.I0(or_ln134_82_fu_13621_p3[3]),
        .I1(\xor_ln124_171_reg_34034_reg[7] [5]),
        .I2(\xor_ln124_62_reg_32765_reg[7]_1 [5]),
        .I3(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I4(or_ln134_70_fu_13445_p3[7]),
        .I5(or_ln134_68_fu_13433_p3[5]),
        .O(q0_reg_i_229__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_22__0
       (.I0(clefia_s1_address01),
        .I1(q0_reg_i_92_n_0),
        .I2(\xor_ln124_94_reg_33104_reg[7] [2]),
        .I3(q0_reg_i_93__0_n_0),
        .I4(ce011),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_23
       (.I0(q0_reg_i_94__0_n_0),
        .I1(q0_reg_i_95__0_n_0),
        .I2(xor_ln124_246_fu_20087_p2[6]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_230__0
       (.I0(or_ln134_179_fu_29342_p3[6]),
        .I1(or_ln134_192_fu_29524_p3[3]),
        .I2(q0_reg_i_115_0[2]),
        .I3(q0_reg_i_326__0_n_0),
        .I4(\xor_ln124_252_reg_34730_reg[7]_0 [4]),
        .I5(or_ln134_193_fu_29530_p3[3]),
        .O(q0_reg_i_230__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_231__0
       (.I0(or_ln134_147_fu_24814_p3[6]),
        .I1(or_ln134_160_fu_24996_p3[4]),
        .I2(q0_reg_i_116_0[2]),
        .I3(q0_reg_i_327__0_n_0),
        .I4(or_ln134_149_fu_24826_p3[4]),
        .I5(or_ln134_161_fu_25002_p3[3]),
        .O(q0_reg_i_231__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_232__0
       (.I0(x_assign_232_reg_35603[4]),
        .I1(x_assign_254_reg_35689[4]),
        .I2(or_ln134_170_fu_26140_p3[3]),
        .I3(q0_reg_i_328__0_n_0),
        .I4(\xor_ln124_220_reg_34469_reg[7] [4]),
        .I5(or_ln134_169_fu_26134_p3[3]),
        .O(q0_reg_i_232__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_233__0
       (.I0(or_ln134_73_fu_12483_p3[3]),
        .I1(\xor_ln124_157_reg_33856_reg[7] [3]),
        .I2(\xor_ln124_62_reg_32765_reg[7]_1 [3]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I4(or_ln134_60_fu_12301_p3[3]),
        .I5(or_ln134_59_fu_12295_p3[1]),
        .O(q0_reg_i_233__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_234__0
       (.I0(q0_reg_i_122__0_1[2]),
        .I1(\xor_ln124_171_reg_34034_reg[7] [3]),
        .I2(\xor_ln124_62_reg_32765_reg[7]_1 [3]),
        .I3(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I4(q0_reg_i_122__0_0[3]),
        .I5(x_assign_103_reg_33908[3]),
        .O(q0_reg_i_234__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_235__0
       (.I0(q0_reg_i_123__0_0[2]),
        .I1(\xor_ln124_317_reg_35385_reg[7] [3]),
        .I2(or_ln134_140_fu_23688_p3[3]),
        .I3(\xor_ln124_317_reg_35385_reg[7]_0 [3]),
        .I4(x_assign_208_reg_35227[3]),
        .I5(\xor_ln124_317_reg_35385_reg[5] [1]),
        .O(q0_reg_i_235__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_236__0
       (.I0(q0_reg_i_126_0[3]),
        .I1(x_assign_290_reg_36253[2]),
        .I2(q0_reg_i_115_0[1]),
        .I3(q0_reg_i_329__0_n_0),
        .I4(\xor_ln124_252_reg_34730_reg[7]_0 [3]),
        .I5(or_ln134_193_fu_29530_p3[2]),
        .O(q0_reg_i_236__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_237__0
       (.I0(or_ln134_163_fu_27078_p3[3]),
        .I1(x_assign_264_reg_35855[3]),
        .I2(\xor_ln124_365_reg_35949_reg[4] [1]),
        .I3(q0_reg_i_330_n_0),
        .I4(or_ln134_164_fu_27084_p3[1]),
        .I5(or_ln134_177_fu_27266_p3[2]),
        .O(q0_reg_i_237__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_238__0
       (.I0(q0_reg_i_127__0_0[3]),
        .I1(x_assign_242_reg_35501[2]),
        .I2(q0_reg_i_116_0[1]),
        .I3(q0_reg_i_331__0_n_0),
        .I4(x_assign_225_reg_35453[3]),
        .I5(or_ln134_161_fu_25002_p3[2]),
        .O(q0_reg_i_238__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_239__0
       (.I0(x_assign_232_reg_35603[3]),
        .I1(x_assign_254_reg_35689[3]),
        .I2(or_ln134_170_fu_26140_p3[2]),
        .I3(q0_reg_i_332__0_n_0),
        .I4(\xor_ln124_220_reg_34469_reg[7] [3]),
        .I5(or_ln134_169_fu_26134_p3[2]),
        .O(q0_reg_i_239__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_24
       (.I0(q0_reg_i_97_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_98_n_0),
        .I3(ct_address0129_out),
        .I4(\xor_ln124_366_reg_35954_reg[7] [6]),
        .O(q0_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_240__0
       (.I0(q0_reg_i_122__0_1[1]),
        .I1(\xor_ln124_171_reg_34034_reg[7] [2]),
        .I2(\xor_ln124_62_reg_32765_reg[7]_1 [2]),
        .I3(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I4(q0_reg_i_122__0_0[2]),
        .I5(x_assign_103_reg_33908[2]),
        .O(q0_reg_i_240__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_241
       (.I0(\xor_ln124_62_reg_32765_reg[7] [2]),
        .I1(\xor_ln124_426_reg_36513_reg[7] [2]),
        .I2(or_ln134_189_fu_30487_p3[0]),
        .I3(or_ln134_190_fu_30493_p3[0]),
        .I4(x_assign_280_reg_36350[2]),
        .I5(x_assign_285_reg_36388[2]),
        .O(q0_reg_i_241_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_242__0
       (.I0(q0_reg_i_126_0[2]),
        .I1(x_assign_290_reg_36253[1]),
        .I2(q0_reg_i_115_0[0]),
        .I3(q0_reg_i_333__0_n_0),
        .I4(\xor_ln124_252_reg_34730_reg[7]_0 [2]),
        .I5(or_ln134_193_fu_29530_p3[1]),
        .O(q0_reg_i_242__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_243__0
       (.I0(q0_reg_i_127__0_0[2]),
        .I1(x_assign_242_reg_35501[1]),
        .I2(q0_reg_i_116_0[0]),
        .I3(q0_reg_i_334__0_n_0),
        .I4(x_assign_225_reg_35453[2]),
        .I5(or_ln134_161_fu_25002_p3[1]),
        .O(q0_reg_i_243__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_244__0
       (.I0(or_ln134_73_fu_12483_p3[1]),
        .I1(\xor_ln124_157_reg_33856_reg[7] [1]),
        .I2(\xor_ln124_62_reg_32765_reg[7]_1 [1]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I4(or_ln134_60_fu_12301_p3[1]),
        .I5(x_assign_88_reg_33698[5]),
        .O(q0_reg_i_244__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_245__0
       (.I0(q0_reg_i_123__0_0[0]),
        .I1(\xor_ln124_317_reg_35385_reg[7] [1]),
        .I2(or_ln134_140_fu_23688_p3[1]),
        .I3(\xor_ln124_317_reg_35385_reg[7]_0 [1]),
        .I4(x_assign_208_reg_35227[1]),
        .I5(x_assign_208_reg_35227[7]),
        .O(q0_reg_i_245__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_246__0
       (.I0(x_assign_256_reg_35979[1]),
        .I1(x_assign_278_reg_36065[1]),
        .I2(or_ln134_185_fu_28398_p3[0]),
        .I3(q0_reg_i_335_n_0),
        .I4(x_assign_261_reg_36017[1]),
        .I5(or_ln134_186_fu_28404_p3[0]),
        .O(q0_reg_i_246__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_247__0
       (.I0(q0_reg_i_127__0_0[1]),
        .I1(x_assign_242_reg_35501[0]),
        .I2(x_assign_240_reg_35479[0]),
        .I3(q0_reg_i_336__0_n_0),
        .I4(x_assign_225_reg_35453[1]),
        .I5(or_ln134_161_fu_25002_p3[0]),
        .O(q0_reg_i_247__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_248__0
       (.I0(x_assign_232_reg_35603[1]),
        .I1(x_assign_254_reg_35689[1]),
        .I2(or_ln134_170_fu_26140_p3[0]),
        .I3(q0_reg_i_337__0_n_0),
        .I4(\xor_ln124_220_reg_34469_reg[7] [1]),
        .I5(or_ln134_169_fu_26134_p3[0]),
        .O(q0_reg_i_248__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_249__0
       (.I0(or_ln134_73_fu_12483_p3[0]),
        .I1(\xor_ln124_157_reg_33856_reg[7] [0]),
        .I2(\xor_ln124_62_reg_32765_reg[7]_1 [0]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I4(or_ln134_60_fu_12301_p3[0]),
        .I5(x_assign_88_reg_33698[4]),
        .O(q0_reg_i_249__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    q0_reg_i_24__0
       (.I0(clefia_s1_address217_out),
        .I1(clefia_s1_address21),
        .I2(clefia_s1_address2110_out),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q0_reg_8[8]),
        .I5(clefia_s1_address0120_out),
        .O(p_43_in));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_250__0
       (.I0(or_ln134_82_fu_13621_p3[1]),
        .I1(\xor_ln124_171_reg_34034_reg[7] [0]),
        .I2(\xor_ln124_62_reg_32765_reg[7]_1 [0]),
        .I3(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I4(q0_reg_i_122__0_0[0]),
        .I5(x_assign_103_reg_33908[0]),
        .O(q0_reg_i_250__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_251__0
       (.I0(x_assign_256_reg_35979[0]),
        .I1(x_assign_278_reg_36065[0]),
        .I2(x_assign_279_reg_36081),
        .I3(q0_reg_i_338__0_n_0),
        .I4(x_assign_261_reg_36017[0]),
        .I5(x_assign_276_reg_36043[3]),
        .O(q0_reg_i_251__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_252__0
       (.I0(or_ln134_50_fu_9099_p3[0]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [7]),
        .I2(x_assign_55_reg_33156[5]),
        .I3(q3_reg_14[7]),
        .I4(x_assign_57_reg_33172[5]),
        .I5(x_assign_52_reg_33134[5]),
        .O(q0_reg_i_252__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_253
       (.I0(or_ln134_42_fu_7967_p3[0]),
        .I1(q4_reg_32[7]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [7]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .I4(x_assign_45_reg_32992[5]),
        .I5(x_assign_40_reg_32962[7]),
        .O(q0_reg_i_253_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_254__0
       (.I0(or_ln134_34_fu_6835_p3[0]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [7]),
        .I2(q0_reg_i_159__0_0[7]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .I4(x_assign_28_reg_32790[5]),
        .I5(x_assign_31_reg_32808[5]),
        .O(q0_reg_i_254__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_255
       (.I0(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I1(q0_reg_i_162_0[7]),
        .I2(x_assign_256_reg_35979[6]),
        .I3(x_assign_261_reg_36017[5]),
        .I4(or_ln134_173_fu_28222_p3[5]),
        .I5(or_ln134_174_fu_28228_p3[6]),
        .O(q0_reg_i_255_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_256
       (.I0(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I1(q0_reg_i_162_1[7]),
        .I2(x_assign_237_reg_35641[5]),
        .I3(x_assign_232_reg_35603[6]),
        .I4(or_ln134_157_fu_25958_p3[5]),
        .I5(or_ln134_158_fu_25964_p3[6]),
        .O(p_113_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_257
       (.I0(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I1(q0_reg_i_162_2[7]),
        .I2(or_ln134_165_fu_27090_p3[5]),
        .I3(x_assign_246_reg_35807[5]),
        .I4(x_assign_249_reg_35829[5]),
        .I5(or_ln134_163_fu_27078_p3[1]),
        .O(q0_reg_i_257_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_258
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I1(q0_reg_i_163_1[7]),
        .I2(or_ln134_147_fu_24814_p3[1]),
        .I3(x_assign_225_reg_35453[5]),
        .I4(or_ln134_149_fu_24826_p3[5]),
        .I5(x_assign_222_reg_35431[5]),
        .O(q0_reg_i_258_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_259
       (.I0(\xor_ln124_62_reg_32765_reg[7] [7]),
        .I1(q0_reg_i_163_0[7]),
        .I2(x_assign_208_reg_35227[7]),
        .I3(x_assign_213_reg_35265[5]),
        .I4(or_ln134_142_fu_23700_p3[7]),
        .I5(or_ln134_141_fu_23694_p3[5]),
        .O(q0_reg_i_259_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_25__0
       (.I0(q0_reg_i_99__0_n_0),
        .I1(q0_reg_i_100__0_n_0),
        .I2(q0_reg_i_101__0_n_0),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_260__0
       (.I0(or_ln134_50_fu_9099_p3[7]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [6]),
        .I2(x_assign_55_reg_33156[4]),
        .I3(q3_reg_14[6]),
        .I4(x_assign_57_reg_33172[4]),
        .I5(x_assign_52_reg_33134[4]),
        .O(q0_reg_i_260__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_261
       (.I0(or_ln134_42_fu_7967_p3[7]),
        .I1(q4_reg_32[6]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [6]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .I4(x_assign_45_reg_32992[4]),
        .I5(x_assign_40_reg_32962[6]),
        .O(q0_reg_i_261_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_262
       (.I0(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I1(q0_reg_i_162_0[6]),
        .I2(x_assign_256_reg_35979[5]),
        .I3(x_assign_261_reg_36017[4]),
        .I4(or_ln134_173_fu_28222_p3[4]),
        .I5(or_ln134_174_fu_28228_p3[5]),
        .O(q0_reg_i_262_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_263
       (.I0(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I1(q0_reg_i_162_1[6]),
        .I2(x_assign_237_reg_35641[4]),
        .I3(x_assign_232_reg_35603[5]),
        .I4(or_ln134_157_fu_25958_p3[4]),
        .I5(or_ln134_158_fu_25964_p3[5]),
        .O(q0_reg_i_263_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_264__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I1(q0_reg_i_162_2[6]),
        .I2(or_ln134_165_fu_27090_p3[4]),
        .I3(x_assign_246_reg_35807[4]),
        .I4(x_assign_249_reg_35829[4]),
        .I5(or_ln134_163_fu_27078_p3[0]),
        .O(q0_reg_i_264__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_265
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I1(q0_reg_i_163_1[6]),
        .I2(or_ln134_147_fu_24814_p3[0]),
        .I3(x_assign_225_reg_35453[4]),
        .I4(or_ln134_149_fu_24826_p3[4]),
        .I5(x_assign_222_reg_35431[4]),
        .O(q0_reg_i_265_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_266__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [6]),
        .I1(q0_reg_i_163_0[6]),
        .I2(x_assign_208_reg_35227[6]),
        .I3(x_assign_213_reg_35265[4]),
        .I4(or_ln134_142_fu_23700_p3[6]),
        .I5(or_ln134_141_fu_23694_p3[4]),
        .O(q0_reg_i_266__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_267__0
       (.I0(or_ln134_50_fu_9099_p3[6]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [5]),
        .I2(\xor_ln124_108_reg_33282_reg[5] [3]),
        .I3(q3_reg_14[5]),
        .I4(or_ln134_37_fu_8917_p3[5]),
        .I5(\xor_ln124_108_reg_33282_reg[5]_0 [3]),
        .O(q0_reg_i_267__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_268__0
       (.I0(or_ln134_56_fu_10219_p3[6]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [5]),
        .I2(\xor_ln124_124_reg_33470_reg[5]_0 [3]),
        .I3(\xor_ln124_126_reg_33480_reg[7]_1 [5]),
        .I4(x_assign_64_reg_33322[5]),
        .I5(\xor_ln124_124_reg_33470_reg[5] [3]),
        .O(q0_reg_i_268__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_269__0
       (.I0(x_assign_38_reg_32707[5]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_0 [5]),
        .I2(or_ln134_11_fu_5671_p3[3]),
        .I3(\xor_ln124_62_reg_32765_reg[7]_1 [5]),
        .I4(or_ln134_11_fu_5671_p3[5]),
        .I5(or_ln134_12_reg_32680[5]),
        .O(q0_reg_i_269__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_26__0
       (.I0(xor_ln124_166_fu_14608_p2[5]),
        .I1(clefia_s1_address01),
        .I2(q0_reg_i_103__0_n_0),
        .I3(q0_reg_i_104__0_n_0),
        .I4(ce011),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_27
       (.I0(\xor_ln124_253_reg_34736_reg[7] [3]),
        .I1(xor_ln124_230_fu_18943_p2[5]),
        .I2(q0_reg_i_106__0_n_0),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_270
       (.I0(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I1(q0_reg_i_162_0[5]),
        .I2(or_ln134_171_fu_28210_p3[4]),
        .I3(or_ln134_173_fu_28222_p3[5]),
        .I4(or_ln134_173_fu_28222_p3[3]),
        .I5(or_ln134_174_fu_28228_p3[4]),
        .O(p_115_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_271
       (.I0(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I1(q0_reg_i_162_1[5]),
        .I2(or_ln134_157_fu_25958_p3[5]),
        .I3(or_ln134_155_fu_25946_p3[4]),
        .I4(or_ln134_157_fu_25958_p3[3]),
        .I5(or_ln134_158_fu_25964_p3[4]),
        .O(q0_reg_i_271_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_272__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I1(q0_reg_i_162_2[5]),
        .I2(or_ln134_165_fu_27090_p3[3]),
        .I3(q0_reg_i_177_0[3]),
        .I4(or_ln134_165_fu_27090_p3[5]),
        .I5(or_ln134_163_fu_27078_p3[7]),
        .O(q0_reg_i_272__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_273
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I1(q0_reg_i_163_1[5]),
        .I2(or_ln134_147_fu_24814_p3[7]),
        .I3(or_ln134_149_fu_24826_p3[5]),
        .I4(or_ln134_149_fu_24826_p3[3]),
        .I5(q3_reg_i_93_0[3]),
        .O(p_112_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_274__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [5]),
        .I1(q0_reg_i_163_0[5]),
        .I2(x_assign_208_reg_35227[5]),
        .I3(or_ln134_141_fu_23694_p3[5]),
        .I4(or_ln134_142_fu_23700_p3[5]),
        .I5(or_ln134_141_fu_23694_p3[3]),
        .O(q0_reg_i_274__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_275__0
       (.I0(or_ln134_56_fu_10219_p3[5]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [4]),
        .I2(\xor_ln124_124_reg_33470_reg[5]_0 [2]),
        .I3(\xor_ln124_126_reg_33480_reg[7]_1 [4]),
        .I4(x_assign_64_reg_33322[4]),
        .I5(\xor_ln124_124_reg_33470_reg[5] [2]),
        .O(q0_reg_i_275__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_276__0
       (.I0(or_ln134_42_fu_7967_p3[5]),
        .I1(q4_reg_32[4]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [4]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [4]),
        .I4(or_ln134_29_reg_32998[4]),
        .I5(x_assign_40_reg_32962[4]),
        .O(q0_reg_i_276__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_277__0
       (.I0(x_assign_38_reg_32707[4]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_0 [4]),
        .I2(or_ln134_11_fu_5671_p3[2]),
        .I3(\xor_ln124_62_reg_32765_reg[7]_1 [4]),
        .I4(or_ln134_11_fu_5671_p3[4]),
        .I5(or_ln134_12_reg_32680[4]),
        .O(q0_reg_i_277__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_278
       (.I0(or_ln134_34_fu_6835_p3[5]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [4]),
        .I2(q0_reg_i_159__0_0[4]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [4]),
        .I4(\xor_ln124_78_reg_32932_reg[5] [2]),
        .I5(\xor_ln124_78_reg_32932_reg[5]_0 [2]),
        .O(q0_reg_i_278_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_279
       (.I0(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I1(q0_reg_i_162_0[4]),
        .I2(x_assign_256_reg_35979[4]),
        .I3(or_ln134_173_fu_28222_p3[4]),
        .I4(or_ln134_173_fu_28222_p3[2]),
        .I5(or_ln134_174_fu_28228_p3[3]),
        .O(q0_reg_i_279_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_28
       (.I0(q0_reg_i_107_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_108_n_0),
        .I3(ct_address0129_out),
        .I4(\xor_ln124_366_reg_35954_reg[7] [5]),
        .O(q0_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_280__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I1(q0_reg_i_162_1[4]),
        .I2(or_ln134_157_fu_25958_p3[4]),
        .I3(x_assign_232_reg_35603[4]),
        .I4(or_ln134_157_fu_25958_p3[2]),
        .I5(or_ln134_158_fu_25964_p3[3]),
        .O(p_113_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_281__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I1(q0_reg_i_162_2[4]),
        .I2(or_ln134_165_fu_27090_p3[2]),
        .I3(q0_reg_i_177_0[2]),
        .I4(or_ln134_165_fu_27090_p3[4]),
        .I5(or_ln134_163_fu_27078_p3[6]),
        .O(p_114_in));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_282__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I1(q0_reg_i_163_1[4]),
        .I2(or_ln134_147_fu_24814_p3[6]),
        .I3(or_ln134_149_fu_24826_p3[4]),
        .I4(or_ln134_149_fu_24826_p3[2]),
        .I5(q3_reg_i_93_0[2]),
        .O(q0_reg_i_282__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_283
       (.I0(\xor_ln124_299_reg_35187_reg[5] [2]),
        .I1(or_ln134_146_fu_22744_p3[4]),
        .I2(or_ln134_144_fu_22732_p3[5]),
        .I3(q0_reg_i_339_n_0),
        .I4(\xor_ln124_301_reg_35197_reg[5] [2]),
        .I5(or_ln134_146_fu_22744_p3[5]),
        .O(q0_reg_i_283_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_284
       (.I0(\xor_ln124_62_reg_32765_reg[7] [4]),
        .I1(q0_reg_i_163_0[4]),
        .I2(x_assign_208_reg_35227[4]),
        .I3(or_ln134_141_fu_23694_p3[4]),
        .I4(or_ln134_142_fu_23700_p3[4]),
        .I5(or_ln134_141_fu_23694_p3[2]),
        .O(q0_reg_i_284_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_285__0
       (.I0(q0_reg_i_189__0_0[2]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [3]),
        .I2(\xor_ln124_124_reg_33470_reg[5]_0 [1]),
        .I3(\xor_ln124_126_reg_33480_reg[7]_1 [3]),
        .I4(x_assign_64_reg_33322[3]),
        .I5(\xor_ln124_124_reg_33470_reg[5] [1]),
        .O(q0_reg_i_285__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_286__0
       (.I0(x_assign_38_reg_32707[3]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_0 [3]),
        .I2(or_ln134_11_fu_5671_p3[1]),
        .I3(\xor_ln124_62_reg_32765_reg[7]_1 [3]),
        .I4(x_assign_16_reg_32594[3]),
        .I5(or_ln134_12_reg_32680[3]),
        .O(q0_reg_i_286__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_287__0
       (.I0(q3_reg_i_104__0_0[2]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [3]),
        .I2(q0_reg_i_159__0_0[3]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [3]),
        .I4(\xor_ln124_78_reg_32932_reg[5] [1]),
        .I5(\xor_ln124_78_reg_32932_reg[5]_0 [1]),
        .O(q0_reg_i_287__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_288__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I1(q0_reg_i_162_0[3]),
        .I2(x_assign_256_reg_35979[3]),
        .I3(x_assign_261_reg_36017[3]),
        .I4(or_ln134_173_fu_28222_p3[1]),
        .I5(or_ln134_174_fu_28228_p3[2]),
        .O(q0_reg_i_288__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_289__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I1(q0_reg_i_162_1[3]),
        .I2(x_assign_237_reg_35641[3]),
        .I3(x_assign_232_reg_35603[3]),
        .I4(or_ln134_157_fu_25958_p3[1]),
        .I5(or_ln134_158_fu_25964_p3[2]),
        .O(q0_reg_i_289__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_29
       (.I0(q0_reg_i_109__0_n_0),
        .I1(q0_reg_i_110__0_n_0),
        .I2(xor_ln124_198_fu_16656_p2[4]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_290
       (.I0(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I1(q0_reg_i_162_2[3]),
        .I2(or_ln134_165_fu_27090_p3[1]),
        .I3(q0_reg_i_177_0[1]),
        .I4(x_assign_249_reg_35829[3]),
        .I5(q0_reg_i_194__0_0[3]),
        .O(q0_reg_i_290_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_291__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I1(q0_reg_i_163_1[3]),
        .I2(q0_reg_i_127__0_0[3]),
        .I3(x_assign_225_reg_35453[3]),
        .I4(or_ln134_149_fu_24826_p3[1]),
        .I5(q3_reg_i_93_0[1]),
        .O(q0_reg_i_291__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_292__0
       (.I0(\xor_ln124_299_reg_35187_reg[5] [1]),
        .I1(or_ln134_146_fu_22744_p3[3]),
        .I2(q3_reg_i_109_0[2]),
        .I3(q0_reg_i_340__0_n_0),
        .I4(\xor_ln124_301_reg_35197_reg[5] [1]),
        .I5(q3_reg_i_109_1[2]),
        .O(q0_reg_i_292__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_293
       (.I0(\xor_ln124_62_reg_32765_reg[7] [3]),
        .I1(q0_reg_i_163_0[3]),
        .I2(x_assign_208_reg_35227[3]),
        .I3(x_assign_213_reg_35265[3]),
        .I4(or_ln134_142_fu_23700_p3[3]),
        .I5(or_ln134_141_fu_23694_p3[1]),
        .O(p_111_in[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_294__0
       (.I0(q0_reg_i_189__0_0[1]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [2]),
        .I2(\xor_ln124_124_reg_33470_reg[5]_0 [0]),
        .I3(\xor_ln124_126_reg_33480_reg[7]_1 [2]),
        .I4(x_assign_64_reg_33322[2]),
        .I5(\xor_ln124_124_reg_33470_reg[5] [0]),
        .O(q0_reg_i_294__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_295__0
       (.I0(\xor_ln124_94_reg_33104_reg[3]_0 [1]),
        .I1(q4_reg_32[2]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [2]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [2]),
        .I4(x_assign_45_reg_32992[2]),
        .I5(x_assign_40_reg_32962[2]),
        .O(q0_reg_i_295__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_296__0
       (.I0(x_assign_38_reg_32707[2]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_0 [2]),
        .I2(or_ln134_11_fu_5671_p3[0]),
        .I3(\xor_ln124_62_reg_32765_reg[7]_1 [2]),
        .I4(x_assign_16_reg_32594[2]),
        .I5(or_ln134_12_reg_32680[2]),
        .O(q0_reg_i_296__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_297
       (.I0(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I1(q0_reg_i_162_0[2]),
        .I2(x_assign_256_reg_35979[2]),
        .I3(x_assign_261_reg_36017[2]),
        .I4(or_ln134_173_fu_28222_p3[0]),
        .I5(or_ln134_174_fu_28228_p3[1]),
        .O(q0_reg_i_297_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_298
       (.I0(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I1(q0_reg_i_162_1[2]),
        .I2(x_assign_237_reg_35641[2]),
        .I3(x_assign_232_reg_35603[2]),
        .I4(or_ln134_157_fu_25958_p3[0]),
        .I5(or_ln134_158_fu_25964_p3[1]),
        .O(p_113_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_299__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I1(q0_reg_i_162_2[2]),
        .I2(or_ln134_165_fu_27090_p3[0]),
        .I3(q0_reg_i_177_0[0]),
        .I4(x_assign_249_reg_35829[2]),
        .I5(q0_reg_i_194__0_0[2]),
        .O(q0_reg_i_299__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_3
       (.I0(q0_reg_i_25__0_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q0_reg_i_26__0_n_0),
        .I3(q0_reg_i_27_n_0),
        .I4(q0_reg_10),
        .I5(q0_reg_i_28_n_0),
        .O(q0_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_300__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I1(q0_reg_i_163_1[2]),
        .I2(q0_reg_i_127__0_0[2]),
        .I3(x_assign_225_reg_35453[2]),
        .I4(or_ln134_149_fu_24826_p3[0]),
        .I5(q3_reg_i_93_0[0]),
        .O(q0_reg_i_300__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_301__0
       (.I0(\xor_ln124_299_reg_35187_reg[5] [0]),
        .I1(or_ln134_146_fu_22744_p3[2]),
        .I2(q3_reg_i_109_0[1]),
        .I3(q0_reg_i_341__0_n_0),
        .I4(\xor_ln124_301_reg_35197_reg[5] [0]),
        .I5(q3_reg_i_109_1[1]),
        .O(q0_reg_i_301__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_302
       (.I0(\xor_ln124_62_reg_32765_reg[7] [2]),
        .I1(q0_reg_i_163_0[2]),
        .I2(x_assign_208_reg_35227[2]),
        .I3(x_assign_213_reg_35265[2]),
        .I4(or_ln134_142_fu_23700_p3[2]),
        .I5(or_ln134_141_fu_23694_p3[0]),
        .O(q0_reg_i_302_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_303__0
       (.I0(q0_reg_i_189__0_0[0]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [1]),
        .I2(x_assign_64_reg_33322[7]),
        .I3(\xor_ln124_126_reg_33480_reg[7]_1 [1]),
        .I4(x_assign_64_reg_33322[1]),
        .I5(x_assign_67_reg_33344[7]),
        .O(q0_reg_i_303__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_304__0
       (.I0(\xor_ln124_94_reg_33104_reg[3]_0 [0]),
        .I1(q4_reg_32[1]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [1]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .I4(x_assign_45_reg_32992[1]),
        .I5(x_assign_40_reg_32962[1]),
        .O(q0_reg_i_304__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_305__0
       (.I0(q3_reg_i_104__0_0[0]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [1]),
        .I2(q0_reg_i_159__0_0[1]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .I4(x_assign_28_reg_32790[7]),
        .I5(x_assign_31_reg_32808[7]),
        .O(q0_reg_i_305__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_306
       (.I0(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I1(q0_reg_i_162_0[1]),
        .I2(x_assign_256_reg_35979[1]),
        .I3(x_assign_261_reg_36017[1]),
        .I4(x_assign_261_reg_36017[5]),
        .I5(x_assign_258_reg_35995[4]),
        .O(p_115_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_307
       (.I0(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I1(q0_reg_i_162_1[1]),
        .I2(x_assign_237_reg_35641[1]),
        .I3(x_assign_232_reg_35603[1]),
        .I4(x_assign_237_reg_35641[5]),
        .I5(x_assign_234_reg_35619[4]),
        .O(q0_reg_i_307_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_308
       (.I0(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I1(q0_reg_i_162_2[1]),
        .I2(x_assign_249_reg_35829[5]),
        .I3(x_assign_246_reg_35807[7]),
        .I4(x_assign_249_reg_35829[1]),
        .I5(q0_reg_i_194__0_0[1]),
        .O(q0_reg_i_308_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_309__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I1(q0_reg_i_163_1[1]),
        .I2(q0_reg_i_127__0_0[1]),
        .I3(x_assign_225_reg_35453[1]),
        .I4(x_assign_225_reg_35453[5]),
        .I5(x_assign_222_reg_35431[7]),
        .O(q0_reg_i_309__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_30__0
       (.I0(xor_ln124_166_fu_14608_p2[4]),
        .I1(clefia_s1_address01),
        .I2(\xor_ln124_94_reg_33104_reg[7] [1]),
        .I3(\xor_ln124_108_reg_33282_reg[7] [1]),
        .I4(ce011),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_30__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_310__0
       (.I0(x_assign_199_reg_35077[7]),
        .I1(or_ln134_146_fu_22744_p3[1]),
        .I2(q3_reg_i_109_0[0]),
        .I3(q0_reg_i_342__0_n_0),
        .I4(x_assign_196_reg_35055[7]),
        .I5(q3_reg_i_109_1[0]),
        .O(q0_reg_i_310__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_311__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [1]),
        .I1(q0_reg_i_163_0[1]),
        .I2(x_assign_208_reg_35227[1]),
        .I3(x_assign_213_reg_35265[1]),
        .I4(or_ln134_142_fu_23700_p3[1]),
        .I5(x_assign_213_reg_35265[5]),
        .O(q0_reg_i_311__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_312__0
       (.I0(or_ln134_42_fu_7967_p3[1]),
        .I1(q4_reg_32[0]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [0]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .I4(x_assign_45_reg_32992[0]),
        .I5(x_assign_40_reg_32962[0]),
        .O(q0_reg_i_312__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_313__0
       (.I0(x_assign_38_reg_32707[0]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_0 [0]),
        .I2(x_assign_16_reg_32594[4]),
        .I3(\xor_ln124_62_reg_32765_reg[7]_1 [0]),
        .I4(x_assign_16_reg_32594[0]),
        .I5(or_ln134_12_reg_32680[0]),
        .O(q0_reg_i_313__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_314
       (.I0(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I1(q0_reg_i_162_0[0]),
        .I2(x_assign_256_reg_35979[0]),
        .I3(x_assign_261_reg_36017[0]),
        .I4(x_assign_261_reg_36017[4]),
        .I5(or_ln134_174_fu_28228_p3[0]),
        .O(q0_reg_i_314_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_315
       (.I0(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I1(q0_reg_i_162_1[0]),
        .I2(x_assign_237_reg_35641[0]),
        .I3(x_assign_232_reg_35603[0]),
        .I4(x_assign_237_reg_35641[4]),
        .I5(or_ln134_158_fu_25964_p3[0]),
        .O(q0_reg_i_315_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_316__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I1(q0_reg_i_162_2[0]),
        .I2(x_assign_249_reg_35829[4]),
        .I3(x_assign_246_reg_35807[6]),
        .I4(x_assign_249_reg_35829[0]),
        .I5(q0_reg_i_194__0_0[0]),
        .O(q0_reg_i_316__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_317__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I1(q0_reg_i_163_1[0]),
        .I2(q0_reg_i_127__0_0[0]),
        .I3(x_assign_225_reg_35453[0]),
        .I4(x_assign_225_reg_35453[4]),
        .I5(x_assign_222_reg_35431[6]),
        .O(p_112_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_318__0
       (.I0(x_assign_199_reg_35077[6]),
        .I1(or_ln134_146_fu_22744_p3[0]),
        .I2(or_ln134_144_fu_22732_p3[1]),
        .I3(q0_reg_i_343__0_n_0),
        .I4(x_assign_196_reg_35055[6]),
        .I5(or_ln134_146_fu_22744_p3[1]),
        .O(q0_reg_i_318__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_319
       (.I0(\xor_ln124_62_reg_32765_reg[7] [0]),
        .I1(q0_reg_i_163_0[0]),
        .I2(x_assign_208_reg_35227[0]),
        .I3(x_assign_213_reg_35265[0]),
        .I4(or_ln134_142_fu_23700_p3[0]),
        .I5(x_assign_213_reg_35265[4]),
        .O(p_111_in[0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_31__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [2]),
        .I1(xor_ln124_230_fu_18943_p2[4]),
        .I2(xor_ln124_246_fu_20087_p2[4]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_31__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_32
       (.I0(q0_reg_i_115_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_116_n_0),
        .I3(ct_address0129_out),
        .I4(\xor_ln124_366_reg_35954_reg[7] [4]),
        .O(q0_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_320
       (.I0(x_assign_276_reg_36043[3]),
        .I1(q0_reg_i_220_0[7]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [7]),
        .I3(\xor_ln124_220_reg_34469_reg[7] [7]),
        .I4(or_ln134_171_fu_28210_p3[4]),
        .I5(or_ln134_172_fu_28216_p3[6]),
        .O(q0_reg_i_320_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_321
       (.I0(x_assign_266_reg_35877[3]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [7]),
        .I2(q0_reg_i_221_0[7]),
        .I3(\xor_ln124_220_reg_34469_reg[7] [7]),
        .I4(or_ln134_163_fu_27078_p3[1]),
        .I5(x_assign_249_reg_35829[5]),
        .O(q0_reg_i_321_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_322__0
       (.I0(x_assign_240_reg_35479[7]),
        .I1(q0_reg_i_222__0_0[7]),
        .I2(\xor_ln124_189_reg_34219_reg[7]_0 [7]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .I4(or_ln134_148_fu_24820_p3[5]),
        .I5(or_ln134_147_fu_24814_p3[7]),
        .O(q0_reg_i_322__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_323__0
       (.I0(or_ln134_176_fu_27260_p3[6]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [6]),
        .I2(q0_reg_i_221_0[6]),
        .I3(\xor_ln124_220_reg_34469_reg[7] [6]),
        .I4(or_ln134_163_fu_27078_p3[0]),
        .I5(x_assign_249_reg_35829[4]),
        .O(q0_reg_i_323__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_324
       (.I0(x_assign_240_reg_35479[6]),
        .I1(q0_reg_i_222__0_0[6]),
        .I2(\xor_ln124_189_reg_34219_reg[7]_0 [6]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .I4(or_ln134_148_fu_24820_p3[4]),
        .I5(or_ln134_147_fu_24814_p3[6]),
        .O(q0_reg_i_324_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_325__0
       (.I0(or_ln134_170_fu_26140_p3[6]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [6]),
        .I2(or_ln134_156_fu_25952_p3[5]),
        .I3(\xor_ln124_349_reg_35761_reg[7] [6]),
        .I4(x_assign_237_reg_35641[4]),
        .I5(x_assign_232_reg_35603[4]),
        .O(q0_reg_i_325__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_326__0
       (.I0(x_assign_288_reg_36231[4]),
        .I1(\xor_ln124_397_reg_36320_reg[7] [4]),
        .I2(or_ln134_179_fu_29342_p3[4]),
        .I3(\xor_ln124_317_reg_35385_reg[7]_0 [4]),
        .I4(or_ln134_181_fu_29354_p3[4]),
        .I5(or_ln134_180_fu_29348_p3[2]),
        .O(q0_reg_i_326__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_327__0
       (.I0(x_assign_240_reg_35479[4]),
        .I1(q0_reg_i_222__0_0[4]),
        .I2(\xor_ln124_189_reg_34219_reg[7]_0 [4]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [4]),
        .I4(or_ln134_148_fu_24820_p3[2]),
        .I5(or_ln134_147_fu_24814_p3[4]),
        .O(q0_reg_i_327__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_328__0
       (.I0(or_ln134_170_fu_26140_p3[4]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [4]),
        .I2(or_ln134_156_fu_25952_p3[3]),
        .I3(\xor_ln124_349_reg_35761_reg[7] [4]),
        .I4(or_ln134_157_fu_25958_p3[4]),
        .I5(or_ln134_155_fu_25946_p3[2]),
        .O(q0_reg_i_328__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_329__0
       (.I0(x_assign_288_reg_36231[3]),
        .I1(\xor_ln124_397_reg_36320_reg[7] [3]),
        .I2(or_ln134_179_fu_29342_p3[3]),
        .I3(\xor_ln124_317_reg_35385_reg[7]_0 [3]),
        .I4(x_assign_273_reg_36205[3]),
        .I5(or_ln134_180_fu_29348_p3[1]),
        .O(q0_reg_i_329__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_330
       (.I0(x_assign_266_reg_35877[2]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [3]),
        .I2(q0_reg_i_221_0[3]),
        .I3(\xor_ln124_220_reg_34469_reg[7] [3]),
        .I4(q0_reg_i_194__0_0[3]),
        .I5(x_assign_249_reg_35829[3]),
        .O(q0_reg_i_330_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_331__0
       (.I0(x_assign_240_reg_35479[3]),
        .I1(q0_reg_i_222__0_0[3]),
        .I2(\xor_ln124_189_reg_34219_reg[7]_0 [3]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [3]),
        .I4(or_ln134_148_fu_24820_p3[1]),
        .I5(or_ln134_147_fu_24814_p3[3]),
        .O(q0_reg_i_331__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_332__0
       (.I0(x_assign_252_reg_35667[2]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [3]),
        .I2(or_ln134_156_fu_25952_p3[2]),
        .I3(\xor_ln124_349_reg_35761_reg[7] [3]),
        .I4(x_assign_237_reg_35641[3]),
        .I5(or_ln134_155_fu_25946_p3[1]),
        .O(q0_reg_i_332__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_333__0
       (.I0(x_assign_288_reg_36231[2]),
        .I1(\xor_ln124_397_reg_36320_reg[7] [2]),
        .I2(or_ln134_179_fu_29342_p3[2]),
        .I3(\xor_ln124_317_reg_35385_reg[7]_0 [2]),
        .I4(x_assign_273_reg_36205[2]),
        .I5(or_ln134_180_fu_29348_p3[0]),
        .O(q0_reg_i_333__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_334__0
       (.I0(x_assign_240_reg_35479[2]),
        .I1(q0_reg_i_222__0_0[2]),
        .I2(\xor_ln124_189_reg_34219_reg[7]_0 [2]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [2]),
        .I4(or_ln134_148_fu_24820_p3[0]),
        .I5(or_ln134_147_fu_24814_p3[2]),
        .O(q0_reg_i_334__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_335
       (.I0(x_assign_276_reg_36043[0]),
        .I1(q0_reg_i_220_0[1]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [1]),
        .I3(\xor_ln124_220_reg_34469_reg[7] [1]),
        .I4(x_assign_256_reg_35979[6]),
        .I5(x_assign_259_reg_36001[4]),
        .O(q0_reg_i_335_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_336__0
       (.I0(x_assign_240_reg_35479[1]),
        .I1(q0_reg_i_222__0_0[1]),
        .I2(\xor_ln124_189_reg_34219_reg[7]_0 [1]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .I4(x_assign_223_reg_35437[5]),
        .I5(or_ln134_147_fu_24814_p3[1]),
        .O(q0_reg_i_336__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_337__0
       (.I0(x_assign_252_reg_35667[0]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [1]),
        .I2(x_assign_235_reg_35625[4]),
        .I3(\xor_ln124_349_reg_35761_reg[7] [1]),
        .I4(x_assign_237_reg_35641[1]),
        .I5(x_assign_232_reg_35603[6]),
        .O(q0_reg_i_337__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_338__0
       (.I0(or_ln134_186_fu_28404_p3[0]),
        .I1(q0_reg_i_220_0[0]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [0]),
        .I3(\xor_ln124_220_reg_34469_reg[7] [0]),
        .I4(x_assign_256_reg_35979[5]),
        .I5(or_ln134_172_fu_28216_p3[0]),
        .O(q0_reg_i_338__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_339
       (.I0(or_ln134_145_fu_22738_p3[3]),
        .I1(\xor_ln124_301_reg_35197_reg[7] [4]),
        .I2(\xor_ln124_317_reg_35385_reg[7]_0 [4]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I4(x_assign_196_reg_35055[4]),
        .I5(or_ln134_133_fu_22562_p3[4]),
        .O(q0_reg_i_339_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_33__0
       (.I0(xor_ln124_214_fu_17799_p2[3]),
        .I1(xor_ln124_182_fu_15512_p2[3]),
        .I2(xor_ln124_198_fu_16656_p2[3]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_340__0
       (.I0(or_ln134_145_fu_22738_p3[2]),
        .I1(\xor_ln124_301_reg_35197_reg[7] [3]),
        .I2(\xor_ln124_317_reg_35385_reg[7]_0 [3]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I4(x_assign_196_reg_35055[3]),
        .I5(x_assign_201_reg_35019[3]),
        .O(q0_reg_i_340__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_341__0
       (.I0(or_ln134_145_fu_22738_p3[1]),
        .I1(\xor_ln124_301_reg_35197_reg[7] [2]),
        .I2(\xor_ln124_317_reg_35385_reg[7]_0 [2]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I4(x_assign_196_reg_35055[2]),
        .I5(x_assign_201_reg_35019[2]),
        .O(q0_reg_i_341__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_342__0
       (.I0(or_ln134_145_fu_22738_p3[0]),
        .I1(\xor_ln124_301_reg_35197_reg[7] [1]),
        .I2(\xor_ln124_317_reg_35385_reg[7]_0 [1]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I4(x_assign_196_reg_35055[1]),
        .I5(x_assign_201_reg_35019[1]),
        .O(q0_reg_i_342__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_343__0
       (.I0(x_assign_219_reg_35141),
        .I1(\xor_ln124_301_reg_35197_reg[7] [0]),
        .I2(\xor_ln124_317_reg_35385_reg[7]_0 [0]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I4(x_assign_196_reg_35055[0]),
        .I5(x_assign_201_reg_35019[0]),
        .O(q0_reg_i_343__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_34__0
       (.I0(xor_ln124_166_fu_14608_p2[3]),
        .I1(clefia_s1_address01),
        .I2(q0_reg_i_121__0_n_0),
        .I3(q0_reg_i_122__0_n_0),
        .I4(ce011),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_35__0
       (.I0(q0_reg_i_123__0_n_0),
        .I1(q0_reg_i_124__0_n_0),
        .I2(xor_ln124_246_fu_20087_p2[3]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_35__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_36
       (.I0(q0_reg_i_126_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_127__0_n_0),
        .I3(ct_address0129_out),
        .I4(\xor_ln124_366_reg_35954_reg[7] [3]),
        .O(q0_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_37__0
       (.I0(xor_ln124_214_fu_17799_p2[2]),
        .I1(xor_ln124_182_fu_15512_p2[2]),
        .I2(xor_ln124_198_fu_16656_p2[2]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_38
       (.I0(clefia_s1_address01),
        .I1(q0_reg_i_131__0_n_0),
        .I2(\xor_ln124_94_reg_33104_reg[7] [0]),
        .I3(q0_reg_i_132__0_n_0),
        .I4(ce011),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_39
       (.I0(\xor_ln124_253_reg_34736_reg[7] [1]),
        .I1(q0_reg_i_133__0_n_0),
        .I2(xor_ln124_246_fu_20087_p2[2]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_4
       (.I0(q0_reg_i_29_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q0_reg_i_30__0_n_0),
        .I3(q0_reg_i_31__0_n_0),
        .I4(q0_reg_10),
        .I5(q0_reg_i_32_n_0),
        .O(q0_reg_i_4_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_40
       (.I0(q0_reg_i_135_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_136_n_0),
        .I3(ct_address0129_out),
        .I4(\xor_ln124_366_reg_35954_reg[7] [2]),
        .O(q0_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_41__0
       (.I0(xor_ln124_214_fu_17799_p2[1]),
        .I1(q0_reg_i_138__0_n_0),
        .I2(q0_reg_i_139__0_n_0),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_42__0
       (.I0(xor_ln124_166_fu_14608_p2[1]),
        .I1(clefia_s1_address01),
        .I2(q0_reg_i_141__0_n_0),
        .I3(\xor_ln124_108_reg_33282_reg[7] [0]),
        .I4(ce011),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_42__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_43__0
       (.I0(q0_reg_i_142__0_n_0),
        .I1(q0_reg_i_143__0_n_0),
        .I2(xor_ln124_246_fu_20087_p2[1]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_43__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_44
       (.I0(q0_reg_i_145_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_146__0_n_0),
        .I3(ct_address0129_out),
        .I4(\xor_ln124_366_reg_35954_reg[7] [1]),
        .O(q0_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_45__0
       (.I0(xor_ln124_214_fu_17799_p2[0]),
        .I1(q0_reg_i_148__0_n_0),
        .I2(xor_ln124_198_fu_16656_p2[0]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_45__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_46__0
       (.I0(xor_ln124_166_fu_14608_p2[0]),
        .I1(clefia_s1_address01),
        .I2(q0_reg_i_151__0_n_0),
        .I3(q0_reg_i_152__0_n_0),
        .I4(ce011),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_46__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_47
       (.I0(\xor_ln124_253_reg_34736_reg[7] [0]),
        .I1(xor_ln124_230_fu_18943_p2[0]),
        .I2(q0_reg_i_154__0_n_0),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_47_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_48
       (.I0(q0_reg_i_155_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_156_n_0),
        .I3(ct_address0129_out),
        .I4(\xor_ln124_366_reg_35954_reg[7] [0]),
        .O(q0_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_49
       (.I0(\xor_ln124_78_reg_32932_reg[7] [7]),
        .I1(q0_reg_i_157__0_n_0),
        .I2(\reg_2459_reg[7] [2]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_5
       (.I0(q0_reg_i_33__0_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q0_reg_i_34__0_n_0),
        .I3(q0_reg_i_35__0_n_0),
        .I4(q0_reg_10),
        .I5(q0_reg_i_36_n_0),
        .O(q0_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_50
       (.I0(q0_reg_i_158__0_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\pt_load_2_reg_32129_reg[7] [2]),
        .I3(q0_reg_i_159__0_n_0),
        .I4(clefia_s1_address21),
        .I5(q0_reg_13),
        .O(q0_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_51
       (.I0(\xor_ln124_349_reg_35761_reg[7] [7]),
        .I1(q0_reg_i_160_n_0),
        .I2(q0_reg_i_161__0_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_51_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_52
       (.I0(q0_reg_i_162_n_0),
        .I1(q3_reg_13),
        .I2(q0_reg_i_163_n_0),
        .I3(ct_ce08),
        .I4(q0_reg_i_164_n_0),
        .O(q0_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_53
       (.I0(\xor_ln124_78_reg_32932_reg[7] [6]),
        .I1(q0_reg_i_165__0_n_0),
        .I2(\reg_2459_reg[7] [1]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_54
       (.I0(q0_reg_i_166_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\pt_load_2_reg_32129_reg[7] [1]),
        .I3(\reg_2412_reg[6] [3]),
        .I4(clefia_s1_address21),
        .I5(q0_reg_13),
        .O(q0_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_55
       (.I0(\xor_ln124_349_reg_35761_reg[7] [6]),
        .I1(p_102_in[6]),
        .I2(q0_reg_i_168__0_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_55_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_56
       (.I0(q0_reg_i_169_n_0),
        .I1(q3_reg_13),
        .I2(q0_reg_i_170_n_0),
        .I3(ct_ce08),
        .I4(q0_reg_i_171_n_0),
        .O(q0_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_57
       (.I0(\xor_ln124_78_reg_32932_reg[7] [5]),
        .I1(q0_reg_i_172__0_n_0),
        .I2(q0_reg_i_173__0_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_58
       (.I0(\xor_ln124_30_reg_32515_reg[5] [1]),
        .I1(clefia_s1_address217_out),
        .I2(q0_reg_i_174__0_n_0),
        .I3(\reg_2412_reg[6] [2]),
        .I4(clefia_s1_address21),
        .I5(q0_reg_13),
        .O(q0_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_59
       (.I0(\xor_ln124_349_reg_35761_reg[7] [5]),
        .I1(p_102_in[5]),
        .I2(p_103_in[5]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_6
       (.I0(q0_reg_i_37__0_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q0_reg_i_38_n_0),
        .I3(q0_reg_i_39_n_0),
        .I4(q0_reg_10),
        .I5(q0_reg_i_40_n_0),
        .O(q0_reg_i_6_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_60
       (.I0(q0_reg_i_177_n_0),
        .I1(q3_reg_13),
        .I2(q0_reg_i_178_n_0),
        .I3(ct_ce08),
        .I4(q0_reg_i_179_n_0),
        .O(q0_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_61__0
       (.I0(\xor_ln124_78_reg_32932_reg[7] [4]),
        .I1(\reg_2468_reg[4] [4]),
        .I2(q0_reg_i_180__0_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_61__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_62__0
       (.I0(q0_reg_i_181__0_n_0),
        .I1(clefia_s1_address217_out),
        .I2(q0_reg_i_182__0_n_0),
        .I3(q0_reg_i_183_n_0),
        .I4(clefia_s1_address21),
        .I5(q0_reg_13),
        .O(q0_reg_i_62__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_63
       (.I0(\xor_ln124_349_reg_35761_reg[7] [4]),
        .I1(p_102_in[4]),
        .I2(p_103_in[4]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_63_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_64
       (.I0(q0_reg_i_186_n_0),
        .I1(q3_reg_13),
        .I2(q0_reg_i_187_n_0),
        .I3(ct_ce08),
        .I4(q0_reg_i_188_n_0),
        .O(q0_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_65__0
       (.I0(\xor_ln124_78_reg_32932_reg[7] [3]),
        .I1(\reg_2468_reg[4] [3]),
        .I2(q0_reg_i_189__0_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_65__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_66__0
       (.I0(\xor_ln124_30_reg_32515_reg[5] [0]),
        .I1(clefia_s1_address217_out),
        .I2(q0_reg_i_190__0_n_0),
        .I3(q0_reg_i_191__0_n_0),
        .I4(clefia_s1_address21),
        .I5(q0_reg_13),
        .O(q0_reg_i_66__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_67
       (.I0(\xor_ln124_349_reg_35761_reg[7] [3]),
        .I1(q0_reg_i_192_n_0),
        .I2(q0_reg_i_193__0_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_67_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_68
       (.I0(q0_reg_i_194__0_n_0),
        .I1(q3_reg_13),
        .I2(q0_reg_i_195_n_0),
        .I3(ct_ce08),
        .I4(q0_reg_i_196_n_0),
        .O(q0_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_69__0
       (.I0(\xor_ln124_78_reg_32932_reg[7] [2]),
        .I1(\reg_2468_reg[4] [2]),
        .I2(q0_reg_i_197__0_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_69__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_7
       (.I0(q0_reg_i_41__0_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q0_reg_i_42__0_n_0),
        .I3(q0_reg_i_43__0_n_0),
        .I4(q0_reg_10),
        .I5(q0_reg_i_44_n_0),
        .O(q0_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_70__0
       (.I0(q0_reg_i_198__0_n_0),
        .I1(clefia_s1_address217_out),
        .I2(q0_reg_i_199__0_n_0),
        .I3(\reg_2412_reg[6] [1]),
        .I4(clefia_s1_address21),
        .I5(q0_reg_13),
        .O(q0_reg_i_70__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_71
       (.I0(\xor_ln124_349_reg_35761_reg[7] [2]),
        .I1(p_102_in[2]),
        .I2(q0_reg_i_201__0_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_71_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_72
       (.I0(q0_reg_i_202_n_0),
        .I1(q3_reg_13),
        .I2(q0_reg_i_203_n_0),
        .I3(ct_ce08),
        .I4(p_116_in[2]),
        .O(q0_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_73__0
       (.I0(\xor_ln124_78_reg_32932_reg[7] [1]),
        .I1(\reg_2468_reg[4] [1]),
        .I2(q0_reg_i_205__0_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_73__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_74__0
       (.I0(q0_reg_i_206__0_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\pt_load_2_reg_32129_reg[7] [0]),
        .I3(q0_reg_i_207__0_n_0),
        .I4(clefia_s1_address21),
        .I5(q0_reg_13),
        .O(q0_reg_i_74__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_75
       (.I0(\xor_ln124_349_reg_35761_reg[7] [1]),
        .I1(p_102_in[1]),
        .I2(q0_reg_i_209__0_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_75_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_76
       (.I0(q0_reg_i_210_n_0),
        .I1(q3_reg_13),
        .I2(q0_reg_i_211_n_0),
        .I3(ct_ce08),
        .I4(p_116_in[1]),
        .O(q0_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_77__0
       (.I0(\xor_ln124_78_reg_32932_reg[7] [0]),
        .I1(\reg_2468_reg[4] [0]),
        .I2(\reg_2459_reg[7] [0]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_77__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_78__0
       (.I0(q0_reg_i_213__0_n_0),
        .I1(clefia_s1_address217_out),
        .I2(q0_reg_i_214__0_n_0),
        .I3(\reg_2412_reg[6] [0]),
        .I4(clefia_s1_address21),
        .I5(q0_reg_13),
        .O(q0_reg_i_78__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_79
       (.I0(\xor_ln124_349_reg_35761_reg[7] [0]),
        .I1(q0_reg_i_215_n_0),
        .I2(p_103_in[0]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_8
       (.I0(q0_reg_i_45__0_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q0_reg_i_46__0_n_0),
        .I3(q0_reg_i_47_n_0),
        .I4(q0_reg_10),
        .I5(q0_reg_i_48_n_0),
        .O(q0_reg_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_80
       (.I0(q0_reg_i_217_n_0),
        .I1(q3_reg_13),
        .I2(q0_reg_i_218_n_0),
        .I3(ct_ce08),
        .I4(p_116_in[0]),
        .O(q0_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_81__0
       (.I0(q0_reg_i_17__0_0[7]),
        .I1(q0_reg_i_17__0_1[7]),
        .I2(x_assign_153_reg_34530[5]),
        .I3(or_ln134_102_fu_17692_p3[7]),
        .I4(x_assign_148_reg_34492[5]),
        .I5(x_assign_153_reg_34530[7]),
        .O(q0_reg_i_81__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_82__0
       (.I0(q0_reg_i_17__0_3[7]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [7]),
        .I2(or_ln134_86_fu_15404_p3[7]),
        .I3(x_assign_129_reg_34269[5]),
        .I4(x_assign_129_reg_34269[7]),
        .I5(x_assign_124_reg_34231[5]),
        .O(q0_reg_i_82__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_83__0
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [7]),
        .I1(q0_reg_i_17__0_2[7]),
        .I2(x_assign_141_reg_34397[7]),
        .I3(x_assign_136_reg_34359[5]),
        .I4(or_ln134_94_fu_16548_p3[7]),
        .I5(x_assign_141_reg_34397[5]),
        .O(q0_reg_i_83__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_84
       (.I0(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_0 [7]),
        .I2(x_assign_117_reg_34108[7]),
        .I3(x_assign_112_reg_34070[5]),
        .I4(or_ln134_78_fu_14500_p3[7]),
        .I5(x_assign_117_reg_34108[5]),
        .O(xor_ln124_166_fu_14608_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_85__0
       (.I0(q0_reg_i_17__0_0[7]),
        .I1(q0_reg_i_19__0_1[7]),
        .I2(x_assign_165_reg_34658[5]),
        .I3(or_ln134_110_fu_18835_p3[7]),
        .I4(x_assign_160_reg_34620[5]),
        .I5(x_assign_165_reg_34658[7]),
        .O(xor_ln124_230_fu_18943_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_86__0
       (.I0(q0_reg_i_17__0_0[7]),
        .I1(q0_reg_i_19__0_0[7]),
        .I2(or_ln134_118_fu_19979_p3[7]),
        .I3(x_assign_177_reg_34786[5]),
        .I4(x_assign_177_reg_34786[7]),
        .I5(x_assign_172_reg_34748[5]),
        .O(xor_ln124_246_fu_20087_p2[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_87
       (.I0(\reg_2419_reg[7] ),
        .I1(q0_reg_i_220_n_0),
        .I2(\xor_ln124_333_reg_35573_reg[7] [4]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_88
       (.I0(q0_reg_i_221_n_0),
        .I1(q0_reg_i_222__0_n_0),
        .I2(\reg_2459_reg[7]_0 [3]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_89__0
       (.I0(q0_reg_i_17__0_0[6]),
        .I1(q0_reg_i_17__0_1[6]),
        .I2(x_assign_153_reg_34530[4]),
        .I3(or_ln134_102_fu_17692_p3[6]),
        .I4(x_assign_148_reg_34492[4]),
        .I5(x_assign_153_reg_34530[6]),
        .O(q0_reg_i_89__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_9
       (.I0(q0_reg_i_49_n_0),
        .I1(q0_reg_9),
        .I2(q0_reg_i_50_n_0),
        .I3(q0_reg_i_51_n_0),
        .I4(q3_reg_12),
        .I5(q0_reg_i_52_n_0),
        .O(q0_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_90__0
       (.I0(q0_reg_i_17__0_3[6]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [6]),
        .I2(or_ln134_86_fu_15404_p3[6]),
        .I3(x_assign_129_reg_34269[4]),
        .I4(x_assign_129_reg_34269[6]),
        .I5(x_assign_124_reg_34231[4]),
        .O(q0_reg_i_90__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_91__0
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [6]),
        .I1(q0_reg_i_17__0_2[6]),
        .I2(x_assign_141_reg_34397[6]),
        .I3(x_assign_136_reg_34359[4]),
        .I4(or_ln134_94_fu_16548_p3[6]),
        .I5(x_assign_141_reg_34397[4]),
        .O(xor_ln124_198_fu_16656_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_92
       (.I0(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_0 [6]),
        .I2(x_assign_117_reg_34108[6]),
        .I3(x_assign_112_reg_34070[4]),
        .I4(or_ln134_78_fu_14500_p3[6]),
        .I5(x_assign_117_reg_34108[4]),
        .O(q0_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_93__0
       (.I0(or_ln134_68_fu_13433_p3[4]),
        .I1(or_ln134_80_fu_13609_p3[6]),
        .I2(x_assign_121_reg_33956[2]),
        .I3(q0_reg_i_223__0_n_0),
        .I4(x_assign_100_reg_33886[4]),
        .I5(or_ln134_80_fu_13609_p3[5]),
        .O(q0_reg_i_93__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_94__0
       (.I0(x_assign_213_reg_35265[4]),
        .I1(x_assign_230_reg_35313[6]),
        .I2(or_ln134_153_fu_23870_p3[5]),
        .I3(q0_reg_i_224__0_n_0),
        .I4(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I5(or_ln134_154_fu_23876_p3[6]),
        .O(q0_reg_i_94__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_95__0
       (.I0(q0_reg_i_17__0_0[6]),
        .I1(q0_reg_i_19__0_1[6]),
        .I2(x_assign_165_reg_34658[4]),
        .I3(or_ln134_110_fu_18835_p3[6]),
        .I4(x_assign_160_reg_34620[4]),
        .I5(x_assign_165_reg_34658[6]),
        .O(q0_reg_i_95__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_96__0
       (.I0(q0_reg_i_17__0_0[6]),
        .I1(q0_reg_i_19__0_0[6]),
        .I2(or_ln134_118_fu_19979_p3[6]),
        .I3(x_assign_177_reg_34786[4]),
        .I4(x_assign_177_reg_34786[6]),
        .I5(x_assign_172_reg_34748[4]),
        .O(xor_ln124_246_fu_20087_p2[6]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_97
       (.I0(\reg_2419_reg[6] ),
        .I1(\xor_ln124_317_reg_35385_reg[6] [4]),
        .I2(\xor_ln124_333_reg_35573_reg[7] [3]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_98
       (.I0(q0_reg_i_225__0_n_0),
        .I1(q0_reg_i_226_n_0),
        .I2(q0_reg_i_227__0_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_99__0
       (.I0(q0_reg_i_17__0_0[5]),
        .I1(q0_reg_i_17__0_1[5]),
        .I2(\xor_ln124_236_reg_34602_reg[5] [3]),
        .I3(or_ln134_102_fu_17692_p3[5]),
        .I4(or_ln134_99_fu_17674_p3[4]),
        .I5(x_assign_153_reg_34530[5]),
        .O(q0_reg_i_99__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q3_reg
       (.ADDRARDADDR({1'b0,1'b0,q3_reg_i_3_n_0,q3_reg_i_4_n_0,q3_reg_i_5_n_0,q3_reg_i_6_n_0,q3_reg_i_7_n_0,q3_reg_i_8_n_0,q3_reg_i_9_n_0,q3_reg_i_10_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q3_reg_DOADO_UNCONNECTED[15:8],q3_reg_0[6:1],\^q3_reg ,q3_reg_0[0]}),
        .DOBDO({NLW_q3_reg_DOBDO_UNCONNECTED[15:8],q3_reg_1}),
        .DOPADOP(NLW_q3_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q3_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce3),
        .ENBWREN(clefia_s0_ce6),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    q3_reg_i_1
       (.I0(clefia_s1_address0119_out),
        .I1(clefia_s1_address0123_out),
        .I2(p_43_in),
        .I3(q0_reg_8[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_i_19_n_0),
        .O(clefia_s0_ce3));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_10
       (.I0(q3_reg_i_52_n_0),
        .I1(q3_reg_i_24__0_n_0),
        .I2(q3_reg_i_53__0_n_0),
        .I3(q3_reg_i_54__0_n_0),
        .I4(q3_reg_12),
        .I5(q3_reg_i_55_n_0),
        .O(q3_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_100
       (.I0(p_105_in[4]),
        .I1(\xor_ln124_235_reg_34596_reg[7] [1]),
        .I2(q3_reg_i_166_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_101
       (.I0(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I1(q3_reg_i_27_0[4]),
        .I2(or_ln134_180_fu_29348_p3[4]),
        .I3(x_assign_270_reg_36183[4]),
        .I4(q3_reg_i_35_0[2]),
        .I5(or_ln134_181_fu_29354_p3[2]),
        .O(q3_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_102__0
       (.I0(q5_reg_i_27__0_0[3]),
        .I1(q0_reg_i_65__0_0[2]),
        .I2(q3_reg_i_36__0_0[1]),
        .I3(q3_reg_i_167__0_n_0),
        .I4(x_assign_67_reg_33344[3]),
        .I5(or_ln134_56_fu_10219_p3[3]),
        .O(q3_reg_i_102__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_103__0
       (.I0(\xor_ln124_108_reg_33282_reg[5] [1]),
        .I1(\xor_ln124_110_reg_33292_reg[3] [2]),
        .I2(\xor_ln124_108_reg_33282_reg[4] [1]),
        .I3(q3_reg_i_168__0_n_0),
        .I4(\xor_ln124_108_reg_33282_reg[5]_0 [1]),
        .I5(or_ln134_48_fu_9087_p3[3]),
        .O(q3_reg_i_103__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_104__0
       (.I0(x_assign_31_reg_32808[3]),
        .I1(q3_reg_i_41__0_0[2]),
        .I2(\xor_ln124_76_reg_32922_reg[4] [1]),
        .I3(q3_reg_i_169__0_n_0),
        .I4(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I5(or_ln134_32_fu_6823_p3[3]),
        .O(q3_reg_i_104__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_105__0
       (.I0(x_assign_18_reg_32639[3]),
        .I1(x_assign_36_reg_32696[2]),
        .I2(q3_reg_i_25__0_0[3]),
        .I3(q3_reg_i_170__0_n_0),
        .I4(or_ln134_11_fu_5671_p3[1]),
        .I5(or_ln134_12_reg_32680[3]),
        .O(q3_reg_i_105__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_106__0
       (.I0(\x_74_reg_33668_reg[5]_0 [1]),
        .I1(\x_74_reg_33668_reg[3] [2]),
        .I2(or_ln134_64_fu_11351_p3[3]),
        .I3(q3_reg_i_171__0_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [3]),
        .I5(\xor_ln124_140_reg_33658_reg[4] [1]),
        .O(q3_reg_i_106__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_107
       (.I0(q3_reg_i_26_0[3]),
        .I1(q3_reg_i_76_0[3]),
        .I2(q3_reg_i_34_0[1]),
        .I3(q3_reg_i_34_1[1]),
        .I4(x_assign_90_reg_33714[3]),
        .I5(q4_reg_i_70__0_1[3]),
        .O(p_100_in[3]));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_108
       (.I0(q3_reg_i_172_n_0),
        .I1(p_106_in[3]),
        .I2(q3_reg_i_174_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_109
       (.I0(q3_reg_i_175_n_0),
        .I1(q3_reg_i_176__0_n_0),
        .I2(p_104_in[3]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_110__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I1(q3_reg_i_27_0[3]),
        .I2(x_assign_271_reg_36189[3]),
        .I3(x_assign_270_reg_36183[3]),
        .I4(q3_reg_i_35_0[1]),
        .I5(or_ln134_181_fu_29354_p3[1]),
        .O(q3_reg_i_110__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_111__0
       (.I0(\xor_ln124_108_reg_33282_reg[5] [0]),
        .I1(\xor_ln124_110_reg_33292_reg[3] [1]),
        .I2(\xor_ln124_108_reg_33282_reg[4] [0]),
        .I3(q3_reg_i_178__0_n_0),
        .I4(\xor_ln124_108_reg_33282_reg[5]_0 [0]),
        .I5(or_ln134_48_fu_9087_p3[2]),
        .O(q3_reg_i_111__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_112__0
       (.I0(\x_74_reg_33668_reg[5]_0 [0]),
        .I1(\x_74_reg_33668_reg[3] [1]),
        .I2(or_ln134_64_fu_11351_p3[2]),
        .I3(q3_reg_i_179__0_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [2]),
        .I5(\xor_ln124_140_reg_33658_reg[4] [0]),
        .O(q3_reg_i_112__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_113__0
       (.I0(q3_reg_i_26_0[2]),
        .I1(q3_reg_i_76_0[2]),
        .I2(q3_reg_i_34_0[0]),
        .I3(q3_reg_i_34_1[0]),
        .I4(x_assign_90_reg_33714[2]),
        .I5(q4_reg_i_70__0_1[2]),
        .O(q3_reg_i_113__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_114
       (.I0(q3_reg_i_180_n_0),
        .I1(q3_reg_i_181__0_n_0),
        .I2(p_107_in[2]),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_115
       (.I0(p_105_in[2]),
        .I1(q3_reg_i_184__0_n_0),
        .I2(p_104_in[2]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_116
       (.I0(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I1(q3_reg_i_27_0[2]),
        .I2(x_assign_271_reg_36189[2]),
        .I3(x_assign_270_reg_36183[2]),
        .I4(q3_reg_i_35_0[0]),
        .I5(or_ln134_181_fu_29354_p3[0]),
        .O(q3_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_117__0
       (.I0(x_assign_55_reg_33156[7]),
        .I1(\xor_ln124_110_reg_33292_reg[3] [0]),
        .I2(x_assign_73_reg_33204[0]),
        .I3(q3_reg_i_186__0_n_0),
        .I4(x_assign_52_reg_33134[7]),
        .I5(or_ln134_48_fu_9087_p3[1]),
        .O(q3_reg_i_117__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_118__0
       (.I0(x_assign_31_reg_32808[1]),
        .I1(q3_reg_i_41__0_0[0]),
        .I2(x_assign_49_reg_32844[0]),
        .I3(q3_reg_i_187__0_n_0),
        .I4(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I5(or_ln134_32_fu_6823_p3[1]),
        .O(q3_reg_i_118__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_119__0
       (.I0(x_assign_18_reg_32639[1]),
        .I1(x_assign_36_reg_32696[0]),
        .I2(q3_reg_i_25__0_0[1]),
        .I3(q3_reg_i_188__0_n_0),
        .I4(x_assign_16_reg_32594[5]),
        .I5(or_ln134_12_reg_32680[1]),
        .O(q3_reg_i_119__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_120__0
       (.I0(x_assign_76_reg_33510[7]),
        .I1(\x_74_reg_33668_reg[3] [0]),
        .I2(or_ln134_64_fu_11351_p3[1]),
        .I3(q3_reg_i_189__0_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .I5(x_assign_97_reg_33580[0]),
        .O(q3_reg_i_120__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_121__0
       (.I0(q3_reg_i_26_0[1]),
        .I1(q3_reg_i_76_0[1]),
        .I2(x_assign_93_reg_33736[7]),
        .I3(x_assign_90_reg_33714[7]),
        .I4(x_assign_90_reg_33714[1]),
        .I5(q4_reg_i_70__0_1[1]),
        .O(q3_reg_i_121__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_122
       (.I0(q3_reg_i_190_n_0),
        .I1(p_106_in[1]),
        .I2(p_107_in[1]),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_123__0
       (.I0(q3_reg_i_193_n_0),
        .I1(q3_reg_i_194__0_n_0),
        .I2(p_104_in[1]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_123__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_124
       (.I0(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I1(q3_reg_i_27_0[1]),
        .I2(x_assign_271_reg_36189[1]),
        .I3(x_assign_270_reg_36183[1]),
        .I4(x_assign_270_reg_36183[7]),
        .I5(x_assign_273_reg_36205[5]),
        .O(q3_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_125
       (.I0(x_assign_55_reg_33156[6]),
        .I1(or_ln134_48_fu_9087_p3[1]),
        .I2(x_assign_73_reg_33204[4]),
        .I3(q3_reg_i_196_n_0),
        .I4(x_assign_52_reg_33134[6]),
        .I5(or_ln134_48_fu_9087_p3[0]),
        .O(q3_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_126__0
       (.I0(x_assign_76_reg_33510[6]),
        .I1(or_ln134_66_fu_11363_p3[1]),
        .I2(or_ln134_64_fu_11351_p3[0]),
        .I3(q3_reg_i_197__0_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .I5(x_assign_97_reg_33580[4]),
        .O(q3_reg_i_126__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_127
       (.I0(q3_reg_i_26_0[0]),
        .I1(q3_reg_i_76_0[0]),
        .I2(x_assign_93_reg_33736[6]),
        .I3(x_assign_90_reg_33714[6]),
        .I4(x_assign_90_reg_33714[0]),
        .I5(q4_reg_i_70__0_1[0]),
        .O(p_100_in[0]));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_128__0
       (.I0(q3_reg_i_198__0_n_0),
        .I1(q3_reg_i_199_n_0),
        .I2(q3_reg_i_200_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_128__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_129
       (.I0(p_105_in[0]),
        .I1(\xor_ln124_235_reg_34596_reg[7] [0]),
        .I2(q3_reg_i_202__0_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_130
       (.I0(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I1(q3_reg_i_27_0[0]),
        .I2(x_assign_271_reg_36189[0]),
        .I3(x_assign_270_reg_36183[0]),
        .I4(x_assign_270_reg_36183[6]),
        .I5(x_assign_273_reg_36205[4]),
        .O(p_109_in[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_133
       (.I0(or_ln134_42_fu_7967_p3[0]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [7]),
        .I2(q5_reg_40[7]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I4(or_ln134_30_reg_33004[1]),
        .I5(x_assign_43_reg_32980[7]),
        .O(q3_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_134__0
       (.I0(or_ln134_50_fu_9099_p3[0]),
        .I1(q4_reg_33[7]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [7]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .I4(or_ln134_38_fu_8923_p3[1]),
        .I5(x_assign_55_reg_33156[7]),
        .O(q3_reg_i_134__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_135__0
       (.I0(or_ln134_34_fu_6835_p3[0]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [7]),
        .I2(x_assign_31_reg_32808[5]),
        .I3(q3_reg_i_75__0_0[7]),
        .I4(or_ln134_22_reg_32832[1]),
        .I5(x_assign_28_reg_32790[5]),
        .O(q3_reg_i_135__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_136__0
       (.I0(x_assign_38_reg_32707[7]),
        .I1(q3_reg_i_76_0[7]),
        .I2(\xor_ln124_124_reg_33470_reg[7]_0 [7]),
        .I3(x_assign_38_reg_32707[6]),
        .I4(or_ln134_12_reg_32680[1]),
        .I5(q3_reg_i_76_1[7]),
        .O(q3_reg_i_136__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_137
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I1(q3_reg_i_78__0_0[7]),
        .I2(or_ln134_173_fu_28222_p3[5]),
        .I3(or_ln134_174_fu_28228_p3[6]),
        .I4(x_assign_258_reg_35995[4]),
        .I5(x_assign_259_reg_36001[4]),
        .O(q3_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_138__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I1(q3_reg_i_78__0_1[7]),
        .I2(x_assign_235_reg_35625[4]),
        .I3(x_assign_234_reg_35619[4]),
        .I4(or_ln134_157_fu_25958_p3[5]),
        .I5(or_ln134_158_fu_25964_p3[6]),
        .O(q3_reg_i_138__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_139
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I1(q3_reg_i_78__0_2[7]),
        .I2(or_ln134_165_fu_27090_p3[5]),
        .I3(x_assign_246_reg_35807[5]),
        .I4(x_assign_247_reg_35813[5]),
        .I5(x_assign_246_reg_35807[7]),
        .O(q3_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_140
       (.I0(\xor_ln124_62_reg_32765_reg[7] [7]),
        .I1(q3_reg_i_79_1[7]),
        .I2(x_assign_223_reg_35437[5]),
        .I3(x_assign_222_reg_35431[7]),
        .I4(or_ln134_149_fu_24826_p3[5]),
        .I5(x_assign_222_reg_35431[5]),
        .O(q3_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_141
       (.I0(q3_reg_i_76_0[7]),
        .I1(q3_reg_i_79_0[7]),
        .I2(or_ln134_140_fu_23688_p3[1]),
        .I3(or_ln134_142_fu_23700_p3[1]),
        .I4(or_ln134_142_fu_23700_p3[7]),
        .I5(or_ln134_141_fu_23694_p3[5]),
        .O(p_104_in[7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_142__0
       (.I0(or_ln134_56_fu_10219_p3[7]),
        .I1(\xor_ln124_124_reg_33470_reg[7]_1 [6]),
        .I2(\xor_ln124_124_reg_33470_reg[7]_0 [6]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .I4(x_assign_67_reg_33344[4]),
        .I5(x_assign_64_reg_33322[4]),
        .O(q3_reg_i_142__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_143__0
       (.I0(x_assign_38_reg_32707[6]),
        .I1(q3_reg_i_76_0[6]),
        .I2(\xor_ln124_124_reg_33470_reg[7]_0 [6]),
        .I3(x_assign_38_reg_32707[5]),
        .I4(or_ln134_12_reg_32680[0]),
        .I5(q3_reg_i_76_1[6]),
        .O(q3_reg_i_143__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_144
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I1(q3_reg_i_78__0_0[6]),
        .I2(or_ln134_173_fu_28222_p3[4]),
        .I3(or_ln134_174_fu_28228_p3[5]),
        .I4(or_ln134_174_fu_28228_p3[0]),
        .I5(or_ln134_172_fu_28216_p3[0]),
        .O(q3_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_145
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I1(q3_reg_i_78__0_1[6]),
        .I2(or_ln134_156_fu_25952_p3[0]),
        .I3(or_ln134_158_fu_25964_p3[0]),
        .I4(or_ln134_157_fu_25958_p3[4]),
        .I5(or_ln134_158_fu_25964_p3[5]),
        .O(p_106_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_146__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I1(q3_reg_i_78__0_2[6]),
        .I2(or_ln134_165_fu_27090_p3[4]),
        .I3(x_assign_246_reg_35807[4]),
        .I4(x_assign_247_reg_35813[4]),
        .I5(x_assign_246_reg_35807[6]),
        .O(p_107_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_147__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [6]),
        .I1(q3_reg_i_79_1[6]),
        .I2(x_assign_223_reg_35437[4]),
        .I3(x_assign_222_reg_35431[6]),
        .I4(or_ln134_149_fu_24826_p3[4]),
        .I5(x_assign_222_reg_35431[4]),
        .O(p_105_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_148__0
       (.I0(x_assign_196_reg_35055[4]),
        .I1(x_assign_217_reg_35109[2]),
        .I2(or_ln134_144_fu_22732_p3[7]),
        .I3(q3_reg_i_203__0_n_0),
        .I4(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I5(or_ln134_146_fu_22744_p3[7]),
        .O(q3_reg_i_148__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_149__0
       (.I0(q3_reg_i_76_0[6]),
        .I1(q3_reg_i_79_0[6]),
        .I2(or_ln134_140_fu_23688_p3[0]),
        .I3(or_ln134_142_fu_23700_p3[0]),
        .I4(or_ln134_142_fu_23700_p3[6]),
        .I5(or_ln134_141_fu_23694_p3[4]),
        .O(q3_reg_i_149__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_150
       (.I0(or_ln134_42_fu_7967_p3[6]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [5]),
        .I2(q5_reg_40[5]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I4(or_ln134_30_reg_33004[7]),
        .I5(x_assign_43_reg_32980[5]),
        .O(q3_reg_i_150_n_0));
  LUT4 #(
    .INIT(16'hFE00)) 
    q3_reg_i_151
       (.I0(q0_reg_8[7]),
        .I1(q0_reg_8[5]),
        .I2(q0_reg_8[9]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_151__0
       (.I0(or_ln134_34_fu_6835_p3[6]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [5]),
        .I2(\xor_ln124_78_reg_32932_reg[5]_0 [3]),
        .I3(q3_reg_i_75__0_0[5]),
        .I4(or_ln134_22_reg_32832[7]),
        .I5(\xor_ln124_78_reg_32932_reg[5] [3]),
        .O(q3_reg_i_151__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_152__0
       (.I0(x_assign_38_reg_32707[5]),
        .I1(q3_reg_i_76_0[5]),
        .I2(\xor_ln124_124_reg_33470_reg[7]_0 [5]),
        .I3(x_assign_38_reg_32707[4]),
        .I4(or_ln134_12_reg_32680[7]),
        .I5(q3_reg_i_76_1[5]),
        .O(q3_reg_i_152__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_153__0
       (.I0(or_ln134_64_fu_11351_p3[6]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [5]),
        .I2(or_ln134_54_fu_11187_p3[7]),
        .I3(\xor_ln124_140_reg_33658_reg[7] [5]),
        .I4(\x_74_reg_33668_reg[5] [3]),
        .I5(x_assign_79_reg_33532[5]),
        .O(q3_reg_i_153__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_154
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I1(q3_reg_i_78__0_0[5]),
        .I2(or_ln134_173_fu_28222_p3[3]),
        .I3(or_ln134_174_fu_28228_p3[4]),
        .I4(or_ln134_174_fu_28228_p3[6]),
        .I5(or_ln134_172_fu_28216_p3[6]),
        .O(q3_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_155
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I1(q3_reg_i_78__0_1[5]),
        .I2(or_ln134_156_fu_25952_p3[6]),
        .I3(or_ln134_158_fu_25964_p3[6]),
        .I4(or_ln134_157_fu_25958_p3[3]),
        .I5(or_ln134_158_fu_25964_p3[4]),
        .O(q3_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_156
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I1(q3_reg_i_78__0_2[5]),
        .I2(or_ln134_165_fu_27090_p3[3]),
        .I3(q0_reg_i_177_0[3]),
        .I4(or_ln134_164_fu_27084_p3[5]),
        .I5(x_assign_246_reg_35807[5]),
        .O(q3_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_157
       (.I0(\xor_ln124_62_reg_32765_reg[7] [5]),
        .I1(q3_reg_i_79_1[5]),
        .I2(or_ln134_148_fu_24820_p3[5]),
        .I3(x_assign_222_reg_35431[5]),
        .I4(or_ln134_149_fu_24826_p3[3]),
        .I5(q3_reg_i_93_0[3]),
        .O(q3_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_158
       (.I0(q3_reg_i_76_0[5]),
        .I1(q3_reg_i_79_0[5]),
        .I2(or_ln134_140_fu_23688_p3[7]),
        .I3(or_ln134_142_fu_23700_p3[7]),
        .I4(or_ln134_142_fu_23700_p3[5]),
        .I5(or_ln134_141_fu_23694_p3[3]),
        .O(q3_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_159__0
       (.I0(or_ln134_56_fu_10219_p3[5]),
        .I1(\xor_ln124_124_reg_33470_reg[7]_1 [4]),
        .I2(\xor_ln124_124_reg_33470_reg[7]_0 [4]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [4]),
        .I4(\xor_ln124_124_reg_33470_reg[5] [2]),
        .I5(\xor_ln124_124_reg_33470_reg[5]_0 [2]),
        .O(q3_reg_i_159__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_160__0
       (.I0(or_ln134_42_fu_7967_p3[5]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [4]),
        .I2(q5_reg_40[4]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I4(or_ln134_30_reg_33004[6]),
        .I5(x_assign_43_reg_32980[4]),
        .O(q3_reg_i_160__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_161__0
       (.I0(x_assign_38_reg_32707[4]),
        .I1(q3_reg_i_76_0[4]),
        .I2(\xor_ln124_124_reg_33470_reg[7]_0 [4]),
        .I3(q3_reg_i_97__0_0[2]),
        .I4(or_ln134_12_reg_32680[6]),
        .I5(q3_reg_i_76_1[4]),
        .O(q3_reg_i_161__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_162
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I1(q3_reg_i_78__0_0[4]),
        .I2(or_ln134_173_fu_28222_p3[2]),
        .I3(or_ln134_174_fu_28228_p3[3]),
        .I4(or_ln134_174_fu_28228_p3[5]),
        .I5(or_ln134_172_fu_28216_p3[5]),
        .O(p_108_in));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_163
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I1(q3_reg_i_78__0_1[4]),
        .I2(or_ln134_156_fu_25952_p3[5]),
        .I3(or_ln134_158_fu_25964_p3[5]),
        .I4(or_ln134_157_fu_25958_p3[2]),
        .I5(or_ln134_158_fu_25964_p3[3]),
        .O(q3_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_164
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I1(q3_reg_i_78__0_2[4]),
        .I2(or_ln134_165_fu_27090_p3[2]),
        .I3(q0_reg_i_177_0[2]),
        .I4(or_ln134_164_fu_27084_p3[4]),
        .I5(x_assign_246_reg_35807[4]),
        .O(q3_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_165
       (.I0(\xor_ln124_62_reg_32765_reg[7] [4]),
        .I1(q3_reg_i_79_1[4]),
        .I2(or_ln134_148_fu_24820_p3[4]),
        .I3(x_assign_222_reg_35431[4]),
        .I4(or_ln134_149_fu_24826_p3[2]),
        .I5(q3_reg_i_93_0[2]),
        .O(p_105_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_166
       (.I0(q3_reg_i_76_0[4]),
        .I1(q3_reg_i_79_0[4]),
        .I2(or_ln134_140_fu_23688_p3[6]),
        .I3(or_ln134_142_fu_23700_p3[6]),
        .I4(or_ln134_142_fu_23700_p3[4]),
        .I5(or_ln134_141_fu_23694_p3[2]),
        .O(q3_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_167__0
       (.I0(q0_reg_i_189__0_0[2]),
        .I1(\xor_ln124_124_reg_33470_reg[7]_1 [3]),
        .I2(\xor_ln124_124_reg_33470_reg[7]_0 [3]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [3]),
        .I4(\xor_ln124_124_reg_33470_reg[5] [1]),
        .I5(\xor_ln124_124_reg_33470_reg[5]_0 [1]),
        .O(q3_reg_i_167__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_168__0
       (.I0(\xor_ln124_110_reg_33292_reg[3]_0 [2]),
        .I1(q4_reg_33[3]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [3]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [3]),
        .I4(q3_reg_i_103__0_0[3]),
        .I5(x_assign_55_reg_33156[3]),
        .O(q3_reg_i_168__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_169__0
       (.I0(q3_reg_i_104__0_0[2]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [3]),
        .I2(\xor_ln124_78_reg_32932_reg[5]_0 [1]),
        .I3(q3_reg_i_75__0_0[3]),
        .I4(q3_reg_i_104__0_1[3]),
        .I5(\xor_ln124_78_reg_32932_reg[5] [1]),
        .O(q3_reg_i_169__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_170__0
       (.I0(x_assign_38_reg_32707[3]),
        .I1(q3_reg_i_76_0[3]),
        .I2(\xor_ln124_124_reg_33470_reg[7]_0 [3]),
        .I3(q3_reg_i_97__0_0[1]),
        .I4(q3_reg_i_105__0_0[3]),
        .I5(q3_reg_i_76_1[3]),
        .O(q3_reg_i_170__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_171__0
       (.I0(\x_74_reg_33668_reg[3]_0 [2]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [3]),
        .I2(q3_reg_i_106__0_0[3]),
        .I3(\xor_ln124_140_reg_33658_reg[7] [3]),
        .I4(\x_74_reg_33668_reg[5] [1]),
        .I5(x_assign_79_reg_33532[3]),
        .O(q3_reg_i_171__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_172
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I1(q3_reg_i_78__0_0[3]),
        .I2(or_ln134_173_fu_28222_p3[1]),
        .I3(or_ln134_174_fu_28228_p3[2]),
        .I4(x_assign_258_reg_35995[3]),
        .I5(x_assign_259_reg_36001[3]),
        .O(q3_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_173__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I1(q3_reg_i_78__0_1[3]),
        .I2(x_assign_235_reg_35625[3]),
        .I3(x_assign_234_reg_35619[3]),
        .I4(or_ln134_157_fu_25958_p3[1]),
        .I5(or_ln134_158_fu_25964_p3[2]),
        .O(p_106_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_174
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I1(q3_reg_i_78__0_2[3]),
        .I2(or_ln134_165_fu_27090_p3[1]),
        .I3(q0_reg_i_177_0[1]),
        .I4(x_assign_247_reg_35813[3]),
        .I5(x_assign_246_reg_35807[3]),
        .O(q3_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_175
       (.I0(\xor_ln124_62_reg_32765_reg[7] [3]),
        .I1(q3_reg_i_79_1[3]),
        .I2(x_assign_223_reg_35437[3]),
        .I3(x_assign_222_reg_35431[3]),
        .I4(or_ln134_149_fu_24826_p3[1]),
        .I5(q3_reg_i_93_0[1]),
        .O(q3_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_176__0
       (.I0(\xor_ln124_301_reg_35197_reg[5] [1]),
        .I1(\xor_ln124_299_reg_35187_reg[4] [1]),
        .I2(q3_reg_i_109_0[2]),
        .I3(q3_reg_i_204__0_n_0),
        .I4(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I5(q3_reg_i_109_1[2]),
        .O(q3_reg_i_176__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_177
       (.I0(q3_reg_i_76_0[3]),
        .I1(q3_reg_i_79_0[3]),
        .I2(q4_reg_i_194_0[3]),
        .I3(q4_reg_i_71_0[3]),
        .I4(or_ln134_142_fu_23700_p3[3]),
        .I5(or_ln134_141_fu_23694_p3[1]),
        .O(p_104_in[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_178__0
       (.I0(\xor_ln124_110_reg_33292_reg[3]_0 [1]),
        .I1(q4_reg_33[2]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [2]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [2]),
        .I4(q3_reg_i_103__0_0[2]),
        .I5(x_assign_55_reg_33156[2]),
        .O(q3_reg_i_178__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_179__0
       (.I0(\x_74_reg_33668_reg[3]_0 [1]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [2]),
        .I2(q3_reg_i_106__0_0[2]),
        .I3(\xor_ln124_140_reg_33658_reg[7] [2]),
        .I4(\x_74_reg_33668_reg[5] [0]),
        .I5(x_assign_79_reg_33532[2]),
        .O(q3_reg_i_179__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_180
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I1(q3_reg_i_78__0_0[2]),
        .I2(or_ln134_173_fu_28222_p3[0]),
        .I3(or_ln134_174_fu_28228_p3[1]),
        .I4(x_assign_258_reg_35995[2]),
        .I5(x_assign_259_reg_36001[2]),
        .O(q3_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_181__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I1(q3_reg_i_78__0_1[2]),
        .I2(x_assign_235_reg_35625[2]),
        .I3(x_assign_234_reg_35619[2]),
        .I4(or_ln134_157_fu_25958_p3[0]),
        .I5(or_ln134_158_fu_25964_p3[1]),
        .O(q3_reg_i_181__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_182
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I1(q3_reg_i_78__0_2[2]),
        .I2(or_ln134_165_fu_27090_p3[0]),
        .I3(q0_reg_i_177_0[0]),
        .I4(x_assign_247_reg_35813[2]),
        .I5(x_assign_246_reg_35807[2]),
        .O(p_107_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_183
       (.I0(\xor_ln124_62_reg_32765_reg[7] [2]),
        .I1(q3_reg_i_79_1[2]),
        .I2(x_assign_223_reg_35437[2]),
        .I3(x_assign_222_reg_35431[2]),
        .I4(or_ln134_149_fu_24826_p3[0]),
        .I5(q3_reg_i_93_0[0]),
        .O(p_105_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_184__0
       (.I0(\xor_ln124_301_reg_35197_reg[5] [0]),
        .I1(\xor_ln124_299_reg_35187_reg[4] [0]),
        .I2(q3_reg_i_109_0[1]),
        .I3(q3_reg_i_205__0_n_0),
        .I4(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I5(q3_reg_i_109_1[1]),
        .O(q3_reg_i_184__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_185
       (.I0(q3_reg_i_76_0[2]),
        .I1(q3_reg_i_79_0[2]),
        .I2(q4_reg_i_194_0[2]),
        .I3(q4_reg_i_71_0[2]),
        .I4(or_ln134_142_fu_23700_p3[2]),
        .I5(or_ln134_141_fu_23694_p3[0]),
        .O(p_104_in[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_186__0
       (.I0(\xor_ln124_110_reg_33292_reg[3]_0 [0]),
        .I1(q4_reg_33[1]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [1]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .I4(q3_reg_i_103__0_0[1]),
        .I5(x_assign_55_reg_33156[1]),
        .O(q3_reg_i_186__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_187__0
       (.I0(q3_reg_i_104__0_0[0]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [1]),
        .I2(x_assign_31_reg_32808[7]),
        .I3(q3_reg_i_75__0_0[1]),
        .I4(q3_reg_i_104__0_1[1]),
        .I5(x_assign_28_reg_32790[7]),
        .O(q3_reg_i_187__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_188__0
       (.I0(x_assign_38_reg_32707[1]),
        .I1(q3_reg_i_76_0[1]),
        .I2(\xor_ln124_124_reg_33470_reg[7]_0 [1]),
        .I3(x_assign_38_reg_32707[0]),
        .I4(q3_reg_i_105__0_0[1]),
        .I5(q3_reg_i_76_1[1]),
        .O(q3_reg_i_188__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_189__0
       (.I0(\x_74_reg_33668_reg[3]_0 [0]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [1]),
        .I2(q3_reg_i_106__0_0[1]),
        .I3(\xor_ln124_140_reg_33658_reg[7] [1]),
        .I4(x_assign_79_reg_33532[7]),
        .I5(x_assign_79_reg_33532[1]),
        .O(q3_reg_i_189__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q3_reg_i_19
       (.I0(clefia_s1_address219_out),
        .I1(ce16),
        .I2(q3_reg_i_72_n_0),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(ce24),
        .I5(clefia_s1_address2111_out),
        .O(q3_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_190
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I1(q3_reg_i_78__0_0[1]),
        .I2(x_assign_261_reg_36017[5]),
        .I3(x_assign_258_reg_35995[4]),
        .I4(x_assign_258_reg_35995[1]),
        .I5(x_assign_259_reg_36001[1]),
        .O(q3_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_191
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I1(q3_reg_i_78__0_1[1]),
        .I2(x_assign_235_reg_35625[1]),
        .I3(x_assign_234_reg_35619[1]),
        .I4(x_assign_237_reg_35641[5]),
        .I5(x_assign_234_reg_35619[4]),
        .O(p_106_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_192
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I1(q3_reg_i_78__0_2[1]),
        .I2(x_assign_249_reg_35829[5]),
        .I3(x_assign_246_reg_35807[7]),
        .I4(x_assign_247_reg_35813[1]),
        .I5(x_assign_246_reg_35807[1]),
        .O(p_107_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_193
       (.I0(\xor_ln124_62_reg_32765_reg[7] [1]),
        .I1(q3_reg_i_79_1[1]),
        .I2(x_assign_223_reg_35437[1]),
        .I3(x_assign_222_reg_35431[1]),
        .I4(x_assign_225_reg_35453[5]),
        .I5(x_assign_222_reg_35431[7]),
        .O(q3_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_194__0
       (.I0(x_assign_196_reg_35055[7]),
        .I1(x_assign_217_reg_35109[0]),
        .I2(q3_reg_i_109_0[0]),
        .I3(q3_reg_i_206__0_n_0),
        .I4(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I5(q3_reg_i_109_1[0]),
        .O(q3_reg_i_194__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_195__0
       (.I0(q3_reg_i_76_0[1]),
        .I1(q3_reg_i_79_0[1]),
        .I2(q4_reg_i_194_0[1]),
        .I3(q4_reg_i_71_0[1]),
        .I4(or_ln134_142_fu_23700_p3[1]),
        .I5(x_assign_213_reg_35265[5]),
        .O(p_104_in[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_196
       (.I0(or_ln134_50_fu_9099_p3[1]),
        .I1(q4_reg_33[0]),
        .I2(\xor_ln124_126_reg_33480_reg[7]_0 [0]),
        .I3(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .I4(q3_reg_i_103__0_0[0]),
        .I5(x_assign_55_reg_33156[0]),
        .O(q3_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_197__0
       (.I0(or_ln134_64_fu_11351_p3[1]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [0]),
        .I2(q3_reg_i_106__0_0[0]),
        .I3(\xor_ln124_140_reg_33658_reg[7] [0]),
        .I4(x_assign_79_reg_33532[6]),
        .I5(x_assign_79_reg_33532[0]),
        .O(q3_reg_i_197__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_198__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I1(q3_reg_i_78__0_0[0]),
        .I2(x_assign_261_reg_36017[4]),
        .I3(or_ln134_174_fu_28228_p3[0]),
        .I4(x_assign_258_reg_35995[0]),
        .I5(x_assign_259_reg_36001[0]),
        .O(q3_reg_i_198__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_199
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I1(q3_reg_i_78__0_1[0]),
        .I2(x_assign_235_reg_35625[0]),
        .I3(x_assign_234_reg_35619[0]),
        .I4(x_assign_237_reg_35641[4]),
        .I5(or_ln134_158_fu_25964_p3[0]),
        .O(q3_reg_i_199_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    q3_reg_i_1__0
       (.I0(q0_reg_12),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q0_reg_8[15]),
        .I3(p_54_in),
        .O(clefia_s0_ce0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_200
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I1(q3_reg_i_78__0_2[0]),
        .I2(x_assign_249_reg_35829[4]),
        .I3(x_assign_246_reg_35807[6]),
        .I4(x_assign_247_reg_35813[0]),
        .I5(x_assign_246_reg_35807[0]),
        .O(q3_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_201
       (.I0(\xor_ln124_62_reg_32765_reg[7] [0]),
        .I1(q3_reg_i_79_1[0]),
        .I2(x_assign_223_reg_35437[0]),
        .I3(x_assign_222_reg_35431[0]),
        .I4(x_assign_225_reg_35453[4]),
        .I5(x_assign_222_reg_35431[6]),
        .O(p_105_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_202__0
       (.I0(q3_reg_i_76_0[0]),
        .I1(q3_reg_i_79_0[0]),
        .I2(q4_reg_i_194_0[0]),
        .I3(q4_reg_i_71_0[0]),
        .I4(or_ln134_142_fu_23700_p3[0]),
        .I5(x_assign_213_reg_35265[4]),
        .O(q3_reg_i_202__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_203__0
       (.I0(or_ln134_144_fu_22732_p3[6]),
        .I1(\xor_ln124_299_reg_35187_reg[7]_0 [6]),
        .I2(x_assign_199_reg_35077[6]),
        .I3(\xor_ln124_190_reg_34225_reg[7]_1 [6]),
        .I4(x_assign_199_reg_35077[4]),
        .I5(or_ln134_134_fu_22568_p3[0]),
        .O(q3_reg_i_203__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_204__0
       (.I0(or_ln134_144_fu_22732_p3[3]),
        .I1(\xor_ln124_299_reg_35187_reg[7]_0 [3]),
        .I2(x_assign_199_reg_35077[3]),
        .I3(\xor_ln124_190_reg_34225_reg[7]_1 [3]),
        .I4(\xor_ln124_299_reg_35187_reg[5] [1]),
        .I5(q3_reg_i_176__0_0[3]),
        .O(q3_reg_i_204__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_205__0
       (.I0(or_ln134_144_fu_22732_p3[2]),
        .I1(\xor_ln124_299_reg_35187_reg[7]_0 [2]),
        .I2(x_assign_199_reg_35077[2]),
        .I3(\xor_ln124_190_reg_34225_reg[7]_1 [2]),
        .I4(\xor_ln124_299_reg_35187_reg[5] [0]),
        .I5(q3_reg_i_176__0_0[2]),
        .O(q3_reg_i_205__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_206__0
       (.I0(or_ln134_144_fu_22732_p3[1]),
        .I1(\xor_ln124_299_reg_35187_reg[7]_0 [1]),
        .I2(x_assign_199_reg_35077[1]),
        .I3(\xor_ln124_190_reg_34225_reg[7]_1 [1]),
        .I4(x_assign_199_reg_35077[7]),
        .I5(q3_reg_i_176__0_0[1]),
        .O(q3_reg_i_206__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q3_reg_i_22
       (.I0(q0_reg_8[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s0_address61));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_23
       (.I0(\xor_ln124_60_reg_32760_reg[7] [4]),
        .I1(q3_reg_i_73_n_0),
        .I2(q3_reg_i_74__0_n_0),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q3_reg_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    q3_reg_i_24__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_8[15]),
        .I2(clefia_s1_address2110_out),
        .I3(clefia_s1_address2111_out),
        .O(q3_reg_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_25__0
       (.I0(q3_reg_i_75__0_n_0),
        .I1(clefia_s1_address21),
        .I2(q3_reg_14[7]),
        .I3(q3_reg_i_76_n_0),
        .I4(ce24),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_26
       (.I0(\xor_ln124_347_reg_35751_reg[7] [7]),
        .I1(\reg_2405_reg[7] [2]),
        .I2(p_100_in[7]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q3_reg_i_26_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_27
       (.I0(q3_reg_i_78__0_n_0),
        .I1(q3_reg_13),
        .I2(q3_reg_i_79_n_0),
        .I3(ct_ce08),
        .I4(q3_reg_i_80_n_0),
        .O(q3_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_28__0
       (.I0(q3_reg_i_81__0_n_0),
        .I1(\reg_2427_reg[6] [4]),
        .I2(\xor_ln124_44_reg_32610_reg[6] [2]),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q3_reg_i_28__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_29__0
       (.I0(\reg_2405_reg[6] [3]),
        .I1(clefia_s1_address21),
        .I2(q3_reg_14[6]),
        .I3(q3_reg_i_82__0_n_0),
        .I4(ce24),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_3
       (.I0(q3_reg_i_23_n_0),
        .I1(q3_reg_i_24__0_n_0),
        .I2(q3_reg_i_25__0_n_0),
        .I3(q3_reg_i_26_n_0),
        .I4(q3_reg_12),
        .I5(q3_reg_i_27_n_0),
        .O(q3_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_30
       (.I0(\xor_ln124_347_reg_35751_reg[7] [6]),
        .I1(\reg_2405_reg[7] [1]),
        .I2(p_100_in[6]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q3_reg_i_30_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_31
       (.I0(q3_reg_i_84_n_0),
        .I1(q3_reg_13),
        .I2(q3_reg_i_85__0_n_0),
        .I3(ct_ce08),
        .I4(p_109_in[6]),
        .O(q3_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_32__0
       (.I0(\xor_ln124_60_reg_32760_reg[7] [3]),
        .I1(q3_reg_i_87__0_n_0),
        .I2(\xor_ln124_44_reg_32610_reg[6] [1]),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q3_reg_i_32__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_33__0
       (.I0(q3_reg_i_88__0_n_0),
        .I1(clefia_s1_address21),
        .I2(q3_reg_14[5]),
        .I3(q3_reg_i_89__0_n_0),
        .I4(ce24),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_34
       (.I0(\xor_ln124_347_reg_35751_reg[7] [5]),
        .I1(q3_reg_i_90__0_n_0),
        .I2(q3_reg_i_91_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q3_reg_i_34_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_35
       (.I0(q3_reg_i_92_n_0),
        .I1(q3_reg_13),
        .I2(q3_reg_i_93_n_0),
        .I3(ct_ce08),
        .I4(p_109_in[5]),
        .O(q3_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_36__0
       (.I0(q3_reg_i_95__0_n_0),
        .I1(q3_reg_i_96__0_n_0),
        .I2(\xor_ln124_44_reg_32610_reg[6] [0]),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q3_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_37__0
       (.I0(\reg_2405_reg[6] [2]),
        .I1(clefia_s1_address21),
        .I2(q3_reg_14[4]),
        .I3(q3_reg_i_97__0_n_0),
        .I4(ce24),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_38
       (.I0(\xor_ln124_347_reg_35751_reg[7] [4]),
        .I1(\reg_2405_reg[7] [0]),
        .I2(p_100_in[4]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q3_reg_i_38_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_39
       (.I0(q3_reg_i_99_n_0),
        .I1(q3_reg_13),
        .I2(q3_reg_i_100_n_0),
        .I3(ct_ce08),
        .I4(q3_reg_i_101_n_0),
        .O(q3_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_4
       (.I0(q3_reg_i_28__0_n_0),
        .I1(q3_reg_i_24__0_n_0),
        .I2(q3_reg_i_29__0_n_0),
        .I3(q3_reg_i_30_n_0),
        .I4(q3_reg_12),
        .I5(q3_reg_i_31_n_0),
        .O(q3_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_40__0
       (.I0(q3_reg_i_102__0_n_0),
        .I1(\reg_2427_reg[6] [3]),
        .I2(q3_reg_i_103__0_n_0),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q3_reg_i_40__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_41__0
       (.I0(q3_reg_i_104__0_n_0),
        .I1(clefia_s1_address21),
        .I2(q3_reg_14[3]),
        .I3(q3_reg_i_105__0_n_0),
        .I4(ce24),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_42
       (.I0(\xor_ln124_347_reg_35751_reg[7] [3]),
        .I1(q3_reg_i_106__0_n_0),
        .I2(p_100_in[3]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q3_reg_i_42_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_43
       (.I0(q3_reg_i_108_n_0),
        .I1(q3_reg_13),
        .I2(q3_reg_i_109_n_0),
        .I3(ct_ce08),
        .I4(q3_reg_i_110__0_n_0),
        .O(q3_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_44__0
       (.I0(\xor_ln124_60_reg_32760_reg[7] [2]),
        .I1(\reg_2427_reg[6] [2]),
        .I2(q3_reg_i_111__0_n_0),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q3_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_45__0
       (.I0(\reg_2405_reg[6] [1]),
        .I1(clefia_s1_address21),
        .I2(q3_reg_14[2]),
        .I3(\reg_2398_reg[2] [1]),
        .I4(ce24),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_45__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_46
       (.I0(\xor_ln124_347_reg_35751_reg[7] [2]),
        .I1(q3_reg_i_112__0_n_0),
        .I2(q3_reg_i_113__0_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q3_reg_i_46_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_47
       (.I0(q3_reg_i_114_n_0),
        .I1(q3_reg_13),
        .I2(q3_reg_i_115_n_0),
        .I3(ct_ce08),
        .I4(q3_reg_i_116_n_0),
        .O(q3_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_48__0
       (.I0(\xor_ln124_60_reg_32760_reg[7] [1]),
        .I1(\reg_2427_reg[6] [1]),
        .I2(q3_reg_i_117__0_n_0),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q3_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_49__0
       (.I0(q3_reg_i_118__0_n_0),
        .I1(clefia_s1_address21),
        .I2(q3_reg_14[1]),
        .I3(q3_reg_i_119__0_n_0),
        .I4(ce24),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_5
       (.I0(q3_reg_i_32__0_n_0),
        .I1(q3_reg_i_24__0_n_0),
        .I2(q3_reg_i_33__0_n_0),
        .I3(q3_reg_i_34_n_0),
        .I4(q3_reg_12),
        .I5(q3_reg_i_35_n_0),
        .O(q3_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_50
       (.I0(\xor_ln124_347_reg_35751_reg[7] [1]),
        .I1(q3_reg_i_120__0_n_0),
        .I2(q3_reg_i_121__0_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q3_reg_i_50_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_51
       (.I0(q3_reg_i_122_n_0),
        .I1(q3_reg_13),
        .I2(q3_reg_i_123__0_n_0),
        .I3(ct_ce08),
        .I4(q3_reg_i_124_n_0),
        .O(q3_reg_i_51_n_0));
  LUT4 #(
    .INIT(16'hFFC8)) 
    q3_reg_i_51__0
       (.I0(q0_reg_8[13]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q0_reg_8[11]),
        .I3(clefia_s1_address0119_out),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_52
       (.I0(\xor_ln124_60_reg_32760_reg[7] [0]),
        .I1(\reg_2427_reg[6] [0]),
        .I2(q3_reg_i_125_n_0),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q3_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_53__0
       (.I0(\reg_2405_reg[6] [0]),
        .I1(clefia_s1_address21),
        .I2(q3_reg_14[0]),
        .I3(\reg_2398_reg[2] [0]),
        .I4(ce24),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_53__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_54__0
       (.I0(\xor_ln124_347_reg_35751_reg[7] [0]),
        .I1(q3_reg_i_126__0_n_0),
        .I2(p_100_in[0]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q3_reg_i_54__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_55
       (.I0(q3_reg_i_128__0_n_0),
        .I1(q3_reg_13),
        .I2(q3_reg_i_129_n_0),
        .I3(ct_ce08),
        .I4(p_109_in[0]),
        .O(q3_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_6
       (.I0(q3_reg_i_36__0_n_0),
        .I1(q3_reg_i_24__0_n_0),
        .I2(q3_reg_i_37__0_n_0),
        .I3(q3_reg_i_38_n_0),
        .I4(q3_reg_12),
        .I5(q3_reg_i_39_n_0),
        .O(q3_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_7
       (.I0(q3_reg_i_40__0_n_0),
        .I1(q3_reg_i_24__0_n_0),
        .I2(q3_reg_i_41__0_n_0),
        .I3(q3_reg_i_42_n_0),
        .I4(q3_reg_12),
        .I5(q3_reg_i_43_n_0),
        .O(q3_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q3_reg_i_72
       (.I0(ct_ce08),
        .I1(clefia_s1_address0122_out),
        .O(q3_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_73
       (.I0(x_assign_43_reg_32980[5]),
        .I1(or_ln134_40_fu_7955_p3[0]),
        .I2(x_assign_61_reg_33016[3]),
        .I3(q3_reg_i_133_n_0),
        .I4(x_assign_40_reg_32962[5]),
        .I5(or_ln134_40_fu_7955_p3[7]),
        .O(q3_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_74__0
       (.I0(x_assign_55_reg_33156[5]),
        .I1(or_ln134_48_fu_9087_p3[0]),
        .I2(x_assign_73_reg_33204[3]),
        .I3(q3_reg_i_134__0_n_0),
        .I4(x_assign_52_reg_33134[5]),
        .I5(or_ln134_48_fu_9087_p3[7]),
        .O(q3_reg_i_74__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_75__0
       (.I0(x_assign_31_reg_32808[7]),
        .I1(or_ln134_32_fu_6823_p3[0]),
        .I2(x_assign_49_reg_32844[3]),
        .I3(q3_reg_i_135__0_n_0),
        .I4(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I5(or_ln134_32_fu_6823_p3[7]),
        .O(q3_reg_i_75__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_76
       (.I0(x_assign_18_reg_32639[7]),
        .I1(x_assign_36_reg_32696[3]),
        .I2(q3_reg_i_25__0_0[7]),
        .I3(q3_reg_i_136__0_n_0),
        .I4(or_ln134_11_fu_5671_p3[5]),
        .I5(or_ln134_12_reg_32680[7]),
        .O(q3_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_77
       (.I0(q3_reg_i_26_0[7]),
        .I1(q3_reg_i_76_0[7]),
        .I2(x_assign_93_reg_33736[5]),
        .I3(x_assign_90_reg_33714[5]),
        .I4(x_assign_90_reg_33714[7]),
        .I5(or_ln134_60_fu_12301_p3[1]),
        .O(p_100_in[7]));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_78__0
       (.I0(q3_reg_i_137_n_0),
        .I1(q3_reg_i_138__0_n_0),
        .I2(q3_reg_i_139_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_78__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_79
       (.I0(q3_reg_i_140_n_0),
        .I1(\xor_ln124_235_reg_34596_reg[7] [3]),
        .I2(p_104_in[7]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_8
       (.I0(q3_reg_i_44__0_n_0),
        .I1(q3_reg_i_24__0_n_0),
        .I2(q3_reg_i_45__0_n_0),
        .I3(q3_reg_i_46_n_0),
        .I4(q3_reg_12),
        .I5(q3_reg_i_47_n_0),
        .O(q3_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_80
       (.I0(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I1(q3_reg_i_27_0[7]),
        .I2(x_assign_271_reg_36189[5]),
        .I3(x_assign_270_reg_36183[7]),
        .I4(x_assign_270_reg_36183[5]),
        .I5(or_ln134_181_fu_29354_p3[5]),
        .O(q3_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_81__0
       (.I0(or_ln134_46_fu_10055_p3[0]),
        .I1(or_ln134_58_fu_10231_p3[7]),
        .I2(x_assign_85_reg_33392[2]),
        .I3(q3_reg_i_142__0_n_0),
        .I4(x_assign_67_reg_33344[6]),
        .I5(or_ln134_56_fu_10219_p3[6]),
        .O(q3_reg_i_81__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_82__0
       (.I0(x_assign_18_reg_32639[6]),
        .I1(or_ln134_26_reg_32723[6]),
        .I2(q3_reg_i_25__0_0[6]),
        .I3(q3_reg_i_143__0_n_0),
        .I4(or_ln134_11_fu_5671_p3[4]),
        .I5(or_ln134_12_reg_32680[6]),
        .O(q3_reg_i_82__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_83
       (.I0(q3_reg_i_26_0[6]),
        .I1(q3_reg_i_76_0[6]),
        .I2(x_assign_93_reg_33736[4]),
        .I3(x_assign_90_reg_33714[4]),
        .I4(x_assign_90_reg_33714[6]),
        .I5(or_ln134_60_fu_12301_p3[0]),
        .O(p_100_in[6]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_84
       (.I0(q3_reg_i_144_n_0),
        .I1(p_106_in[6]),
        .I2(p_107_in[6]),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_85__0
       (.I0(p_105_in[6]),
        .I1(q3_reg_i_148__0_n_0),
        .I2(q3_reg_i_149__0_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_85__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_86__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I1(q3_reg_i_27_0[6]),
        .I2(x_assign_271_reg_36189[4]),
        .I3(x_assign_270_reg_36183[6]),
        .I4(x_assign_270_reg_36183[4]),
        .I5(or_ln134_181_fu_29354_p3[4]),
        .O(p_109_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_87__0
       (.I0(\xor_ln124_94_reg_33104_reg[5]_0 [3]),
        .I1(or_ln134_40_fu_7955_p3[6]),
        .I2(x_assign_61_reg_33016[1]),
        .I3(q3_reg_i_150_n_0),
        .I4(\xor_ln124_94_reg_33104_reg[5] [3]),
        .I5(or_ln134_40_fu_7955_p3[5]),
        .O(q3_reg_i_87__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_88__0
       (.I0(x_assign_31_reg_32808[5]),
        .I1(or_ln134_32_fu_6823_p3[6]),
        .I2(x_assign_49_reg_32844[1]),
        .I3(q3_reg_i_151__0_n_0),
        .I4(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I5(or_ln134_32_fu_6823_p3[5]),
        .O(q3_reg_i_88__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_89__0
       (.I0(x_assign_18_reg_32639[5]),
        .I1(or_ln134_26_reg_32723[5]),
        .I2(q3_reg_i_25__0_0[5]),
        .I3(q3_reg_i_152__0_n_0),
        .I4(or_ln134_11_fu_5671_p3[3]),
        .I5(or_ln134_12_reg_32680[5]),
        .O(q3_reg_i_89__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_9
       (.I0(q3_reg_i_48__0_n_0),
        .I1(q3_reg_i_24__0_n_0),
        .I2(q3_reg_i_49__0_n_0),
        .I3(q3_reg_i_50_n_0),
        .I4(q3_reg_12),
        .I5(q3_reg_i_51_n_0),
        .O(q3_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_90__0
       (.I0(\x_74_reg_33668_reg[5]_0 [3]),
        .I1(or_ln134_66_fu_11363_p3[6]),
        .I2(or_ln134_64_fu_11351_p3[5]),
        .I3(q3_reg_i_153__0_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [5]),
        .I5(x_assign_97_reg_33580[1]),
        .O(q3_reg_i_90__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_91
       (.I0(q3_reg_i_26_0[5]),
        .I1(q3_reg_i_76_0[5]),
        .I2(q3_reg_i_34_0[3]),
        .I3(q3_reg_i_34_1[3]),
        .I4(x_assign_90_reg_33714[5]),
        .I5(or_ln134_60_fu_12301_p3[7]),
        .O(q3_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_92
       (.I0(q3_reg_i_154_n_0),
        .I1(q3_reg_i_155_n_0),
        .I2(q3_reg_i_156_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_93
       (.I0(q3_reg_i_157_n_0),
        .I1(\xor_ln124_235_reg_34596_reg[7] [2]),
        .I2(q3_reg_i_158_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_93_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_94__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I1(q3_reg_i_27_0[5]),
        .I2(or_ln134_180_fu_29348_p3[5]),
        .I3(x_assign_270_reg_36183[5]),
        .I4(q3_reg_i_35_0[3]),
        .I5(or_ln134_181_fu_29354_p3[3]),
        .O(p_109_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_95__0
       (.I0(or_ln134_46_fu_10055_p3[6]),
        .I1(or_ln134_58_fu_10231_p3[5]),
        .I2(q3_reg_i_36__0_0[2]),
        .I3(q3_reg_i_159__0_n_0),
        .I4(x_assign_67_reg_33344[4]),
        .I5(or_ln134_56_fu_10219_p3[4]),
        .O(q3_reg_i_95__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_96__0
       (.I0(\xor_ln124_94_reg_33104_reg[5]_0 [2]),
        .I1(or_ln134_40_fu_7955_p3[5]),
        .I2(q3_reg_i_36__0_1[2]),
        .I3(q3_reg_i_160__0_n_0),
        .I4(\xor_ln124_94_reg_33104_reg[5] [2]),
        .I5(or_ln134_40_fu_7955_p3[4]),
        .O(q3_reg_i_96__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_97__0
       (.I0(x_assign_18_reg_32639[4]),
        .I1(or_ln134_26_reg_32723[4]),
        .I2(q3_reg_i_25__0_0[4]),
        .I3(q3_reg_i_161__0_n_0),
        .I4(or_ln134_11_fu_5671_p3[2]),
        .I5(or_ln134_12_reg_32680[4]),
        .O(q3_reg_i_97__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_98
       (.I0(q3_reg_i_26_0[4]),
        .I1(q3_reg_i_76_0[4]),
        .I2(q3_reg_i_34_0[2]),
        .I3(q3_reg_i_34_1[2]),
        .I4(x_assign_90_reg_33714[4]),
        .I5(or_ln134_60_fu_12301_p3[6]),
        .O(p_100_in[4]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q3_reg_i_99
       (.I0(p_108_in),
        .I1(q3_reg_i_163_n_0),
        .I2(q3_reg_i_164_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_99_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q4_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q4_reg
       (.ADDRARDADDR({1'b0,1'b0,q4_reg_i_2__0_n_0,q4_reg_i_3_n_0,q4_reg_i_4_n_0,q4_reg_i_5_n_0,q4_reg_i_6_n_0,q4_reg_i_7_n_0,q4_reg_i_8_n_0,q4_reg_i_9_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q4_reg_i_10__0_n_0,q4_reg_i_11__0_n_0,q4_reg_i_12__0_n_0,q4_reg_i_13__0_n_0,q4_reg_i_14__0_n_0,q4_reg_i_15__0_n_0,q4_reg_i_16__0_n_0,q4_reg_i_17__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q4_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q4_reg_DOBDO_UNCONNECTED[15:8],DOBDO[4:1],q1_reg,DOBDO[0]}),
        .DOPADOP(NLW_q4_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q4_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce4),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q4_reg_i_100
       (.I0(\xor_ln124_301_reg_35197_reg[7] [6]),
        .I1(q4_reg_i_24_0[6]),
        .I2(q4_reg_i_24_1[6]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_101__0
       (.I0(q4_reg_i_24_3[6]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [6]),
        .I2(or_ln134_133_fu_22562_p3[4]),
        .I3(or_ln134_134_fu_22568_p3[6]),
        .I4(x_assign_201_reg_35019[4]),
        .I5(x_assign_196_reg_35055[6]),
        .O(p_101_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_102__0
       (.I0(q4_reg_i_20__0_1[5]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I2(or_ln134_38_fu_8923_p3[5]),
        .I3(or_ln134_37_fu_8917_p3[3]),
        .I4(or_ln134_37_fu_8917_p3[5]),
        .I5(x_assign_52_reg_33134[5]),
        .O(p_97_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_103__0
       (.I0(q4_reg_i_20__0_2[5]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I2(or_ln134_22_reg_32832[5]),
        .I3(or_ln134_21_reg_32826[3]),
        .I4(x_assign_28_reg_32790[5]),
        .I5(or_ln134_21_reg_32826[5]),
        .O(p_95_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_104
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I1(q4_reg_i_20__0_0[5]),
        .I2(or_ln134_30_reg_33004[5]),
        .I3(or_ln134_29_reg_32998[3]),
        .I4(x_assign_40_reg_32962[5]),
        .I5(or_ln134_29_reg_32998[5]),
        .O(q4_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_105__0
       (.I0(q4_reg_i_23_0[5]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I2(or_ln134_45_fu_10049_p3[3]),
        .I3(or_ln134_46_fu_10055_p3[5]),
        .I4(x_assign_64_reg_33322[5]),
        .I5(or_ln134_45_fu_10049_p3[5]),
        .O(p_98_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_106__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I1(q4_reg_i_23_1[5]),
        .I2(or_ln134_53_fu_11181_p3[3]),
        .I3(or_ln134_54_fu_11187_p3[5]),
        .I4(x_assign_76_reg_33510[5]),
        .I5(or_ln134_53_fu_11181_p3[5]),
        .O(q4_reg_i_106__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_107
       (.I0(q4_reg_i_24_2[5]),
        .I1(\xor_ln124_317_reg_35385_reg[7] [5]),
        .I2(q0_reg_i_222__0_0[5]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q4_reg_i_108
       (.I0(\xor_ln124_301_reg_35197_reg[7] [5]),
        .I1(q4_reg_i_24_0[5]),
        .I2(q4_reg_i_24_1[5]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_109__0
       (.I0(q4_reg_i_24_3[5]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [5]),
        .I2(or_ln134_133_fu_22562_p3[3]),
        .I3(or_ln134_134_fu_22568_p3[5]),
        .I4(or_ln134_133_fu_22562_p3[5]),
        .I5(x_assign_196_reg_35055[5]),
        .O(q4_reg_i_109__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_10__0
       (.I0(q4_reg_i_53_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q4_reg_i_54__0_n_0),
        .I3(q4_reg_i_55__0_n_0),
        .I4(q0_reg_10),
        .I5(q4_reg_i_56_n_0),
        .O(q4_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_110
       (.I0(q4_reg_i_20__0_1[4]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I2(or_ln134_38_fu_8923_p3[4]),
        .I3(or_ln134_37_fu_8917_p3[2]),
        .I4(or_ln134_37_fu_8917_p3[4]),
        .I5(x_assign_52_reg_33134[4]),
        .O(q4_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_111__0
       (.I0(q4_reg_i_20__0_2[4]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I2(or_ln134_22_reg_32832[4]),
        .I3(or_ln134_21_reg_32826[2]),
        .I4(x_assign_28_reg_32790[4]),
        .I5(or_ln134_21_reg_32826[4]),
        .O(q4_reg_i_111__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_112__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I1(q4_reg_i_20__0_0[4]),
        .I2(or_ln134_30_reg_33004[4]),
        .I3(or_ln134_29_reg_32998[2]),
        .I4(x_assign_40_reg_32962[4]),
        .I5(or_ln134_29_reg_32998[4]),
        .O(p_96_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_113__0
       (.I0(q4_reg_i_23_0[4]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I2(or_ln134_45_fu_10049_p3[2]),
        .I3(or_ln134_46_fu_10055_p3[4]),
        .I4(x_assign_64_reg_33322[4]),
        .I5(or_ln134_45_fu_10049_p3[4]),
        .O(q4_reg_i_113__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_114__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I1(q4_reg_i_23_1[4]),
        .I2(or_ln134_53_fu_11181_p3[2]),
        .I3(or_ln134_54_fu_11187_p3[4]),
        .I4(x_assign_76_reg_33510[4]),
        .I5(or_ln134_53_fu_11181_p3[4]),
        .O(p_99_in[4]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_115
       (.I0(q4_reg_i_24_2[4]),
        .I1(\xor_ln124_317_reg_35385_reg[7] [4]),
        .I2(q0_reg_i_222__0_0[4]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q4_reg_i_116
       (.I0(\xor_ln124_301_reg_35197_reg[7] [4]),
        .I1(q4_reg_i_24_0[4]),
        .I2(q4_reg_i_24_1[4]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_117__0
       (.I0(q4_reg_i_24_3[4]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [4]),
        .I2(or_ln134_133_fu_22562_p3[2]),
        .I3(or_ln134_134_fu_22568_p3[4]),
        .I4(or_ln134_133_fu_22562_p3[4]),
        .I5(x_assign_196_reg_35055[4]),
        .O(q4_reg_i_117__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_118__0
       (.I0(q4_reg_i_20__0_1[3]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I2(or_ln134_38_fu_8923_p3[3]),
        .I3(or_ln134_37_fu_8917_p3[1]),
        .I4(x_assign_57_reg_33172[3]),
        .I5(x_assign_52_reg_33134[3]),
        .O(q4_reg_i_118__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_119__0
       (.I0(q4_reg_i_20__0_2[3]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I2(or_ln134_22_reg_32832[3]),
        .I3(or_ln134_21_reg_32826[1]),
        .I4(x_assign_28_reg_32790[3]),
        .I5(x_assign_33_reg_32820[3]),
        .O(q4_reg_i_119__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_11__0
       (.I0(q4_reg_i_57_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q4_reg_i_58__0_n_0),
        .I3(q4_reg_i_59__0_n_0),
        .I4(q0_reg_10),
        .I5(q4_reg_i_60__0_n_0),
        .O(q4_reg_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_120__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I1(q4_reg_i_20__0_0[3]),
        .I2(or_ln134_30_reg_33004[3]),
        .I3(or_ln134_29_reg_32998[1]),
        .I4(x_assign_40_reg_32962[3]),
        .I5(x_assign_45_reg_32992[3]),
        .O(q4_reg_i_120__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_121
       (.I0(q4_reg_i_23_0[3]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I2(or_ln134_45_fu_10049_p3[1]),
        .I3(or_ln134_46_fu_10055_p3[3]),
        .I4(x_assign_64_reg_33322[3]),
        .I5(x_assign_69_reg_33360[3]),
        .O(p_98_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_122__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I1(q4_reg_i_23_1[3]),
        .I2(or_ln134_53_fu_11181_p3[1]),
        .I3(or_ln134_54_fu_11187_p3[3]),
        .I4(x_assign_76_reg_33510[3]),
        .I5(x_assign_81_reg_33548[3]),
        .O(q4_reg_i_122__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_123
       (.I0(q4_reg_i_24_2[3]),
        .I1(\xor_ln124_317_reg_35385_reg[7] [3]),
        .I2(q0_reg_i_222__0_0[3]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q4_reg_i_124
       (.I0(\xor_ln124_301_reg_35197_reg[7] [3]),
        .I1(q4_reg_i_24_0[3]),
        .I2(q4_reg_i_24_1[3]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_125__0
       (.I0(q4_reg_i_24_3[3]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [3]),
        .I2(or_ln134_133_fu_22562_p3[1]),
        .I3(or_ln134_134_fu_22568_p3[3]),
        .I4(x_assign_201_reg_35019[3]),
        .I5(x_assign_196_reg_35055[3]),
        .O(p_101_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_126__0
       (.I0(q4_reg_i_20__0_1[2]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I2(or_ln134_38_fu_8923_p3[2]),
        .I3(or_ln134_37_fu_8917_p3[0]),
        .I4(x_assign_57_reg_33172[2]),
        .I5(x_assign_52_reg_33134[2]),
        .O(p_97_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_127__0
       (.I0(q4_reg_i_20__0_2[2]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I2(or_ln134_22_reg_32832[2]),
        .I3(or_ln134_21_reg_32826[0]),
        .I4(x_assign_28_reg_32790[2]),
        .I5(x_assign_33_reg_32820[2]),
        .O(p_95_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_128__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I1(q4_reg_i_20__0_0[2]),
        .I2(or_ln134_30_reg_33004[2]),
        .I3(or_ln134_29_reg_32998[0]),
        .I4(x_assign_40_reg_32962[2]),
        .I5(x_assign_45_reg_32992[2]),
        .O(q4_reg_i_128__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_129__0
       (.I0(q4_reg_i_23_0[2]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I2(or_ln134_45_fu_10049_p3[0]),
        .I3(or_ln134_46_fu_10055_p3[2]),
        .I4(x_assign_64_reg_33322[2]),
        .I5(x_assign_69_reg_33360[2]),
        .O(p_98_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_12__0
       (.I0(q4_reg_i_61_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q4_reg_i_62__0_n_0),
        .I3(q4_reg_i_63_n_0),
        .I4(q0_reg_10),
        .I5(q4_reg_i_64__0_n_0),
        .O(q4_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_130
       (.I0(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I1(q4_reg_i_23_1[2]),
        .I2(or_ln134_53_fu_11181_p3[0]),
        .I3(or_ln134_54_fu_11187_p3[2]),
        .I4(x_assign_76_reg_33510[2]),
        .I5(x_assign_81_reg_33548[2]),
        .O(p_99_in[2]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q4_reg_i_131
       (.I0(q4_reg_i_24_2[2]),
        .I1(\xor_ln124_317_reg_35385_reg[7] [2]),
        .I2(q0_reg_i_222__0_0[2]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q4_reg_i_132
       (.I0(\xor_ln124_301_reg_35197_reg[7] [2]),
        .I1(q4_reg_i_24_0[2]),
        .I2(q4_reg_i_24_1[2]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_133__0
       (.I0(q4_reg_i_24_3[2]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [2]),
        .I2(or_ln134_133_fu_22562_p3[0]),
        .I3(or_ln134_134_fu_22568_p3[2]),
        .I4(x_assign_201_reg_35019[2]),
        .I5(x_assign_196_reg_35055[2]),
        .O(p_101_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_134__0
       (.I0(q4_reg_i_20__0_1[1]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I2(or_ln134_38_fu_8923_p3[1]),
        .I3(x_assign_57_reg_33172[5]),
        .I4(x_assign_57_reg_33172[1]),
        .I5(x_assign_52_reg_33134[1]),
        .O(p_97_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_135__0
       (.I0(q4_reg_i_20__0_2[1]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I2(or_ln134_22_reg_32832[1]),
        .I3(x_assign_33_reg_32820[5]),
        .I4(x_assign_28_reg_32790[1]),
        .I5(x_assign_33_reg_32820[1]),
        .O(q4_reg_i_135__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_136__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I1(q4_reg_i_20__0_0[1]),
        .I2(or_ln134_30_reg_33004[1]),
        .I3(x_assign_45_reg_32992[5]),
        .I4(x_assign_40_reg_32962[1]),
        .I5(x_assign_45_reg_32992[1]),
        .O(q4_reg_i_136__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_137__0
       (.I0(q4_reg_i_23_0[1]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I2(x_assign_69_reg_33360[5]),
        .I3(or_ln134_46_fu_10055_p3[1]),
        .I4(x_assign_64_reg_33322[1]),
        .I5(x_assign_69_reg_33360[1]),
        .O(p_98_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_138__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I1(q4_reg_i_23_1[1]),
        .I2(x_assign_81_reg_33548[5]),
        .I3(or_ln134_54_fu_11187_p3[1]),
        .I4(x_assign_76_reg_33510[1]),
        .I5(x_assign_81_reg_33548[1]),
        .O(q4_reg_i_138__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_139
       (.I0(q4_reg_i_24_2[1]),
        .I1(\xor_ln124_317_reg_35385_reg[7] [1]),
        .I2(q0_reg_i_222__0_0[1]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_13__0
       (.I0(q4_reg_i_65_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q4_reg_i_66__0_n_0),
        .I3(q4_reg_i_67_n_0),
        .I4(q0_reg_10),
        .I5(q4_reg_i_68__0_n_0),
        .O(q4_reg_i_13__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q4_reg_i_140
       (.I0(\xor_ln124_301_reg_35197_reg[7] [1]),
        .I1(q4_reg_i_24_0[1]),
        .I2(q4_reg_i_24_1[1]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_141__0
       (.I0(q4_reg_i_24_3[1]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [1]),
        .I2(x_assign_201_reg_35019[5]),
        .I3(or_ln134_134_fu_22568_p3[1]),
        .I4(x_assign_201_reg_35019[1]),
        .I5(x_assign_196_reg_35055[1]),
        .O(p_101_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_142
       (.I0(q4_reg_i_20__0_1[0]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I2(or_ln134_38_fu_8923_p3[0]),
        .I3(x_assign_57_reg_33172[4]),
        .I4(x_assign_57_reg_33172[0]),
        .I5(x_assign_52_reg_33134[0]),
        .O(q4_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_143
       (.I0(q4_reg_i_20__0_2[0]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I2(or_ln134_22_reg_32832[0]),
        .I3(x_assign_33_reg_32820[4]),
        .I4(x_assign_28_reg_32790[0]),
        .I5(x_assign_33_reg_32820[0]),
        .O(q4_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_144__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I1(q4_reg_i_20__0_0[0]),
        .I2(or_ln134_30_reg_33004[0]),
        .I3(x_assign_45_reg_32992[4]),
        .I4(x_assign_40_reg_32962[0]),
        .I5(x_assign_45_reg_32992[0]),
        .O(p_96_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_145
       (.I0(q4_reg_i_23_0[0]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I2(x_assign_69_reg_33360[4]),
        .I3(or_ln134_46_fu_10055_p3[0]),
        .I4(x_assign_64_reg_33322[0]),
        .I5(x_assign_69_reg_33360[0]),
        .O(p_98_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_146
       (.I0(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I1(q4_reg_i_23_1[0]),
        .I2(x_assign_81_reg_33548[4]),
        .I3(or_ln134_54_fu_11187_p3[0]),
        .I4(x_assign_76_reg_33510[0]),
        .I5(x_assign_81_reg_33548[0]),
        .O(p_99_in[0]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_147
       (.I0(q4_reg_i_24_2[0]),
        .I1(\xor_ln124_317_reg_35385_reg[7] [0]),
        .I2(q0_reg_i_222__0_0[0]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_148
       (.I0(\xor_ln124_301_reg_35197_reg[7] [0]),
        .I1(q4_reg_i_24_0[0]),
        .I2(q4_reg_i_24_1[0]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_149__0
       (.I0(q4_reg_i_24_3[0]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [0]),
        .I2(x_assign_201_reg_35019[4]),
        .I3(or_ln134_134_fu_22568_p3[0]),
        .I4(x_assign_201_reg_35019[0]),
        .I5(x_assign_196_reg_35055[0]),
        .O(p_101_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_14__0
       (.I0(q4_reg_i_69_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q4_reg_i_70__0_n_0),
        .I3(q4_reg_i_71_n_0),
        .I4(q0_reg_10),
        .I5(q4_reg_i_72__0_n_0),
        .O(q4_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_150__0
       (.I0(\xor_ln124_236_reg_34602_reg[7] [7]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [7]),
        .I2(or_ln134_102_fu_17692_p3[1]),
        .I3(or_ln134_100_fu_17680_p3[1]),
        .I4(x_assign_153_reg_34530[5]),
        .I5(or_ln134_102_fu_17692_p3[7]),
        .O(xor_ln124_212_fu_17746_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_151__0
       (.I0(\xor_ln124_204_reg_34341_reg[7] [7]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [7]),
        .I2(or_ln134_86_fu_15404_p3[7]),
        .I3(x_assign_129_reg_34269[5]),
        .I4(or_ln134_84_fu_15392_p3[1]),
        .I5(or_ln134_86_fu_15404_p3[1]),
        .O(q4_reg_i_151__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_152__0
       (.I0(\xor_ln124_220_reg_34469_reg[7] [7]),
        .I1(\xor_ln124_220_reg_34469_reg[7]_0 [7]),
        .I2(or_ln134_94_fu_16548_p3[7]),
        .I3(x_assign_141_reg_34397[5]),
        .I4(or_ln134_94_fu_16548_p3[1]),
        .I5(or_ln134_92_fu_16536_p3[1]),
        .O(xor_ln124_196_fu_16602_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_153__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I1(\xor_ln124_188_reg_34213_reg[7] [7]),
        .I2(or_ln134_76_fu_14488_p3[1]),
        .I3(or_ln134_78_fu_14500_p3[1]),
        .I4(or_ln134_78_fu_14500_p3[7]),
        .I5(x_assign_117_reg_34108[5]),
        .O(xor_ln124_164_fu_14554_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_154
       (.I0(q4_reg_i_54__0_0[7]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [7]),
        .I2(or_ln134_69_fu_13439_p3[5]),
        .I3(or_ln134_70_fu_13445_p3[7]),
        .I4(x_assign_100_reg_33886[7]),
        .I5(x_assign_105_reg_33924[5]),
        .O(p_110_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_155__0
       (.I0(\xor_ln124_252_reg_34730_reg[7] [7]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [7]),
        .I2(or_ln134_108_fu_18823_p3[1]),
        .I3(or_ln134_110_fu_18835_p3[1]),
        .I4(x_assign_165_reg_34658[5]),
        .I5(or_ln134_110_fu_18835_p3[7]),
        .O(q4_reg_i_155__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_156__0
       (.I0(\xor_ln124_268_reg_34858_reg[7] [7]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [7]),
        .I2(or_ln134_116_fu_19967_p3[1]),
        .I3(or_ln134_118_fu_19979_p3[1]),
        .I4(or_ln134_118_fu_19979_p3[7]),
        .I5(x_assign_177_reg_34786[5]),
        .O(xor_ln124_244_fu_20033_p2[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_157__0
       (.I0(xor_ln124_388_fu_30547_p2[7]),
        .I1(q4_reg_i_228_n_0),
        .I2(xor_ln124_395_fu_29564_p2[7]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q4_reg_i_157__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_158__0
       (.I0(\xor_ln124_299_reg_35187_reg[7] [5]),
        .I1(\reg_2412_reg[7] [5]),
        .I2(\reg_2427_reg[7] [3]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q4_reg_i_158__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_159
       (.I0(\xor_ln124_236_reg_34602_reg[7] [6]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [6]),
        .I2(or_ln134_102_fu_17692_p3[0]),
        .I3(or_ln134_100_fu_17680_p3[0]),
        .I4(x_assign_153_reg_34530[4]),
        .I5(or_ln134_102_fu_17692_p3[6]),
        .O(xor_ln124_212_fu_17746_p2[6]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_15__0
       (.I0(q4_reg_i_73_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q4_reg_i_74__0_n_0),
        .I3(q4_reg_i_75_n_0),
        .I4(q0_reg_10),
        .I5(q4_reg_i_76__0_n_0),
        .O(q4_reg_i_15__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_160__0
       (.I0(\xor_ln124_204_reg_34341_reg[7] [6]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [6]),
        .I2(or_ln134_86_fu_15404_p3[6]),
        .I3(x_assign_129_reg_34269[4]),
        .I4(or_ln134_84_fu_15392_p3[0]),
        .I5(or_ln134_86_fu_15404_p3[0]),
        .O(xor_ln124_180_fu_15458_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_161
       (.I0(\xor_ln124_220_reg_34469_reg[7] [6]),
        .I1(\xor_ln124_220_reg_34469_reg[7]_0 [6]),
        .I2(or_ln134_94_fu_16548_p3[6]),
        .I3(x_assign_141_reg_34397[4]),
        .I4(or_ln134_94_fu_16548_p3[0]),
        .I5(or_ln134_92_fu_16536_p3[0]),
        .O(q4_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_162
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I1(\xor_ln124_188_reg_34213_reg[7] [6]),
        .I2(or_ln134_76_fu_14488_p3[0]),
        .I3(or_ln134_78_fu_14500_p3[0]),
        .I4(or_ln134_78_fu_14500_p3[6]),
        .I5(x_assign_117_reg_34108[4]),
        .O(q4_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_163
       (.I0(x_assign_90_reg_33714[6]),
        .I1(or_ln134_71_fu_12471_p3[6]),
        .I2(x_assign_110_reg_33784[6]),
        .I3(q4_reg_i_230_n_0),
        .I4(or_ln134_60_fu_12301_p3[0]),
        .I5(or_ln134_74_fu_12489_p3[6]),
        .O(q4_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_164
       (.I0(q4_reg_i_54__0_0[6]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [6]),
        .I2(or_ln134_69_fu_13439_p3[4]),
        .I3(or_ln134_70_fu_13445_p3[6]),
        .I4(x_assign_100_reg_33886[6]),
        .I5(x_assign_105_reg_33924[4]),
        .O(q4_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_165
       (.I0(\xor_ln124_252_reg_34730_reg[7] [6]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [6]),
        .I2(or_ln134_108_fu_18823_p3[0]),
        .I3(or_ln134_110_fu_18835_p3[0]),
        .I4(x_assign_165_reg_34658[4]),
        .I5(or_ln134_110_fu_18835_p3[6]),
        .O(q4_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_166
       (.I0(\xor_ln124_268_reg_34858_reg[7] [6]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [6]),
        .I2(or_ln134_116_fu_19967_p3[0]),
        .I3(or_ln134_118_fu_19979_p3[0]),
        .I4(or_ln134_118_fu_19979_p3[6]),
        .I5(x_assign_177_reg_34786[4]),
        .O(q4_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_167
       (.I0(q4_reg_i_231_n_0),
        .I1(q4_reg_i_232_n_0),
        .I2(xor_ln124_395_fu_29564_p2[6]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q4_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_168
       (.I0(q4_reg_i_234_n_0),
        .I1(\reg_2412_reg[7] [4]),
        .I2(q4_reg_i_235_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q4_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_169
       (.I0(\xor_ln124_236_reg_34602_reg[7] [5]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [5]),
        .I2(or_ln134_102_fu_17692_p3[7]),
        .I3(or_ln134_100_fu_17680_p3[5]),
        .I4(\xor_ln124_236_reg_34602_reg[5] [3]),
        .I5(or_ln134_102_fu_17692_p3[5]),
        .O(q4_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_16__0
       (.I0(q4_reg_i_77__0_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q4_reg_i_78__0_n_0),
        .I3(q4_reg_i_79_n_0),
        .I4(q0_reg_10),
        .I5(q4_reg_i_80_n_0),
        .O(q4_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_170
       (.I0(\xor_ln124_204_reg_34341_reg[7] [5]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [5]),
        .I2(or_ln134_86_fu_15404_p3[5]),
        .I3(\xor_ln124_204_reg_34341_reg[5] [3]),
        .I4(or_ln134_84_fu_15392_p3[6]),
        .I5(or_ln134_86_fu_15404_p3[7]),
        .O(xor_ln124_180_fu_15458_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_171
       (.I0(\xor_ln124_220_reg_34469_reg[7] [5]),
        .I1(\xor_ln124_220_reg_34469_reg[7]_0 [5]),
        .I2(or_ln134_94_fu_16548_p3[5]),
        .I3(\xor_ln124_220_reg_34469_reg[5] [3]),
        .I4(or_ln134_94_fu_16548_p3[7]),
        .I5(or_ln134_92_fu_16536_p3[3]),
        .O(xor_ln124_196_fu_16602_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_172
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I1(\xor_ln124_188_reg_34213_reg[7] [5]),
        .I2(or_ln134_76_fu_14488_p3[7]),
        .I3(or_ln134_78_fu_14500_p3[7]),
        .I4(or_ln134_78_fu_14500_p3[5]),
        .I5(\xor_ln124_190_reg_34225_reg[5] [3]),
        .O(q4_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_173
       (.I0(q4_reg_i_54__0_0[5]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [5]),
        .I2(or_ln134_69_fu_13439_p3[3]),
        .I3(or_ln134_70_fu_13445_p3[5]),
        .I4(x_assign_100_reg_33886[5]),
        .I5(or_ln134_69_fu_13439_p3[5]),
        .O(q4_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_174
       (.I0(or_ln134_142_fu_23700_p3[7]),
        .I1(x_assign_230_reg_35313[4]),
        .I2(or_ln134_154_fu_23876_p3[6]),
        .I3(q4_reg_i_236_n_0),
        .I4(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I5(x_assign_230_reg_35313[5]),
        .O(q4_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_175
       (.I0(\xor_ln124_252_reg_34730_reg[7] [5]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [5]),
        .I2(or_ln134_108_fu_18823_p3[6]),
        .I3(or_ln134_110_fu_18835_p3[7]),
        .I4(\xor_ln124_252_reg_34730_reg[5] [3]),
        .I5(or_ln134_110_fu_18835_p3[5]),
        .O(q4_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_176
       (.I0(\xor_ln124_268_reg_34858_reg[7] [5]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [5]),
        .I2(or_ln134_116_fu_19967_p3[3]),
        .I3(or_ln134_118_fu_19979_p3[7]),
        .I4(or_ln134_118_fu_19979_p3[5]),
        .I5(\xor_ln124_268_reg_34858_reg[5] [3]),
        .O(xor_ln124_244_fu_20033_p2[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_177
       (.I0(xor_ln124_388_fu_30547_p2[5]),
        .I1(\reg_2392_reg[5] [5]),
        .I2(q4_reg_i_64__0_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q4_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_178
       (.I0(q4_reg_i_238_n_0),
        .I1(\reg_2412_reg[7] [3]),
        .I2(\reg_2427_reg[7] [2]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q4_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_179
       (.I0(\xor_ln124_236_reg_34602_reg[7] [4]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [4]),
        .I2(or_ln134_102_fu_17692_p3[6]),
        .I3(or_ln134_100_fu_17680_p3[4]),
        .I4(\xor_ln124_236_reg_34602_reg[5] [2]),
        .I5(or_ln134_102_fu_17692_p3[4]),
        .O(q4_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_17__0
       (.I0(q4_reg_i_81_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q4_reg_i_82__0_n_0),
        .I3(q4_reg_i_83_n_0),
        .I4(q0_reg_10),
        .I5(q4_reg_i_84_n_0),
        .O(q4_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_180
       (.I0(\xor_ln124_204_reg_34341_reg[7] [4]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [4]),
        .I2(or_ln134_86_fu_15404_p3[4]),
        .I3(\xor_ln124_204_reg_34341_reg[5] [2]),
        .I4(or_ln134_84_fu_15392_p3[5]),
        .I5(or_ln134_86_fu_15404_p3[6]),
        .O(q4_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_181
       (.I0(\xor_ln124_220_reg_34469_reg[7] [4]),
        .I1(\xor_ln124_220_reg_34469_reg[7]_0 [4]),
        .I2(or_ln134_94_fu_16548_p3[4]),
        .I3(\xor_ln124_220_reg_34469_reg[5] [2]),
        .I4(or_ln134_94_fu_16548_p3[6]),
        .I5(or_ln134_92_fu_16536_p3[2]),
        .O(xor_ln124_196_fu_16602_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_182
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I1(\xor_ln124_188_reg_34213_reg[7] [4]),
        .I2(or_ln134_76_fu_14488_p3[6]),
        .I3(or_ln134_78_fu_14500_p3[6]),
        .I4(or_ln134_78_fu_14500_p3[4]),
        .I5(\xor_ln124_190_reg_34225_reg[5] [2]),
        .O(xor_ln124_164_fu_14554_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_183
       (.I0(q4_reg_i_54__0_0[4]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [4]),
        .I2(or_ln134_69_fu_13439_p3[2]),
        .I3(or_ln134_70_fu_13445_p3[4]),
        .I4(x_assign_100_reg_33886[4]),
        .I5(or_ln134_69_fu_13439_p3[4]),
        .O(q4_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_184
       (.I0(\xor_ln124_252_reg_34730_reg[7] [4]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [4]),
        .I2(or_ln134_108_fu_18823_p3[5]),
        .I3(or_ln134_110_fu_18835_p3[6]),
        .I4(\xor_ln124_252_reg_34730_reg[5] [2]),
        .I5(or_ln134_110_fu_18835_p3[4]),
        .O(q4_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_185
       (.I0(\xor_ln124_268_reg_34858_reg[7] [4]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [4]),
        .I2(or_ln134_116_fu_19967_p3[2]),
        .I3(or_ln134_118_fu_19979_p3[6]),
        .I4(or_ln134_118_fu_19979_p3[4]),
        .I5(\xor_ln124_268_reg_34858_reg[5] [2]),
        .O(xor_ln124_244_fu_20033_p2[4]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_186
       (.I0(q4_reg_i_239_n_0),
        .I1(\reg_2392_reg[5] [4]),
        .I2(q4_reg_i_68__0_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q4_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_187
       (.I0(\xor_ln124_299_reg_35187_reg[7] [4]),
        .I1(q4_reg_i_240_n_0),
        .I2(q4_reg_i_241_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q4_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_188
       (.I0(\xor_ln124_236_reg_34602_reg[7] [3]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [3]),
        .I2(\xor_ln124_235_reg_34596_reg[3]_0 [3]),
        .I3(\xor_ln124_236_reg_34602_reg[3] [3]),
        .I4(\xor_ln124_236_reg_34602_reg[5] [1]),
        .I5(or_ln134_102_fu_17692_p3[3]),
        .O(q4_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_189
       (.I0(\xor_ln124_204_reg_34341_reg[7] [3]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [3]),
        .I2(or_ln134_86_fu_15404_p3[3]),
        .I3(\xor_ln124_204_reg_34341_reg[5] [1]),
        .I4(q4_reg_i_69_3[3]),
        .I5(q4_reg_i_69_0[3]),
        .O(xor_ln124_180_fu_15458_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_190
       (.I0(\xor_ln124_220_reg_34469_reg[7] [3]),
        .I1(\xor_ln124_220_reg_34469_reg[7]_0 [3]),
        .I2(or_ln134_94_fu_16548_p3[3]),
        .I3(\xor_ln124_220_reg_34469_reg[5] [1]),
        .I4(q4_reg_i_69_2[3]),
        .I5(q4_reg_i_69_1[3]),
        .O(xor_ln124_196_fu_16602_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_191
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I1(\xor_ln124_188_reg_34213_reg[7] [3]),
        .I2(q4_reg_i_70__0_0[3]),
        .I3(\xor_ln124_188_reg_34213_reg[3]_0 [3]),
        .I4(or_ln134_78_fu_14500_p3[3]),
        .I5(\xor_ln124_190_reg_34225_reg[5] [1]),
        .O(q4_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_192
       (.I0(x_assign_90_reg_33714[3]),
        .I1(or_ln134_71_fu_12471_p3[3]),
        .I2(x_assign_110_reg_33784[3]),
        .I3(q4_reg_i_242_n_0),
        .I4(q4_reg_i_70__0_1[3]),
        .I5(x_assign_108_reg_33762[2]),
        .O(q4_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_193
       (.I0(q4_reg_i_54__0_0[3]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [3]),
        .I2(or_ln134_69_fu_13439_p3[1]),
        .I3(or_ln134_70_fu_13445_p3[3]),
        .I4(x_assign_100_reg_33886[3]),
        .I5(x_assign_105_reg_33924[3]),
        .O(p_110_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_194
       (.I0(q4_reg_i_71_0[3]),
        .I1(\xor_ln124_315_reg_35375_reg[4] [1]),
        .I2(q0_reg_i_123__0_0[2]),
        .I3(q4_reg_i_243_n_0),
        .I4(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I5(x_assign_230_reg_35313[3]),
        .O(q4_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_195
       (.I0(\xor_ln124_252_reg_34730_reg[7] [3]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [3]),
        .I2(q4_reg_i_71_1[3]),
        .I3(\xor_ln124_252_reg_34730_reg[3] [3]),
        .I4(\xor_ln124_252_reg_34730_reg[5] [1]),
        .I5(or_ln134_110_fu_18835_p3[3]),
        .O(q4_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_196
       (.I0(\xor_ln124_268_reg_34858_reg[7] [3]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [3]),
        .I2(q4_reg_i_71_2[3]),
        .I3(\xor_ln124_268_reg_34858_reg[3] [3]),
        .I4(or_ln134_118_fu_19979_p3[3]),
        .I5(\xor_ln124_268_reg_34858_reg[5] [1]),
        .O(xor_ln124_244_fu_20033_p2[3]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_197
       (.I0(xor_ln124_388_fu_30547_p2[3]),
        .I1(\reg_2392_reg[5] [3]),
        .I2(xor_ln124_395_fu_29564_p2[3]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q4_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_198
       (.I0(\xor_ln124_299_reg_35187_reg[7] [3]),
        .I1(\reg_2412_reg[7] [2]),
        .I2(\reg_2427_reg[7] [1]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q4_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_199
       (.I0(\xor_ln124_236_reg_34602_reg[7] [2]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [2]),
        .I2(\xor_ln124_235_reg_34596_reg[3]_0 [2]),
        .I3(\xor_ln124_236_reg_34602_reg[3] [2]),
        .I4(\xor_ln124_236_reg_34602_reg[5] [0]),
        .I5(or_ln134_102_fu_17692_p3[2]),
        .O(xor_ln124_212_fu_17746_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    q4_reg_i_19__0
       (.I0(clefia_s1_address2112_out),
        .I1(q0_reg_8[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_200
       (.I0(\xor_ln124_204_reg_34341_reg[7] [2]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [2]),
        .I2(or_ln134_86_fu_15404_p3[2]),
        .I3(\xor_ln124_204_reg_34341_reg[5] [0]),
        .I4(q4_reg_i_69_3[2]),
        .I5(q4_reg_i_69_0[2]),
        .O(q4_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_201
       (.I0(\xor_ln124_220_reg_34469_reg[7] [2]),
        .I1(\xor_ln124_220_reg_34469_reg[7]_0 [2]),
        .I2(or_ln134_94_fu_16548_p3[2]),
        .I3(\xor_ln124_220_reg_34469_reg[5] [0]),
        .I4(q4_reg_i_69_2[2]),
        .I5(q4_reg_i_69_1[2]),
        .O(q4_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_202
       (.I0(q4_reg_i_54__0_0[2]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [2]),
        .I2(or_ln134_69_fu_13439_p3[0]),
        .I3(or_ln134_70_fu_13445_p3[2]),
        .I4(x_assign_100_reg_33886[2]),
        .I5(x_assign_105_reg_33924[2]),
        .O(p_110_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_203
       (.I0(q4_reg_i_71_0[2]),
        .I1(\xor_ln124_315_reg_35375_reg[4] [0]),
        .I2(q0_reg_i_123__0_0[1]),
        .I3(q4_reg_i_246_n_0),
        .I4(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I5(x_assign_230_reg_35313[2]),
        .O(q4_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_204
       (.I0(\xor_ln124_252_reg_34730_reg[7] [2]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [2]),
        .I2(q4_reg_i_71_1[2]),
        .I3(\xor_ln124_252_reg_34730_reg[3] [2]),
        .I4(\xor_ln124_252_reg_34730_reg[5] [0]),
        .I5(or_ln134_110_fu_18835_p3[2]),
        .O(xor_ln124_228_fu_18889_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_205
       (.I0(\xor_ln124_268_reg_34858_reg[7] [2]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [2]),
        .I2(q4_reg_i_71_2[2]),
        .I3(\xor_ln124_268_reg_34858_reg[3] [2]),
        .I4(or_ln134_118_fu_19979_p3[2]),
        .I5(\xor_ln124_268_reg_34858_reg[5] [0]),
        .O(xor_ln124_244_fu_20033_p2[2]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_206
       (.I0(xor_ln124_388_fu_30547_p2[2]),
        .I1(\reg_2392_reg[5] [2]),
        .I2(xor_ln124_395_fu_29564_p2[2]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q4_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_207
       (.I0(\xor_ln124_299_reg_35187_reg[7] [2]),
        .I1(q4_reg_i_249_n_0),
        .I2(q4_reg_i_250_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q4_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_208
       (.I0(\xor_ln124_236_reg_34602_reg[7] [1]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [1]),
        .I2(\xor_ln124_235_reg_34596_reg[3]_0 [1]),
        .I3(\xor_ln124_236_reg_34602_reg[3] [1]),
        .I4(x_assign_153_reg_34530[7]),
        .I5(or_ln134_102_fu_17692_p3[1]),
        .O(q4_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_209
       (.I0(\xor_ln124_204_reg_34341_reg[7] [1]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [1]),
        .I2(or_ln134_86_fu_15404_p3[1]),
        .I3(x_assign_129_reg_34269[7]),
        .I4(q4_reg_i_69_3[1]),
        .I5(q4_reg_i_69_0[1]),
        .O(q4_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q4_reg_i_20__0
       (.I0(q4_reg_i_85__0_n_0),
        .I1(p_95_in[7]),
        .I2(q4_reg_i_87__0_n_0),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q4_reg_i_20__0_n_0));
  LUT4 #(
    .INIT(16'hFEEE)) 
    q4_reg_i_21
       (.I0(clefia_s1_address2110_out),
        .I1(clefia_s1_address219_out),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q0_reg_8[4]),
        .O(q4_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_210
       (.I0(\xor_ln124_220_reg_34469_reg[7] [1]),
        .I1(\xor_ln124_220_reg_34469_reg[7]_0 [1]),
        .I2(or_ln134_94_fu_16548_p3[1]),
        .I3(x_assign_141_reg_34397[7]),
        .I4(q4_reg_i_69_2[1]),
        .I5(q4_reg_i_69_1[1]),
        .O(q4_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_211
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I1(\xor_ln124_188_reg_34213_reg[7] [1]),
        .I2(q4_reg_i_70__0_0[1]),
        .I3(\xor_ln124_188_reg_34213_reg[3]_0 [1]),
        .I4(or_ln134_78_fu_14500_p3[1]),
        .I5(x_assign_117_reg_34108[7]),
        .O(xor_ln124_164_fu_14554_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_212
       (.I0(x_assign_90_reg_33714[1]),
        .I1(or_ln134_71_fu_12471_p3[1]),
        .I2(x_assign_110_reg_33784[1]),
        .I3(q4_reg_i_251_n_0),
        .I4(q4_reg_i_70__0_1[1]),
        .I5(x_assign_108_reg_33762[0]),
        .O(q4_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_213
       (.I0(q4_reg_i_54__0_0[1]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [1]),
        .I2(x_assign_105_reg_33924[5]),
        .I3(or_ln134_70_fu_13445_p3[1]),
        .I4(x_assign_100_reg_33886[1]),
        .I5(x_assign_105_reg_33924[1]),
        .O(p_110_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_214
       (.I0(\xor_ln124_252_reg_34730_reg[7] [1]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [1]),
        .I2(q4_reg_i_71_1[1]),
        .I3(\xor_ln124_252_reg_34730_reg[3] [1]),
        .I4(x_assign_165_reg_34658[7]),
        .I5(or_ln134_110_fu_18835_p3[1]),
        .O(xor_ln124_228_fu_18889_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_215
       (.I0(\xor_ln124_268_reg_34858_reg[7] [1]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [1]),
        .I2(q4_reg_i_71_2[1]),
        .I3(\xor_ln124_268_reg_34858_reg[3] [1]),
        .I4(or_ln134_118_fu_19979_p3[1]),
        .I5(x_assign_177_reg_34786[7]),
        .O(xor_ln124_244_fu_20033_p2[1]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_216
       (.I0(q4_reg_i_252_n_0),
        .I1(\reg_2392_reg[5] [1]),
        .I2(q4_reg_i_80_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q4_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_217
       (.I0(\xor_ln124_299_reg_35187_reg[7] [1]),
        .I1(\reg_2412_reg[7] [1]),
        .I2(q4_reg_i_253_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q4_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_218
       (.I0(\xor_ln124_236_reg_34602_reg[7] [0]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [0]),
        .I2(\xor_ln124_235_reg_34596_reg[3]_0 [0]),
        .I3(\xor_ln124_236_reg_34602_reg[3] [0]),
        .I4(x_assign_153_reg_34530[6]),
        .I5(or_ln134_102_fu_17692_p3[0]),
        .O(xor_ln124_212_fu_17746_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_219
       (.I0(\xor_ln124_204_reg_34341_reg[7] [0]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [0]),
        .I2(or_ln134_86_fu_15404_p3[0]),
        .I3(x_assign_129_reg_34269[6]),
        .I4(q4_reg_i_69_3[0]),
        .I5(q4_reg_i_69_0[0]),
        .O(q4_reg_i_219_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_22
       (.I0(q0_reg_8[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .O(clefia_s1_address2111_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_220
       (.I0(\xor_ln124_220_reg_34469_reg[7] [0]),
        .I1(\xor_ln124_220_reg_34469_reg[7]_0 [0]),
        .I2(or_ln134_94_fu_16548_p3[0]),
        .I3(x_assign_141_reg_34397[6]),
        .I4(q4_reg_i_69_2[0]),
        .I5(q4_reg_i_69_1[0]),
        .O(xor_ln124_196_fu_16602_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_221
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I1(\xor_ln124_188_reg_34213_reg[7] [0]),
        .I2(q4_reg_i_70__0_0[0]),
        .I3(\xor_ln124_188_reg_34213_reg[3]_0 [0]),
        .I4(or_ln134_78_fu_14500_p3[0]),
        .I5(x_assign_117_reg_34108[6]),
        .O(q4_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_222
       (.I0(q4_reg_i_54__0_0[0]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [0]),
        .I2(x_assign_105_reg_33924[4]),
        .I3(or_ln134_70_fu_13445_p3[0]),
        .I4(x_assign_100_reg_33886[0]),
        .I5(x_assign_105_reg_33924[0]),
        .O(q4_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_223
       (.I0(\xor_ln124_252_reg_34730_reg[7] [0]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [0]),
        .I2(q4_reg_i_71_1[0]),
        .I3(\xor_ln124_252_reg_34730_reg[3] [0]),
        .I4(x_assign_165_reg_34658[6]),
        .I5(or_ln134_110_fu_18835_p3[0]),
        .O(xor_ln124_228_fu_18889_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_224
       (.I0(\xor_ln124_268_reg_34858_reg[7] [0]),
        .I1(\xor_ln124_252_reg_34730_reg[7]_0 [0]),
        .I2(q4_reg_i_71_2[0]),
        .I3(\xor_ln124_268_reg_34858_reg[3] [0]),
        .I4(or_ln134_118_fu_19979_p3[0]),
        .I5(x_assign_177_reg_34786[6]),
        .O(xor_ln124_244_fu_20033_p2[0]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_225
       (.I0(q4_reg_i_254_n_0),
        .I1(\reg_2392_reg[5] [0]),
        .I2(q4_reg_i_84_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q4_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_226
       (.I0(\xor_ln124_299_reg_35187_reg[7] [0]),
        .I1(\reg_2412_reg[7] [0]),
        .I2(\reg_2427_reg[7] [0]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q4_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_227
       (.I0(q4_reg_i_157__0_0[7]),
        .I1(q3_reg_i_76_0[7]),
        .I2(or_ln134_189_fu_30487_p3[5]),
        .I3(or_ln134_190_fu_30493_p3[5]),
        .I4(x_assign_282_reg_36366[5]),
        .I5(x_assign_283_reg_36372[5]),
        .O(xor_ln124_388_fu_30547_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_228
       (.I0(x_assign_259_reg_36001[4]),
        .I1(x_assign_278_reg_36065[6]),
        .I2(or_ln134_184_fu_28392_p3[3]),
        .I3(q4_reg_i_255_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .I5(or_ln134_183_fu_28386_p3[3]),
        .O(q4_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_229
       (.I0(q4_reg_i_157__0_1[3]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [7]),
        .I2(x_assign_271_reg_36189[5]),
        .I3(q4_reg_i_256_n_0),
        .I4(or_ln134_179_fu_29342_p3[7]),
        .I5(or_ln134_180_fu_29348_p3[5]),
        .O(xor_ln124_395_fu_29564_p2[7]));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q4_reg_i_22__0
       (.I0(q4_reg_34[7]),
        .I1(ce24),
        .I2(q4_reg_32[7]),
        .I3(q4_reg_33[7]),
        .I4(ce411),
        .I5(q4_reg_i_88__0_n_0),
        .O(q4_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_23
       (.I0(q4_reg_31[7]),
        .I1(q4_reg_i_89_n_0),
        .I2(q4_reg_i_90__0_n_0),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q4_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_230
       (.I0(x_assign_110_reg_33784[5]),
        .I1(\xor_ln124_124_reg_33470_reg[7]_0 [6]),
        .I2(\xor_ln124_155_reg_33846_reg[7] [6]),
        .I3(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I4(or_ln134_60_fu_12301_p3[6]),
        .I5(or_ln134_59_fu_12295_p3[4]),
        .O(q4_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_231
       (.I0(q4_reg_i_157__0_0[6]),
        .I1(q3_reg_i_76_0[6]),
        .I2(or_ln134_189_fu_30487_p3[4]),
        .I3(or_ln134_190_fu_30493_p3[4]),
        .I4(x_assign_282_reg_36366[4]),
        .I5(x_assign_283_reg_36372[4]),
        .O(q4_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_232
       (.I0(or_ln134_172_fu_28216_p3[0]),
        .I1(or_ln134_184_fu_28392_p3[3]),
        .I2(x_assign_278_reg_36065[5]),
        .I3(q4_reg_i_257_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .I5(x_assign_277_reg_36049[2]),
        .O(q4_reg_i_232_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_233
       (.I0(q4_reg_i_157__0_1[2]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [6]),
        .I2(x_assign_271_reg_36189[4]),
        .I3(q4_reg_i_258_n_0),
        .I4(or_ln134_179_fu_29342_p3[6]),
        .I5(or_ln134_180_fu_29348_p3[4]),
        .O(xor_ln124_395_fu_29564_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_234
       (.I0(or_ln134_164_fu_27084_p3[4]),
        .I1(x_assign_264_reg_35855[6]),
        .I2(or_ln134_175_fu_27254_p3[6]),
        .I3(q4_reg_i_259_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .I5(or_ln134_176_fu_27260_p3[5]),
        .O(q4_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_235
       (.I0(or_ln134_158_fu_25964_p3[0]),
        .I1(or_ln134_168_fu_26128_p3[3]),
        .I2(x_assign_253_reg_35673[2]),
        .I3(q4_reg_i_260_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .I5(x_assign_254_reg_35689[5]),
        .O(q4_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_236
       (.I0(x_assign_229_reg_35297[1]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [5]),
        .I2(or_ln134_140_fu_23688_p3[5]),
        .I3(\xor_ln124_315_reg_35375_reg[7] [5]),
        .I4(or_ln134_140_fu_23688_p3[7]),
        .I5(\xor_ln124_317_reg_35385_reg[5] [3]),
        .O(q4_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_237
       (.I0(q4_reg_i_157__0_0[5]),
        .I1(q3_reg_i_76_0[5]),
        .I2(or_ln134_189_fu_30487_p3[3]),
        .I3(or_ln134_190_fu_30493_p3[3]),
        .I4(or_ln134_190_fu_30493_p3[5]),
        .I5(or_ln134_188_fu_30481_p3[1]),
        .O(xor_ln124_388_fu_30547_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_238
       (.I0(or_ln134_164_fu_27084_p3[3]),
        .I1(x_assign_264_reg_35855[5]),
        .I2(or_ln134_175_fu_27254_p3[5]),
        .I3(q4_reg_i_261_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [5]),
        .I5(or_ln134_176_fu_27260_p3[4]),
        .O(q4_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_239
       (.I0(q4_reg_i_157__0_0[4]),
        .I1(q3_reg_i_76_0[4]),
        .I2(or_ln134_189_fu_30487_p3[2]),
        .I3(or_ln134_190_fu_30493_p3[2]),
        .I4(or_ln134_190_fu_30493_p3[4]),
        .I5(or_ln134_188_fu_30481_p3[0]),
        .O(q4_reg_i_239_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_23__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_8[3]),
        .O(ce24));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_24
       (.I0(q4_reg_i_91_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q4_reg_i_92_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(p_101_in[7]),
        .O(q4_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_240
       (.I0(or_ln134_148_fu_24820_p3[4]),
        .I1(or_ln134_159_fu_24990_p3[4]),
        .I2(x_assign_240_reg_35479[4]),
        .I3(q4_reg_i_262_n_0),
        .I4(x_assign_222_reg_35431[4]),
        .I5(or_ln134_160_fu_24996_p3[4]),
        .O(q4_reg_i_240_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_241
       (.I0(or_ln134_158_fu_25964_p3[5]),
        .I1(x_assign_254_reg_35689[4]),
        .I2(or_ln134_167_fu_26122_p3[2]),
        .I3(q4_reg_i_263_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [4]),
        .I5(or_ln134_168_fu_26128_p3[2]),
        .O(q4_reg_i_241_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_242
       (.I0(\xor_ln124_155_reg_33846_reg[4] [1]),
        .I1(\xor_ln124_124_reg_33470_reg[7]_0 [3]),
        .I2(\xor_ln124_155_reg_33846_reg[7] [3]),
        .I3(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I4(or_ln134_60_fu_12301_p3[3]),
        .I5(or_ln134_59_fu_12295_p3[1]),
        .O(q4_reg_i_242_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_243
       (.I0(\xor_ln124_315_reg_35375_reg[4]_0 [1]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [3]),
        .I2(or_ln134_140_fu_23688_p3[3]),
        .I3(\xor_ln124_315_reg_35375_reg[7] [3]),
        .I4(q4_reg_i_194_0[3]),
        .I5(\xor_ln124_317_reg_35385_reg[5] [1]),
        .O(q4_reg_i_243_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_244
       (.I0(q4_reg_i_157__0_0[3]),
        .I1(q3_reg_i_76_0[3]),
        .I2(or_ln134_189_fu_30487_p3[1]),
        .I3(or_ln134_190_fu_30493_p3[1]),
        .I4(x_assign_282_reg_36366[3]),
        .I5(x_assign_283_reg_36372[3]),
        .O(xor_ln124_388_fu_30547_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_245
       (.I0(q4_reg_i_157__0_1[1]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [3]),
        .I2(x_assign_271_reg_36189[3]),
        .I3(q4_reg_i_264_n_0),
        .I4(or_ln134_179_fu_29342_p3[3]),
        .I5(or_ln134_180_fu_29348_p3[1]),
        .O(xor_ln124_395_fu_29564_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_246
       (.I0(\xor_ln124_315_reg_35375_reg[4]_0 [0]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [2]),
        .I2(or_ln134_140_fu_23688_p3[2]),
        .I3(\xor_ln124_315_reg_35375_reg[7] [2]),
        .I4(q4_reg_i_194_0[2]),
        .I5(\xor_ln124_317_reg_35385_reg[5] [0]),
        .O(q4_reg_i_246_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_247
       (.I0(q4_reg_i_157__0_0[2]),
        .I1(q3_reg_i_76_0[2]),
        .I2(or_ln134_189_fu_30487_p3[0]),
        .I3(or_ln134_190_fu_30493_p3[0]),
        .I4(x_assign_282_reg_36366[2]),
        .I5(x_assign_283_reg_36372[2]),
        .O(xor_ln124_388_fu_30547_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_248
       (.I0(q4_reg_i_157__0_1[0]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [2]),
        .I2(x_assign_271_reg_36189[2]),
        .I3(q4_reg_i_265_n_0),
        .I4(or_ln134_179_fu_29342_p3[2]),
        .I5(or_ln134_180_fu_29348_p3[0]),
        .O(xor_ln124_395_fu_29564_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_249
       (.I0(x_assign_223_reg_35437[2]),
        .I1(or_ln134_159_fu_24990_p3[2]),
        .I2(x_assign_240_reg_35479[2]),
        .I3(q4_reg_i_266_n_0),
        .I4(x_assign_222_reg_35431[2]),
        .I5(x_assign_242_reg_35501[1]),
        .O(q4_reg_i_249_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_250
       (.I0(x_assign_234_reg_35619[2]),
        .I1(x_assign_254_reg_35689[2]),
        .I2(or_ln134_167_fu_26122_p3[0]),
        .I3(q4_reg_i_267_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [2]),
        .I5(or_ln134_168_fu_26128_p3[0]),
        .O(q4_reg_i_250_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_251
       (.I0(x_assign_110_reg_33784[0]),
        .I1(\xor_ln124_124_reg_33470_reg[7]_0 [1]),
        .I2(\xor_ln124_155_reg_33846_reg[7] [1]),
        .I3(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I4(or_ln134_60_fu_12301_p3[1]),
        .I5(x_assign_88_reg_33698[5]),
        .O(q4_reg_i_251_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_252
       (.I0(q4_reg_i_157__0_0[1]),
        .I1(q3_reg_i_76_0[1]),
        .I2(x_assign_285_reg_36388[5]),
        .I3(x_assign_282_reg_36366[5]),
        .I4(x_assign_282_reg_36366[1]),
        .I5(x_assign_283_reg_36372[1]),
        .O(q4_reg_i_252_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_253
       (.I0(x_assign_234_reg_35619[1]),
        .I1(x_assign_254_reg_35689[1]),
        .I2(x_assign_253_reg_35673[0]),
        .I3(q4_reg_i_268_n_0),
        .I4(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .I5(x_assign_254_reg_35689[0]),
        .O(q4_reg_i_253_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_254
       (.I0(q4_reg_i_157__0_0[0]),
        .I1(q3_reg_i_76_0[0]),
        .I2(x_assign_285_reg_36388[4]),
        .I3(x_assign_282_reg_36366[4]),
        .I4(x_assign_282_reg_36366[0]),
        .I5(x_assign_283_reg_36372[0]),
        .O(q4_reg_i_254_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_255
       (.I0(x_assign_276_reg_36043[3]),
        .I1(\xor_ln124_124_reg_33470_reg[7]_0 [7]),
        .I2(or_ln134_172_fu_28216_p3[6]),
        .I3(q4_reg_i_228_0[7]),
        .I4(x_assign_258_reg_35995[4]),
        .I5(or_ln134_171_fu_28210_p3[4]),
        .O(q4_reg_i_255_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_256
       (.I0(\xor_ln124_220_reg_34469_reg[7] [7]),
        .I1(x_assign_270_reg_36183[7]),
        .I2(x_assign_290_reg_36253[3]),
        .I3(x_assign_288_reg_36231[7]),
        .I4(or_ln134_192_fu_29524_p3[5]),
        .I5(or_ln134_191_fu_29518_p3[3]),
        .O(q4_reg_i_256_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_257
       (.I0(or_ln134_186_fu_28404_p3[6]),
        .I1(\xor_ln124_124_reg_33470_reg[7]_0 [6]),
        .I2(or_ln134_172_fu_28216_p3[5]),
        .I3(q4_reg_i_228_0[6]),
        .I4(or_ln134_174_fu_28228_p3[0]),
        .I5(x_assign_256_reg_35979[4]),
        .O(q4_reg_i_257_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_258
       (.I0(\xor_ln124_220_reg_34469_reg[7] [6]),
        .I1(x_assign_270_reg_36183[6]),
        .I2(or_ln134_192_fu_29524_p3[5]),
        .I3(x_assign_288_reg_36231[6]),
        .I4(or_ln134_192_fu_29524_p3[4]),
        .I5(or_ln134_191_fu_29518_p3[2]),
        .O(q4_reg_i_258_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_259
       (.I0(or_ln134_176_fu_27260_p3[6]),
        .I1(\xor_ln124_363_reg_35939_reg[7] [6]),
        .I2(x_assign_247_reg_35813[4]),
        .I3(\xor_ln124_126_reg_33480_reg[7]_0 [6]),
        .I4(or_ln134_163_fu_27078_p3[6]),
        .I5(x_assign_246_reg_35807[6]),
        .O(q4_reg_i_259_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q4_reg_i_25__0
       (.I0(q4_reg_i_94__0_n_0),
        .I1(q4_reg_i_95_n_0),
        .I2(q4_reg_i_96_n_0),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q4_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_260
       (.I0(or_ln134_170_fu_26140_p3[6]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [6]),
        .I2(or_ln134_156_fu_25952_p3[5]),
        .I3(\xor_ln124_347_reg_35751_reg[7] [6]),
        .I4(or_ln134_156_fu_25952_p3[0]),
        .I5(x_assign_232_reg_35603[4]),
        .O(q4_reg_i_260_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_261
       (.I0(or_ln134_176_fu_27260_p3[5]),
        .I1(\xor_ln124_363_reg_35939_reg[7] [5]),
        .I2(or_ln134_164_fu_27084_p3[5]),
        .I3(\xor_ln124_126_reg_33480_reg[7]_0 [5]),
        .I4(or_ln134_163_fu_27078_p3[5]),
        .I5(x_assign_246_reg_35807[5]),
        .O(q4_reg_i_261_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_262
       (.I0(or_ln134_160_fu_24996_p3[3]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [4]),
        .I2(\xor_ln124_331_reg_35563_reg[7] [4]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I4(or_ln134_148_fu_24820_p3[2]),
        .I5(or_ln134_147_fu_24814_p3[4]),
        .O(q4_reg_i_262_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_263
       (.I0(or_ln134_170_fu_26140_p3[4]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [4]),
        .I2(or_ln134_156_fu_25952_p3[3]),
        .I3(\xor_ln124_347_reg_35751_reg[7] [4]),
        .I4(or_ln134_156_fu_25952_p3[5]),
        .I5(or_ln134_155_fu_25946_p3[2]),
        .O(q4_reg_i_263_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_264
       (.I0(\xor_ln124_220_reg_34469_reg[7] [3]),
        .I1(x_assign_270_reg_36183[3]),
        .I2(x_assign_290_reg_36253[2]),
        .I3(x_assign_288_reg_36231[3]),
        .I4(or_ln134_192_fu_29524_p3[2]),
        .I5(or_ln134_191_fu_29518_p3[1]),
        .O(q4_reg_i_264_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_265
       (.I0(\xor_ln124_220_reg_34469_reg[7] [2]),
        .I1(x_assign_270_reg_36183[2]),
        .I2(x_assign_290_reg_36253[1]),
        .I3(x_assign_288_reg_36231[2]),
        .I4(or_ln134_192_fu_29524_p3[1]),
        .I5(or_ln134_191_fu_29518_p3[0]),
        .O(q4_reg_i_265_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_266
       (.I0(or_ln134_160_fu_24996_p3[1]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [2]),
        .I2(\xor_ln124_331_reg_35563_reg[7] [2]),
        .I3(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I4(or_ln134_148_fu_24820_p3[0]),
        .I5(or_ln134_147_fu_24814_p3[2]),
        .O(q4_reg_i_266_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_267
       (.I0(x_assign_252_reg_35667[1]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [2]),
        .I2(or_ln134_156_fu_25952_p3[1]),
        .I3(\xor_ln124_347_reg_35751_reg[7] [2]),
        .I4(x_assign_235_reg_35625[2]),
        .I5(or_ln134_155_fu_25946_p3[0]),
        .O(q4_reg_i_267_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q4_reg_i_268
       (.I0(x_assign_252_reg_35667[0]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [1]),
        .I2(x_assign_235_reg_35625[4]),
        .I3(\xor_ln124_347_reg_35751_reg[7] [1]),
        .I4(x_assign_235_reg_35625[1]),
        .I5(x_assign_232_reg_35603[6]),
        .O(q4_reg_i_268_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q4_reg_i_26__0
       (.I0(q4_reg_34[6]),
        .I1(ce24),
        .I2(q4_reg_32[6]),
        .I3(q4_reg_33[6]),
        .I4(ce411),
        .I5(q4_reg_i_88__0_n_0),
        .O(q4_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_27
       (.I0(q4_reg_31[6]),
        .I1(q4_reg_i_97__0_n_0),
        .I2(q4_reg_i_98__0_n_0),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q4_reg_i_27_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_28
       (.I0(q4_reg_i_99_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q4_reg_i_100_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(p_101_in[6]),
        .O(q4_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q4_reg_i_29__0
       (.I0(p_97_in[5]),
        .I1(p_95_in[5]),
        .I2(q4_reg_i_104_n_0),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q4_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_2__0
       (.I0(q4_reg_i_20__0_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q4_reg_i_22__0_n_0),
        .I3(q4_reg_i_23_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q4_reg_i_24_n_0),
        .O(q4_reg_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_3
       (.I0(q4_reg_i_25__0_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q4_reg_i_26__0_n_0),
        .I3(q4_reg_i_27_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q4_reg_i_28_n_0),
        .O(q4_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFEAA)) 
    q4_reg_i_30
       (.I0(\ap_CS_fsm_reg[14] ),
        .I1(q0_reg_8[8]),
        .I2(q0_reg_8[6]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_8[10]),
        .I5(clefia_s1_address2112_out),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q4_reg_i_30__0
       (.I0(q4_reg_34[5]),
        .I1(ce24),
        .I2(q4_reg_32[5]),
        .I3(q4_reg_33[5]),
        .I4(ce411),
        .I5(q4_reg_i_88__0_n_0),
        .O(q4_reg_i_30__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q4_reg_i_31__0
       (.I0(q4_reg_31[5]),
        .I1(p_98_in[5]),
        .I2(q4_reg_i_106__0_n_0),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q4_reg_i_31__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q4_reg_i_32
       (.I0(q4_reg_i_107_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q4_reg_i_108_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q4_reg_i_109__0_n_0),
        .O(q4_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q4_reg_i_33
       (.I0(q4_reg_i_110_n_0),
        .I1(q4_reg_i_111__0_n_0),
        .I2(p_96_in[4]),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q4_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h0000000022727772)) 
    q4_reg_i_34__0
       (.I0(ce24),
        .I1(q4_reg_34[4]),
        .I2(q4_reg_32[4]),
        .I3(ce411),
        .I4(q4_reg_33[4]),
        .I5(q4_reg_i_88__0_n_0),
        .O(q4_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q4_reg_i_35__0
       (.I0(q4_reg_31[4]),
        .I1(q4_reg_i_113__0_n_0),
        .I2(p_99_in[4]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q4_reg_i_35__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q4_reg_i_36
       (.I0(q4_reg_i_115_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q4_reg_i_116_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q4_reg_i_117__0_n_0),
        .O(q4_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q4_reg_i_37
       (.I0(q4_reg_i_118__0_n_0),
        .I1(q4_reg_i_119__0_n_0),
        .I2(q4_reg_i_120__0_n_0),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q4_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h0000000022727772)) 
    q4_reg_i_38__0
       (.I0(ce24),
        .I1(q4_reg_34[3]),
        .I2(q4_reg_32[3]),
        .I3(ce411),
        .I4(q4_reg_33[3]),
        .I5(q4_reg_i_88__0_n_0),
        .O(q4_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q4_reg_i_39__0
       (.I0(q4_reg_31[3]),
        .I1(p_98_in[3]),
        .I2(q4_reg_i_122__0_n_0),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q4_reg_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_4
       (.I0(q4_reg_i_29__0_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q4_reg_i_30__0_n_0),
        .I3(q4_reg_i_31__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q4_reg_i_32_n_0),
        .O(q4_reg_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_40
       (.I0(q4_reg_i_123_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q4_reg_i_124_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(p_101_in[3]),
        .O(q4_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q4_reg_i_41
       (.I0(p_97_in[2]),
        .I1(p_95_in[2]),
        .I2(q4_reg_i_128__0_n_0),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q4_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h0000000088B8BBB8)) 
    q4_reg_i_42__0
       (.I0(q4_reg_34[2]),
        .I1(ce24),
        .I2(q4_reg_32[2]),
        .I3(ce411),
        .I4(q4_reg_33[2]),
        .I5(q4_reg_i_88__0_n_0),
        .O(q4_reg_i_42__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_43__0
       (.I0(q4_reg_31[2]),
        .I1(p_98_in[2]),
        .I2(p_99_in[2]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q4_reg_i_43__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_44
       (.I0(q4_reg_i_131_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q4_reg_i_132_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(p_101_in[2]),
        .O(q4_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_45
       (.I0(p_97_in[1]),
        .I1(q4_reg_i_135__0_n_0),
        .I2(q4_reg_i_136__0_n_0),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q4_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q4_reg_i_46__0
       (.I0(ce24),
        .I1(q4_reg_34[1]),
        .I2(q4_reg_32[1]),
        .I3(ce411),
        .I4(q4_reg_33[1]),
        .I5(q4_reg_i_88__0_n_0),
        .O(q4_reg_i_46__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q4_reg_i_47__0
       (.I0(q4_reg_31[1]),
        .I1(p_98_in[1]),
        .I2(q4_reg_i_138__0_n_0),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q4_reg_i_47__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_48
       (.I0(q4_reg_i_139_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q4_reg_i_140_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(p_101_in[1]),
        .O(q4_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q4_reg_i_49
       (.I0(q4_reg_i_142_n_0),
        .I1(q4_reg_i_143_n_0),
        .I2(p_96_in[0]),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q4_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_5
       (.I0(q4_reg_i_33_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q4_reg_i_34__0_n_0),
        .I3(q4_reg_i_35__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q4_reg_i_36_n_0),
        .O(q4_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q4_reg_i_50__0
       (.I0(ce24),
        .I1(q4_reg_34[0]),
        .I2(q4_reg_32[0]),
        .I3(ce411),
        .I4(q4_reg_33[0]),
        .I5(q4_reg_i_88__0_n_0),
        .O(q4_reg_i_50__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_51__0
       (.I0(q4_reg_31[0]),
        .I1(p_98_in[0]),
        .I2(p_99_in[0]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q4_reg_i_51__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_52
       (.I0(q4_reg_i_147_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q4_reg_i_148_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(p_101_in[0]),
        .O(q4_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q4_reg_i_53
       (.I0(xor_ln124_212_fu_17746_p2[7]),
        .I1(q4_reg_i_151__0_n_0),
        .I2(xor_ln124_196_fu_16602_p2[7]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q4_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q4_reg_i_54__0
       (.I0(xor_ln124_164_fu_14554_p2[7]),
        .I1(clefia_s1_address01),
        .I2(\reg_2392_reg[7] [4]),
        .I3(p_110_in[7]),
        .I4(ce011),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q4_reg_i_54__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q4_reg_i_55__0
       (.I0(\reg_2405_reg[7]_0 [4]),
        .I1(q4_reg_i_155__0_n_0),
        .I2(xor_ln124_244_fu_20033_p2[7]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q4_reg_i_55__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_56
       (.I0(q4_reg_i_157__0_n_0),
        .I1(q0_reg_11),
        .I2(q4_reg_i_158__0_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2452_reg[7] [7]),
        .O(q4_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q4_reg_i_57
       (.I0(xor_ln124_212_fu_17746_p2[6]),
        .I1(xor_ln124_180_fu_15458_p2[6]),
        .I2(q4_reg_i_161_n_0),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q4_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q4_reg_i_58__0
       (.I0(clefia_s1_address01),
        .I1(q4_reg_i_162_n_0),
        .I2(q4_reg_i_163_n_0),
        .I3(ce011),
        .I4(q4_reg_i_164_n_0),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q4_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_59__0
       (.I0(\reg_2405_reg[7]_0 [3]),
        .I1(q4_reg_i_165_n_0),
        .I2(q4_reg_i_166_n_0),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q4_reg_i_59__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_6
       (.I0(q4_reg_i_37_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q4_reg_i_38__0_n_0),
        .I3(q4_reg_i_39__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q4_reg_i_40_n_0),
        .O(q4_reg_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_60__0
       (.I0(q4_reg_i_167_n_0),
        .I1(q0_reg_11),
        .I2(q4_reg_i_168_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2452_reg[7] [6]),
        .O(q4_reg_i_60__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_61
       (.I0(q4_reg_i_169_n_0),
        .I1(xor_ln124_180_fu_15458_p2[5]),
        .I2(xor_ln124_196_fu_16602_p2[5]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q4_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q4_reg_i_62__0
       (.I0(clefia_s1_address01),
        .I1(q4_reg_i_172_n_0),
        .I2(\reg_2392_reg[7] [3]),
        .I3(ce011),
        .I4(q4_reg_i_173_n_0),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q4_reg_i_62__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q4_reg_i_63
       (.I0(q4_reg_i_174_n_0),
        .I1(q4_reg_i_175_n_0),
        .I2(xor_ln124_244_fu_20033_p2[5]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q4_reg_i_63_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q4_reg_i_64__0
       (.I0(q4_reg_i_177_n_0),
        .I1(q0_reg_11),
        .I2(q4_reg_i_178_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2452_reg[7] [5]),
        .O(q4_reg_i_64__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q4_reg_i_65
       (.I0(q4_reg_i_179_n_0),
        .I1(q4_reg_i_180_n_0),
        .I2(xor_ln124_196_fu_16602_p2[4]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q4_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q4_reg_i_66__0
       (.I0(xor_ln124_164_fu_14554_p2[4]),
        .I1(clefia_s1_address01),
        .I2(\reg_2392_reg[7] [2]),
        .I3(ce011),
        .I4(q4_reg_i_183_n_0),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q4_reg_i_66__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q4_reg_i_67
       (.I0(\reg_2405_reg[7]_0 [2]),
        .I1(q4_reg_i_184_n_0),
        .I2(xor_ln124_244_fu_20033_p2[4]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q4_reg_i_67_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_68__0
       (.I0(q4_reg_i_186_n_0),
        .I1(q0_reg_11),
        .I2(q4_reg_i_187_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2452_reg[7] [4]),
        .O(q4_reg_i_68__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_69
       (.I0(q4_reg_i_188_n_0),
        .I1(xor_ln124_180_fu_15458_p2[3]),
        .I2(xor_ln124_196_fu_16602_p2[3]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q4_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_7
       (.I0(q4_reg_i_41_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q4_reg_i_42__0_n_0),
        .I3(q4_reg_i_43__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q4_reg_i_44_n_0),
        .O(q4_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q4_reg_i_70__0
       (.I0(clefia_s1_address01),
        .I1(q4_reg_i_191_n_0),
        .I2(q4_reg_i_192_n_0),
        .I3(p_110_in[3]),
        .I4(ce011),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q4_reg_i_70__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q4_reg_i_71
       (.I0(q4_reg_i_194_n_0),
        .I1(q4_reg_i_195_n_0),
        .I2(xor_ln124_244_fu_20033_p2[3]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q4_reg_i_71_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_72__0
       (.I0(q4_reg_i_197_n_0),
        .I1(q0_reg_11),
        .I2(q4_reg_i_198_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2452_reg[7] [3]),
        .O(q4_reg_i_72__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_73
       (.I0(xor_ln124_212_fu_17746_p2[2]),
        .I1(q4_reg_i_200_n_0),
        .I2(q4_reg_i_201_n_0),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q4_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q4_reg_i_74__0
       (.I0(clefia_s1_address01),
        .I1(\xor_ln124_188_reg_34213[2]_i_2_n_0 ),
        .I2(\reg_2392_reg[7] [1]),
        .I3(p_110_in[2]),
        .I4(ce011),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q4_reg_i_74__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_75
       (.I0(q4_reg_i_203_n_0),
        .I1(xor_ln124_228_fu_18889_p2[2]),
        .I2(xor_ln124_244_fu_20033_p2[2]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q4_reg_i_75_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q4_reg_i_76__0
       (.I0(q4_reg_i_206_n_0),
        .I1(q0_reg_11),
        .I2(q4_reg_i_207_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2452_reg[7] [2]),
        .O(q4_reg_i_76__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_77
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_8[1]),
        .O(ce411));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q4_reg_i_77__0
       (.I0(q4_reg_i_208_n_0),
        .I1(q4_reg_i_209_n_0),
        .I2(q4_reg_i_210_n_0),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q4_reg_i_77__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q4_reg_i_78__0
       (.I0(xor_ln124_164_fu_14554_p2[1]),
        .I1(clefia_s1_address01),
        .I2(q4_reg_i_212_n_0),
        .I3(p_110_in[1]),
        .I4(ce011),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q4_reg_i_78__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_79
       (.I0(\reg_2405_reg[7]_0 [1]),
        .I1(xor_ln124_228_fu_18889_p2[1]),
        .I2(xor_ln124_244_fu_20033_p2[1]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q4_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_8
       (.I0(q4_reg_i_45_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q4_reg_i_46__0_n_0),
        .I3(q4_reg_i_47__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q4_reg_i_48_n_0),
        .O(q4_reg_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_80
       (.I0(q4_reg_i_216_n_0),
        .I1(q0_reg_11),
        .I2(q4_reg_i_217_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2452_reg[7] [1]),
        .O(q4_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q4_reg_i_81
       (.I0(xor_ln124_212_fu_17746_p2[0]),
        .I1(q4_reg_i_219_n_0),
        .I2(xor_ln124_196_fu_16602_p2[0]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q4_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q4_reg_i_82__0
       (.I0(clefia_s1_address01),
        .I1(q4_reg_i_221_n_0),
        .I2(\reg_2392_reg[7] [0]),
        .I3(ce011),
        .I4(q4_reg_i_222_n_0),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q4_reg_i_82__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_83
       (.I0(\reg_2405_reg[7]_0 [0]),
        .I1(xor_ln124_228_fu_18889_p2[0]),
        .I2(xor_ln124_244_fu_20033_p2[0]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q4_reg_i_83_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    q4_reg_i_83__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_8[9]),
        .I2(clefia_s1_address217_out),
        .I3(clefia_s1_address219_out),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q4_reg_i_84
       (.I0(q4_reg_i_225_n_0),
        .I1(q0_reg_11),
        .I2(q4_reg_i_226_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2452_reg[7] [0]),
        .O(q4_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_85__0
       (.I0(q4_reg_i_20__0_1[7]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I2(or_ln134_38_fu_8923_p3[7]),
        .I3(or_ln134_37_fu_8917_p3[5]),
        .I4(x_assign_57_reg_33172[5]),
        .I5(x_assign_52_reg_33134[7]),
        .O(q4_reg_i_85__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    q4_reg_i_86
       (.I0(q0_reg_8[14]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q0_reg_8[12]),
        .I3(clefia_s1_address2111_out),
        .O(\ap_CS_fsm_reg[14] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_86__0
       (.I0(q4_reg_i_20__0_2[7]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I2(or_ln134_22_reg_32832[7]),
        .I3(or_ln134_21_reg_32826[5]),
        .I4(x_assign_28_reg_32790[7]),
        .I5(x_assign_33_reg_32820[5]),
        .O(p_95_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_87__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I1(q4_reg_i_20__0_0[7]),
        .I2(or_ln134_30_reg_33004[7]),
        .I3(or_ln134_29_reg_32998[5]),
        .I4(x_assign_40_reg_32962[7]),
        .I5(x_assign_45_reg_32992[5]),
        .O(q4_reg_i_87__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    q4_reg_i_88__0
       (.I0(clefia_s1_address217_out),
        .I1(clefia_s1_address21),
        .I2(q0_reg_8[9]),
        .I3(ap_enable_reg_pp0_iter1),
        .O(q4_reg_i_88__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_89
       (.I0(q4_reg_i_23_0[7]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I2(or_ln134_45_fu_10049_p3[5]),
        .I3(or_ln134_46_fu_10055_p3[7]),
        .I4(x_assign_64_reg_33322[7]),
        .I5(x_assign_69_reg_33360[5]),
        .O(q4_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_9
       (.I0(q4_reg_i_49_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q4_reg_i_50__0_n_0),
        .I3(q4_reg_i_51__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q4_reg_i_52_n_0),
        .O(q4_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_90__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I1(q4_reg_i_23_1[7]),
        .I2(or_ln134_53_fu_11181_p3[5]),
        .I3(or_ln134_54_fu_11187_p3[7]),
        .I4(x_assign_76_reg_33510[7]),
        .I5(x_assign_81_reg_33548[5]),
        .O(q4_reg_i_90__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_91
       (.I0(q4_reg_i_24_2[7]),
        .I1(\xor_ln124_317_reg_35385_reg[7] [7]),
        .I2(q0_reg_i_222__0_0[7]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_92
       (.I0(\xor_ln124_301_reg_35197_reg[7] [7]),
        .I1(q4_reg_i_24_0[7]),
        .I2(q4_reg_i_24_1[7]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_93__0
       (.I0(q4_reg_i_24_3[7]),
        .I1(\xor_ln124_62_reg_32765_reg[7] [7]),
        .I2(or_ln134_133_fu_22562_p3[5]),
        .I3(or_ln134_134_fu_22568_p3[7]),
        .I4(x_assign_201_reg_35019[5]),
        .I5(x_assign_196_reg_35055[7]),
        .O(p_101_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_94__0
       (.I0(q4_reg_i_20__0_1[6]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I2(or_ln134_38_fu_8923_p3[6]),
        .I3(or_ln134_37_fu_8917_p3[4]),
        .I4(x_assign_57_reg_33172[4]),
        .I5(x_assign_52_reg_33134[6]),
        .O(q4_reg_i_94__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_95
       (.I0(q4_reg_i_20__0_2[6]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I2(or_ln134_22_reg_32832[6]),
        .I3(or_ln134_21_reg_32826[4]),
        .I4(x_assign_28_reg_32790[6]),
        .I5(x_assign_33_reg_32820[4]),
        .O(q4_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_96
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I1(q4_reg_i_20__0_0[6]),
        .I2(or_ln134_30_reg_33004[6]),
        .I3(or_ln134_29_reg_32998[4]),
        .I4(x_assign_40_reg_32962[6]),
        .I5(x_assign_45_reg_32992[4]),
        .O(q4_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_97__0
       (.I0(q4_reg_i_23_0[6]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I2(or_ln134_45_fu_10049_p3[4]),
        .I3(or_ln134_46_fu_10055_p3[6]),
        .I4(x_assign_64_reg_33322[6]),
        .I5(x_assign_69_reg_33360[4]),
        .O(q4_reg_i_97__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_98__0
       (.I0(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I1(q4_reg_i_23_1[6]),
        .I2(or_ln134_53_fu_11181_p3[4]),
        .I3(or_ln134_54_fu_11187_p3[6]),
        .I4(x_assign_76_reg_33510[6]),
        .I5(x_assign_81_reg_33548[4]),
        .O(q4_reg_i_98__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_99
       (.I0(q4_reg_i_24_2[6]),
        .I1(\xor_ln124_317_reg_35385_reg[7] [6]),
        .I2(q0_reg_i_222__0_0[6]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_99_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q5_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q5_reg
       (.ADDRARDADDR({1'b0,1'b0,q5_reg_i_1__0_n_0,q5_reg_i_2_n_0,q5_reg_i_3_n_0,q5_reg_i_4_n_0,q5_reg_i_5_n_0,q5_reg_i_6_n_0,q5_reg_i_7_n_0,q5_reg_i_8_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q5_reg_DOADO_UNCONNECTED[15:8],q5_reg_0}),
        .DOBDO(NLW_q5_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q5_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q5_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce4),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_100
       (.I0(q5_reg_i_11_0[0]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I2(x_assign_69_reg_33360[4]),
        .I3(or_ln134_46_fu_10055_p3[0]),
        .I4(q5_reg_i_27__0_0[0]),
        .I5(x_assign_67_reg_33344[0]),
        .O(q5_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_101__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I1(q5_reg_i_11_1[0]),
        .I2(x_assign_81_reg_33548[4]),
        .I3(or_ln134_54_fu_11187_p3[0]),
        .I4(q3_reg_i_106__0_0[0]),
        .I5(x_assign_79_reg_33532[0]),
        .O(q5_reg_i_101__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_102
       (.I0(q5_reg_i_12_2[0]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [0]),
        .I2(\xor_ln124_331_reg_35563_reg[7] [0]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q5_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q5_reg_i_103
       (.I0(\xor_ln124_299_reg_35187_reg[7]_0 [0]),
        .I1(q5_reg_i_12_0[0]),
        .I2(q5_reg_i_12_1[0]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q5_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_104
       (.I0(q5_reg_i_12_3[0]),
        .I1(q3_reg_i_76_0[0]),
        .I2(x_assign_201_reg_35019[4]),
        .I3(or_ln134_134_fu_22568_p3[0]),
        .I4(x_assign_199_reg_35077[0]),
        .I5(q3_reg_i_176__0_0[0]),
        .O(q5_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q5_reg_i_10__0
       (.I0(q5_reg_41[7]),
        .I1(ce24),
        .I2(q5_reg_40[7]),
        .I3(q5_reg_42[7]),
        .I4(ce411),
        .I5(q4_reg_i_88__0_n_0),
        .O(q5_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_11
       (.I0(q5_reg_39[7]),
        .I1(q5_reg_i_44_n_0),
        .I2(p_93_in[7]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q5_reg_i_11_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_12
       (.I0(q5_reg_i_46_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q5_reg_i_47_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q5_reg_i_48_n_0),
        .O(q5_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_13__0
       (.I0(q5_reg_i_49__0_n_0),
        .I1(p_89_in[6]),
        .I2(p_90_in[6]),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q5_reg_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q5_reg_i_14__0
       (.I0(ce24),
        .I1(q5_reg_41[6]),
        .I2(q5_reg_40[6]),
        .I3(q5_reg_42[6]),
        .I4(ce411),
        .I5(q4_reg_i_88__0_n_0),
        .O(q5_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_15__0
       (.I0(q5_reg_39[6]),
        .I1(q5_reg_i_52__0_n_0),
        .I2(p_93_in[6]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q5_reg_i_15__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_16
       (.I0(q5_reg_i_54__0_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q5_reg_i_55_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(p_94_in[6]),
        .O(q5_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_17
       (.I0(p_91_in[5]),
        .I1(p_89_in[5]),
        .I2(q5_reg_i_59_n_0),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q5_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q5_reg_i_18__0
       (.I0(q5_reg_41[5]),
        .I1(ce24),
        .I2(q5_reg_40[5]),
        .I3(q5_reg_42[5]),
        .I4(ce411),
        .I5(q4_reg_i_88__0_n_0),
        .O(q5_reg_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_19__0
       (.I0(q5_reg_39[5]),
        .I1(q5_reg_i_60_n_0),
        .I2(p_93_in[5]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q5_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_1__0
       (.I0(q5_reg_i_9__0_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q5_reg_i_10__0_n_0),
        .I3(q5_reg_i_11_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q5_reg_i_12_n_0),
        .O(q5_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_2
       (.I0(q5_reg_i_13__0_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q5_reg_i_14__0_n_0),
        .I3(q5_reg_i_15__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q5_reg_i_16_n_0),
        .O(q5_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_20
       (.I0(q5_reg_i_62__0_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q5_reg_i_63_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q5_reg_i_64__0_n_0),
        .O(q5_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_21
       (.I0(p_91_in[4]),
        .I1(p_89_in[4]),
        .I2(q5_reg_i_67__0_n_0),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q5_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q5_reg_i_22__0
       (.I0(q5_reg_41[4]),
        .I1(ce24),
        .I2(q5_reg_40[4]),
        .I3(q5_reg_42[4]),
        .I4(ce411),
        .I5(q4_reg_i_88__0_n_0),
        .O(q5_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_23__0
       (.I0(q5_reg_39[4]),
        .I1(p_92_in[4]),
        .I2(p_93_in[4]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q5_reg_i_23__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_24
       (.I0(q5_reg_i_70_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q5_reg_i_71_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(p_94_in[4]),
        .O(q5_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_25
       (.I0(p_91_in[3]),
        .I1(p_89_in[3]),
        .I2(q5_reg_i_75_n_0),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q5_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q5_reg_i_26__0
       (.I0(q5_reg_41[3]),
        .I1(ce24),
        .I2(q5_reg_40[3]),
        .I3(ce411),
        .I4(q5_reg_42[3]),
        .I5(q4_reg_i_88__0_n_0),
        .O(q5_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_27__0
       (.I0(q5_reg_39[3]),
        .I1(p_92_in[3]),
        .I2(q5_reg_i_77__0_n_0),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q5_reg_i_27__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_28
       (.I0(q5_reg_i_78_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q5_reg_i_79_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(p_94_in[3]),
        .O(q5_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_29
       (.I0(p_91_in[2]),
        .I1(p_89_in[2]),
        .I2(q5_reg_i_83_n_0),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q5_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_3
       (.I0(q5_reg_i_17_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q5_reg_i_18__0_n_0),
        .I3(q5_reg_i_19__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q5_reg_i_20_n_0),
        .O(q5_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q5_reg_i_30__0
       (.I0(ce24),
        .I1(q5_reg_41[2]),
        .I2(q5_reg_40[2]),
        .I3(ce411),
        .I4(q5_reg_42[2]),
        .I5(q4_reg_i_88__0_n_0),
        .O(q5_reg_i_30__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_31__0
       (.I0(q5_reg_39[2]),
        .I1(p_92_in[2]),
        .I2(p_93_in[2]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q5_reg_i_31__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_32
       (.I0(q5_reg_i_86_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q5_reg_i_87_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(p_94_in[2]),
        .O(q5_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_33
       (.I0(p_91_in[1]),
        .I1(p_89_in[1]),
        .I2(p_90_in[1]),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q5_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h0000000022727772)) 
    q5_reg_i_34__0
       (.I0(ce24),
        .I1(q5_reg_41[1]),
        .I2(q5_reg_40[1]),
        .I3(ce411),
        .I4(q5_reg_42[1]),
        .I5(q4_reg_i_88__0_n_0),
        .O(q5_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_35__0
       (.I0(q5_reg_39[1]),
        .I1(p_92_in[1]),
        .I2(q5_reg_i_93_n_0),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q5_reg_i_35__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_36
       (.I0(q5_reg_i_94_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q5_reg_i_95_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q5_reg_i_96__0_n_0),
        .O(q5_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_37
       (.I0(p_91_in[0]),
        .I1(q5_reg_i_98__0_n_0),
        .I2(q5_reg_i_99__0_n_0),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q5_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h0000000088B8BBB8)) 
    q5_reg_i_38__0
       (.I0(q5_reg_41[0]),
        .I1(ce24),
        .I2(q5_reg_40[0]),
        .I3(ce411),
        .I4(q5_reg_42[0]),
        .I5(q4_reg_i_88__0_n_0),
        .O(q5_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_39__0
       (.I0(q5_reg_39[0]),
        .I1(q5_reg_i_100_n_0),
        .I2(q5_reg_i_101__0_n_0),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address219_out),
        .I5(clefia_s1_address2110_out),
        .O(q5_reg_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_4
       (.I0(q5_reg_i_21_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q5_reg_i_22__0_n_0),
        .I3(q5_reg_i_23__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q5_reg_i_24_n_0),
        .O(q5_reg_i_4_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_40
       (.I0(q5_reg_i_102_n_0),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(q5_reg_i_103_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q5_reg_i_104_n_0),
        .O(q5_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_41
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I1(q5_reg_i_9__0_1[7]),
        .I2(or_ln134_38_fu_8923_p3[7]),
        .I3(or_ln134_37_fu_8917_p3[5]),
        .I4(x_assign_55_reg_33156[7]),
        .I5(or_ln134_38_fu_8923_p3[1]),
        .O(q5_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_42__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [7]),
        .I1(q5_reg_i_9__0_2[7]),
        .I2(or_ln134_22_reg_32832[7]),
        .I3(or_ln134_21_reg_32826[5]),
        .I4(or_ln134_22_reg_32832[1]),
        .I5(x_assign_31_reg_32808[7]),
        .O(q5_reg_i_42__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_43__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [7]),
        .I1(q5_reg_i_9__0_0[7]),
        .I2(or_ln134_30_reg_33004[7]),
        .I3(or_ln134_29_reg_32998[5]),
        .I4(x_assign_43_reg_32980[7]),
        .I5(or_ln134_30_reg_33004[1]),
        .O(p_90_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_44
       (.I0(q5_reg_i_11_0[7]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I2(or_ln134_45_fu_10049_p3[5]),
        .I3(or_ln134_46_fu_10055_p3[7]),
        .I4(or_ln134_46_fu_10055_p3[1]),
        .I5(x_assign_67_reg_33344[7]),
        .O(q5_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_45
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I1(q5_reg_i_11_1[7]),
        .I2(or_ln134_53_fu_11181_p3[5]),
        .I3(or_ln134_54_fu_11187_p3[7]),
        .I4(or_ln134_54_fu_11187_p3[1]),
        .I5(x_assign_79_reg_33532[7]),
        .O(p_93_in[7]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_46
       (.I0(q5_reg_i_12_2[7]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [7]),
        .I2(\xor_ln124_331_reg_35563_reg[7] [7]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q5_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q5_reg_i_47
       (.I0(\xor_ln124_299_reg_35187_reg[7]_0 [7]),
        .I1(q5_reg_i_12_0[7]),
        .I2(q5_reg_i_12_1[7]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q5_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_48
       (.I0(q5_reg_i_12_3[7]),
        .I1(q3_reg_i_76_0[7]),
        .I2(or_ln134_133_fu_22562_p3[5]),
        .I3(or_ln134_134_fu_22568_p3[7]),
        .I4(x_assign_199_reg_35077[7]),
        .I5(or_ln134_134_fu_22568_p3[1]),
        .O(q5_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_49__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I1(q5_reg_i_9__0_1[6]),
        .I2(or_ln134_38_fu_8923_p3[6]),
        .I3(or_ln134_37_fu_8917_p3[4]),
        .I4(x_assign_55_reg_33156[6]),
        .I5(or_ln134_38_fu_8923_p3[0]),
        .O(q5_reg_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_5
       (.I0(q5_reg_i_25_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q5_reg_i_26__0_n_0),
        .I3(q5_reg_i_27__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q5_reg_i_28_n_0),
        .O(q5_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_50
       (.I0(\xor_ln124_62_reg_32765_reg[7] [6]),
        .I1(q5_reg_i_9__0_2[6]),
        .I2(or_ln134_22_reg_32832[6]),
        .I3(or_ln134_21_reg_32826[4]),
        .I4(or_ln134_22_reg_32832[0]),
        .I5(x_assign_31_reg_32808[6]),
        .O(p_89_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_51__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [6]),
        .I1(q5_reg_i_9__0_0[6]),
        .I2(or_ln134_30_reg_33004[6]),
        .I3(or_ln134_29_reg_32998[4]),
        .I4(x_assign_43_reg_32980[6]),
        .I5(or_ln134_30_reg_33004[0]),
        .O(p_90_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_52__0
       (.I0(q5_reg_i_11_0[6]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I2(or_ln134_45_fu_10049_p3[4]),
        .I3(or_ln134_46_fu_10055_p3[6]),
        .I4(or_ln134_46_fu_10055_p3[0]),
        .I5(x_assign_67_reg_33344[6]),
        .O(q5_reg_i_52__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_53__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I1(q5_reg_i_11_1[6]),
        .I2(or_ln134_53_fu_11181_p3[4]),
        .I3(or_ln134_54_fu_11187_p3[6]),
        .I4(or_ln134_54_fu_11187_p3[0]),
        .I5(x_assign_79_reg_33532[6]),
        .O(p_93_in[6]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_54__0
       (.I0(q5_reg_i_12_2[6]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [6]),
        .I2(\xor_ln124_331_reg_35563_reg[7] [6]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q5_reg_i_54__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_55
       (.I0(\xor_ln124_299_reg_35187_reg[7]_0 [6]),
        .I1(q5_reg_i_12_0[6]),
        .I2(q5_reg_i_12_1[6]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q5_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_56__0
       (.I0(q5_reg_i_12_3[6]),
        .I1(q3_reg_i_76_0[6]),
        .I2(or_ln134_133_fu_22562_p3[4]),
        .I3(or_ln134_134_fu_22568_p3[6]),
        .I4(x_assign_199_reg_35077[6]),
        .I5(or_ln134_134_fu_22568_p3[0]),
        .O(p_94_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_57
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I1(q5_reg_i_9__0_1[5]),
        .I2(or_ln134_38_fu_8923_p3[5]),
        .I3(or_ln134_37_fu_8917_p3[3]),
        .I4(x_assign_55_reg_33156[5]),
        .I5(or_ln134_38_fu_8923_p3[7]),
        .O(p_91_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_58
       (.I0(\xor_ln124_62_reg_32765_reg[7] [5]),
        .I1(q5_reg_i_9__0_2[5]),
        .I2(or_ln134_22_reg_32832[5]),
        .I3(or_ln134_21_reg_32826[3]),
        .I4(or_ln134_22_reg_32832[7]),
        .I5(x_assign_31_reg_32808[5]),
        .O(p_89_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_59
       (.I0(\xor_ln124_62_reg_32765_reg[7] [5]),
        .I1(q5_reg_i_9__0_0[5]),
        .I2(or_ln134_30_reg_33004[5]),
        .I3(or_ln134_29_reg_32998[3]),
        .I4(x_assign_43_reg_32980[5]),
        .I5(or_ln134_30_reg_33004[7]),
        .O(q5_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_6
       (.I0(q5_reg_i_29_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q5_reg_i_30__0_n_0),
        .I3(q5_reg_i_31__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q5_reg_i_32_n_0),
        .O(q5_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_60
       (.I0(q5_reg_i_11_0[5]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I2(or_ln134_45_fu_10049_p3[3]),
        .I3(or_ln134_46_fu_10055_p3[5]),
        .I4(or_ln134_46_fu_10055_p3[7]),
        .I5(x_assign_67_reg_33344[5]),
        .O(q5_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_61__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I1(q5_reg_i_11_1[5]),
        .I2(or_ln134_53_fu_11181_p3[3]),
        .I3(or_ln134_54_fu_11187_p3[5]),
        .I4(or_ln134_54_fu_11187_p3[7]),
        .I5(x_assign_79_reg_33532[5]),
        .O(p_93_in[5]));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q5_reg_i_62__0
       (.I0(q5_reg_i_12_2[5]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [5]),
        .I2(\xor_ln124_331_reg_35563_reg[7] [5]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q5_reg_i_62__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_63
       (.I0(\xor_ln124_299_reg_35187_reg[7]_0 [5]),
        .I1(q5_reg_i_12_0[5]),
        .I2(q5_reg_i_12_1[5]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q5_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_64__0
       (.I0(q5_reg_i_12_3[5]),
        .I1(q3_reg_i_76_0[5]),
        .I2(or_ln134_133_fu_22562_p3[3]),
        .I3(or_ln134_134_fu_22568_p3[5]),
        .I4(x_assign_199_reg_35077[5]),
        .I5(or_ln134_134_fu_22568_p3[7]),
        .O(q5_reg_i_64__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_65__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I1(q5_reg_i_9__0_1[4]),
        .I2(or_ln134_38_fu_8923_p3[4]),
        .I3(or_ln134_37_fu_8917_p3[2]),
        .I4(x_assign_55_reg_33156[4]),
        .I5(or_ln134_38_fu_8923_p3[6]),
        .O(p_91_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_66
       (.I0(\xor_ln124_62_reg_32765_reg[7] [4]),
        .I1(q5_reg_i_9__0_2[4]),
        .I2(or_ln134_22_reg_32832[4]),
        .I3(or_ln134_21_reg_32826[2]),
        .I4(or_ln134_22_reg_32832[6]),
        .I5(x_assign_31_reg_32808[4]),
        .O(p_89_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_67__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [4]),
        .I1(q5_reg_i_9__0_0[4]),
        .I2(or_ln134_30_reg_33004[4]),
        .I3(or_ln134_29_reg_32998[2]),
        .I4(x_assign_43_reg_32980[4]),
        .I5(or_ln134_30_reg_33004[6]),
        .O(q5_reg_i_67__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_68__0
       (.I0(q5_reg_i_11_0[4]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I2(or_ln134_45_fu_10049_p3[2]),
        .I3(or_ln134_46_fu_10055_p3[4]),
        .I4(or_ln134_46_fu_10055_p3[6]),
        .I5(x_assign_67_reg_33344[4]),
        .O(p_92_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_69__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I1(q5_reg_i_11_1[4]),
        .I2(or_ln134_53_fu_11181_p3[2]),
        .I3(or_ln134_54_fu_11187_p3[4]),
        .I4(or_ln134_54_fu_11187_p3[6]),
        .I5(x_assign_79_reg_33532[4]),
        .O(p_93_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_7
       (.I0(q5_reg_i_33_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q5_reg_i_34__0_n_0),
        .I3(q5_reg_i_35__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q5_reg_i_36_n_0),
        .O(q5_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_70
       (.I0(q5_reg_i_12_2[4]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [4]),
        .I2(\xor_ln124_331_reg_35563_reg[7] [4]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q5_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_71
       (.I0(\xor_ln124_299_reg_35187_reg[7]_0 [4]),
        .I1(q5_reg_i_12_0[4]),
        .I2(q5_reg_i_12_1[4]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q5_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_72__0
       (.I0(q5_reg_i_12_3[4]),
        .I1(q3_reg_i_76_0[4]),
        .I2(or_ln134_133_fu_22562_p3[2]),
        .I3(or_ln134_134_fu_22568_p3[4]),
        .I4(x_assign_199_reg_35077[4]),
        .I5(or_ln134_134_fu_22568_p3[6]),
        .O(p_94_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_73
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I1(q5_reg_i_9__0_1[3]),
        .I2(or_ln134_38_fu_8923_p3[3]),
        .I3(or_ln134_37_fu_8917_p3[1]),
        .I4(x_assign_55_reg_33156[3]),
        .I5(q3_reg_i_103__0_0[3]),
        .O(p_91_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_74__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [3]),
        .I1(q5_reg_i_9__0_2[3]),
        .I2(or_ln134_22_reg_32832[3]),
        .I3(or_ln134_21_reg_32826[1]),
        .I4(q3_reg_i_104__0_1[3]),
        .I5(x_assign_31_reg_32808[3]),
        .O(p_89_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_75
       (.I0(\xor_ln124_62_reg_32765_reg[7] [3]),
        .I1(q5_reg_i_9__0_0[3]),
        .I2(or_ln134_30_reg_33004[3]),
        .I3(or_ln134_29_reg_32998[1]),
        .I4(x_assign_43_reg_32980[3]),
        .I5(\xor_ln124_92_reg_33094_reg[3] [3]),
        .O(q5_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_76__0
       (.I0(q5_reg_i_11_0[3]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I2(or_ln134_45_fu_10049_p3[1]),
        .I3(or_ln134_46_fu_10055_p3[3]),
        .I4(q5_reg_i_27__0_0[3]),
        .I5(x_assign_67_reg_33344[3]),
        .O(p_92_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_77__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [3]),
        .I1(q5_reg_i_11_1[3]),
        .I2(or_ln134_53_fu_11181_p3[1]),
        .I3(or_ln134_54_fu_11187_p3[3]),
        .I4(q3_reg_i_106__0_0[3]),
        .I5(x_assign_79_reg_33532[3]),
        .O(q5_reg_i_77__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_78
       (.I0(q5_reg_i_12_2[3]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [3]),
        .I2(\xor_ln124_331_reg_35563_reg[7] [3]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q5_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_79
       (.I0(\xor_ln124_299_reg_35187_reg[7]_0 [3]),
        .I1(q5_reg_i_12_0[3]),
        .I2(q5_reg_i_12_1[3]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q5_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_8
       (.I0(q5_reg_i_37_n_0),
        .I1(q4_reg_i_21_n_0),
        .I2(q5_reg_i_38__0_n_0),
        .I3(q5_reg_i_39__0_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q5_reg_i_40_n_0),
        .O(q5_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_80__0
       (.I0(q5_reg_i_12_3[3]),
        .I1(q3_reg_i_76_0[3]),
        .I2(or_ln134_133_fu_22562_p3[1]),
        .I3(or_ln134_134_fu_22568_p3[3]),
        .I4(x_assign_199_reg_35077[3]),
        .I5(q3_reg_i_176__0_0[3]),
        .O(p_94_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_81__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I1(q5_reg_i_9__0_1[2]),
        .I2(or_ln134_38_fu_8923_p3[2]),
        .I3(or_ln134_37_fu_8917_p3[0]),
        .I4(x_assign_55_reg_33156[2]),
        .I5(q3_reg_i_103__0_0[2]),
        .O(p_91_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_82__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [2]),
        .I1(q5_reg_i_9__0_2[2]),
        .I2(or_ln134_22_reg_32832[2]),
        .I3(or_ln134_21_reg_32826[0]),
        .I4(q3_reg_i_104__0_1[2]),
        .I5(x_assign_31_reg_32808[2]),
        .O(p_89_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_83
       (.I0(\xor_ln124_62_reg_32765_reg[7] [2]),
        .I1(q5_reg_i_9__0_0[2]),
        .I2(or_ln134_30_reg_33004[2]),
        .I3(or_ln134_29_reg_32998[0]),
        .I4(x_assign_43_reg_32980[2]),
        .I5(\xor_ln124_92_reg_33094_reg[3] [2]),
        .O(q5_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_84
       (.I0(q5_reg_i_11_0[2]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I2(or_ln134_45_fu_10049_p3[0]),
        .I3(or_ln134_46_fu_10055_p3[2]),
        .I4(q5_reg_i_27__0_0[2]),
        .I5(x_assign_67_reg_33344[2]),
        .O(p_92_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_85
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I1(q5_reg_i_11_1[2]),
        .I2(or_ln134_53_fu_11181_p3[0]),
        .I3(or_ln134_54_fu_11187_p3[2]),
        .I4(q3_reg_i_106__0_0[2]),
        .I5(x_assign_79_reg_33532[2]),
        .O(p_93_in[2]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_86
       (.I0(q5_reg_i_12_2[2]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [2]),
        .I2(\xor_ln124_331_reg_35563_reg[7] [2]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q5_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_87
       (.I0(\xor_ln124_299_reg_35187_reg[7]_0 [2]),
        .I1(q5_reg_i_12_0[2]),
        .I2(q5_reg_i_12_1[2]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q5_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_88
       (.I0(q5_reg_i_12_3[2]),
        .I1(q3_reg_i_76_0[2]),
        .I2(or_ln134_133_fu_22562_p3[0]),
        .I3(or_ln134_134_fu_22568_p3[2]),
        .I4(x_assign_199_reg_35077[2]),
        .I5(q3_reg_i_176__0_0[2]),
        .O(p_94_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_89__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I1(q5_reg_i_9__0_1[1]),
        .I2(or_ln134_38_fu_8923_p3[1]),
        .I3(x_assign_57_reg_33172[5]),
        .I4(x_assign_55_reg_33156[1]),
        .I5(q3_reg_i_103__0_0[1]),
        .O(p_91_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_90__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [1]),
        .I1(q5_reg_i_9__0_2[1]),
        .I2(or_ln134_22_reg_32832[1]),
        .I3(x_assign_33_reg_32820[5]),
        .I4(q3_reg_i_104__0_1[1]),
        .I5(x_assign_31_reg_32808[1]),
        .O(p_89_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_91__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [1]),
        .I1(q5_reg_i_9__0_0[1]),
        .I2(or_ln134_30_reg_33004[1]),
        .I3(x_assign_45_reg_32992[5]),
        .I4(x_assign_43_reg_32980[1]),
        .I5(\xor_ln124_92_reg_33094_reg[3] [1]),
        .O(p_90_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_92
       (.I0(q5_reg_i_11_0[1]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I2(x_assign_69_reg_33360[5]),
        .I3(or_ln134_46_fu_10055_p3[1]),
        .I4(q5_reg_i_27__0_0[1]),
        .I5(x_assign_67_reg_33344[1]),
        .O(p_92_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_93
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I1(q5_reg_i_11_1[1]),
        .I2(x_assign_81_reg_33548[5]),
        .I3(or_ln134_54_fu_11187_p3[1]),
        .I4(q3_reg_i_106__0_0[1]),
        .I5(x_assign_79_reg_33532[1]),
        .O(q5_reg_i_93_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_94
       (.I0(q5_reg_i_12_2[1]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [1]),
        .I2(\xor_ln124_331_reg_35563_reg[7] [1]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q5_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_95
       (.I0(\xor_ln124_299_reg_35187_reg[7]_0 [1]),
        .I1(q5_reg_i_12_0[1]),
        .I2(q5_reg_i_12_1[1]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q5_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_96__0
       (.I0(q5_reg_i_12_3[1]),
        .I1(q3_reg_i_76_0[1]),
        .I2(x_assign_201_reg_35019[5]),
        .I3(or_ln134_134_fu_22568_p3[1]),
        .I4(x_assign_199_reg_35077[1]),
        .I5(q3_reg_i_176__0_0[1]),
        .O(q5_reg_i_96__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_97__0
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I1(q5_reg_i_9__0_1[0]),
        .I2(or_ln134_38_fu_8923_p3[0]),
        .I3(x_assign_57_reg_33172[4]),
        .I4(x_assign_55_reg_33156[0]),
        .I5(q3_reg_i_103__0_0[0]),
        .O(p_91_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_98__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [0]),
        .I1(q5_reg_i_9__0_2[0]),
        .I2(or_ln134_22_reg_32832[0]),
        .I3(x_assign_33_reg_32820[4]),
        .I4(q3_reg_i_104__0_1[0]),
        .I5(x_assign_31_reg_32808[0]),
        .O(q5_reg_i_98__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_99__0
       (.I0(\xor_ln124_62_reg_32765_reg[7] [0]),
        .I1(q5_reg_i_9__0_0[0]),
        .I2(or_ln134_30_reg_33004[0]),
        .I3(x_assign_45_reg_32992[4]),
        .I4(x_assign_43_reg_32980[0]),
        .I5(\xor_ln124_92_reg_33094_reg[3] [0]),
        .O(q5_reg_i_99__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_9__0
       (.I0(q5_reg_i_41_n_0),
        .I1(q5_reg_i_42__0_n_0),
        .I2(p_90_in[7]),
        .I3(clefia_s1_address218_out),
        .I4(clefia_s1_address21),
        .I5(clefia_s1_address217_out),
        .O(q5_reg_i_9__0_n_0));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2398[0]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(q0_reg_8[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_8[0]),
        .I5(\reg_2398[0]_i_2_n_0 ),
        .O(q3_reg_2[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2398[0]_i_2 
       (.I0(q5_reg_0[0]),
        .I1(reg_2398124_out),
        .I2(DOADO[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[2]),
        .I5(q3_reg_1[0]),
        .O(\reg_2398[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2398[1]_i_1 
       (.I0(\^q3_reg ),
        .I1(q0_reg_8[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_8[0]),
        .I5(\reg_2398[1]_i_2_n_0 ),
        .O(q3_reg_2[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2398[1]_i_2 
       (.I0(q5_reg_0[1]),
        .I1(reg_2398124_out),
        .I2(DOADO[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[2]),
        .I5(q3_reg_1[1]),
        .O(\reg_2398[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2398[2]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(q0_reg_8[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_8[0]),
        .I5(\reg_2398[2]_i_2_n_0 ),
        .O(q3_reg_2[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2398[2]_i_2 
       (.I0(q5_reg_0[2]),
        .I1(reg_2398124_out),
        .I2(DOADO[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[2]),
        .I5(q3_reg_1[2]),
        .O(\reg_2398[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2398[3]_i_1 
       (.I0(q3_reg_0[2]),
        .I1(q0_reg_8[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_8[0]),
        .I5(\reg_2398[3]_i_2_n_0 ),
        .O(q3_reg_2[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2398[3]_i_2 
       (.I0(q5_reg_0[3]),
        .I1(reg_2398124_out),
        .I2(DOADO[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[2]),
        .I5(q3_reg_1[3]),
        .O(\reg_2398[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2398[4]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(q0_reg_8[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_8[0]),
        .I5(\reg_2398[4]_i_2_n_0 ),
        .O(q3_reg_2[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2398[4]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(reg_2398124_out),
        .I2(DOADO[4]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[2]),
        .I5(q3_reg_1[4]),
        .O(\reg_2398[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2398[5]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(q0_reg_8[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_8[0]),
        .I5(\reg_2398[5]_i_2_n_0 ),
        .O(q3_reg_2[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2398[5]_i_2 
       (.I0(q5_reg_0[5]),
        .I1(reg_2398124_out),
        .I2(DOADO[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[2]),
        .I5(q3_reg_1[5]),
        .O(\reg_2398[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2398[6]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q0_reg_8[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_8[0]),
        .I5(\reg_2398[6]_i_2_n_0 ),
        .O(q3_reg_2[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2398[6]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(reg_2398124_out),
        .I2(DOADO[6]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[2]),
        .I5(q3_reg_1[6]),
        .O(\reg_2398[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2398[7]_i_2 
       (.I0(q3_reg_0[6]),
        .I1(q0_reg_8[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_8[0]),
        .I5(\reg_2398[7]_i_4_n_0 ),
        .O(q3_reg_2[7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2398[7]_i_4 
       (.I0(q5_reg_0[7]),
        .I1(reg_2398124_out),
        .I2(DOADO[7]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[2]),
        .I5(q3_reg_1[7]),
        .O(\reg_2398[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2419[0]_i_1 
       (.I0(\reg_2419[0]_i_2_n_0 ),
        .I1(reg_2398124_out),
        .I2(reg_2398132_out),
        .I3(DOADO[0]),
        .I4(q0_reg_1[0]),
        .O(q4_reg_12[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2419[0]_i_2 
       (.I0(reg_24191),
        .I1(q3_reg_0[0]),
        .I2(q3_reg_1[0]),
        .I3(reg_2419119_out),
        .I4(q5_reg_0[0]),
        .O(\reg_2419[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2419[1]_i_1 
       (.I0(\reg_2419[1]_i_2_n_0 ),
        .I1(reg_2398124_out),
        .I2(reg_2398132_out),
        .I3(DOADO[1]),
        .I4(q2_reg[1]),
        .O(q4_reg_12[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2419[1]_i_2 
       (.I0(reg_24191),
        .I1(\^q3_reg ),
        .I2(q3_reg_1[1]),
        .I3(reg_2419119_out),
        .I4(q5_reg_0[1]),
        .O(\reg_2419[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2419[2]_i_1 
       (.I0(\reg_2419[2]_i_2_n_0 ),
        .I1(reg_2398124_out),
        .I2(reg_2398132_out),
        .I3(DOADO[2]),
        .I4(q2_reg[2]),
        .O(q4_reg_12[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2419[2]_i_2 
       (.I0(reg_24191),
        .I1(q3_reg_0[1]),
        .I2(q3_reg_1[2]),
        .I3(reg_2419119_out),
        .I4(q5_reg_0[2]),
        .O(\reg_2419[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2419[3]_i_1 
       (.I0(\reg_2419[3]_i_2_n_0 ),
        .I1(reg_2398124_out),
        .I2(reg_2398132_out),
        .I3(DOADO[3]),
        .I4(q2_reg[3]),
        .O(q4_reg_12[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2419[3]_i_2 
       (.I0(reg_24191),
        .I1(q3_reg_0[2]),
        .I2(q3_reg_1[3]),
        .I3(reg_2419119_out),
        .I4(q5_reg_0[3]),
        .O(\reg_2419[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2419[4]_i_1 
       (.I0(\reg_2419[4]_i_2_n_0 ),
        .I1(reg_2398124_out),
        .I2(reg_2398132_out),
        .I3(DOADO[4]),
        .I4(q0_reg_1[1]),
        .O(q4_reg_12[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2419[4]_i_2 
       (.I0(reg_24191),
        .I1(q3_reg_0[3]),
        .I2(q3_reg_1[4]),
        .I3(reg_2419119_out),
        .I4(q5_reg_0[4]),
        .O(\reg_2419[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2419[5]_i_1 
       (.I0(\reg_2419[5]_i_2_n_0 ),
        .I1(reg_2398124_out),
        .I2(reg_2398132_out),
        .I3(DOADO[5]),
        .I4(q0_reg_1[2]),
        .O(q4_reg_12[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2419[5]_i_2 
       (.I0(reg_24191),
        .I1(q3_reg_0[4]),
        .I2(q3_reg_1[5]),
        .I3(reg_2419119_out),
        .I4(q5_reg_0[5]),
        .O(\reg_2419[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2419[6]_i_1 
       (.I0(\reg_2419[6]_i_2_n_0 ),
        .I1(reg_2398124_out),
        .I2(reg_2398132_out),
        .I3(DOADO[6]),
        .I4(q0_reg_1[3]),
        .O(q4_reg_12[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2419[6]_i_2 
       (.I0(reg_24191),
        .I1(q3_reg_0[5]),
        .I2(q3_reg_1[6]),
        .I3(reg_2419119_out),
        .I4(q5_reg_0[6]),
        .O(\reg_2419[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2419[7]_i_2 
       (.I0(\reg_2419[7]_i_5_n_0 ),
        .I1(reg_2398124_out),
        .I2(reg_2398132_out),
        .I3(DOADO[7]),
        .I4(q0_reg_1[4]),
        .O(q4_reg_12[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2419[7]_i_5 
       (.I0(reg_24191),
        .I1(q3_reg_0[6]),
        .I2(q3_reg_1[7]),
        .I3(reg_2419119_out),
        .I4(q5_reg_0[7]),
        .O(\reg_2419[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5444)) 
    \reg_2435[0]_i_1 
       (.I0(\reg_2435_reg[0] ),
        .I1(\reg_2435[0]_i_2_n_0 ),
        .I2(reg_24351),
        .I3(q5_reg_0[0]),
        .I4(\reg_2435[0]_i_3_n_0 ),
        .O(q5_reg_4[0]));
  LUT6 #(
    .INIT(64'h3022302230222222)) 
    \reg_2435[0]_i_2 
       (.I0(q3_reg_1[0]),
        .I1(reg_24351),
        .I2(DOADO[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[4]),
        .I5(q0_reg_8[6]),
        .O(\reg_2435[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2435[0]_i_3 
       (.I0(q0_reg_1[0]),
        .I1(q3_reg_0[0]),
        .I2(DOBDO[0]),
        .I3(reg_2435115_out),
        .I4(reg_2435114_out),
        .I5(reg_2398132_out),
        .O(\reg_2435[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5444)) 
    \reg_2435[1]_i_1 
       (.I0(\reg_2435_reg[0] ),
        .I1(\reg_2435[1]_i_2_n_0 ),
        .I2(reg_24351),
        .I3(q5_reg_0[1]),
        .I4(\reg_2435[1]_i_3_n_0 ),
        .O(q5_reg_4[1]));
  LUT6 #(
    .INIT(64'h3022302230222222)) 
    \reg_2435[1]_i_2 
       (.I0(q3_reg_1[1]),
        .I1(reg_24351),
        .I2(DOADO[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[4]),
        .I5(q0_reg_8[6]),
        .O(\reg_2435[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2435[1]_i_3 
       (.I0(q2_reg[1]),
        .I1(\^q3_reg ),
        .I2(q1_reg[1]),
        .I3(reg_2435115_out),
        .I4(reg_2435114_out),
        .I5(reg_2398132_out),
        .O(\reg_2435[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5444)) 
    \reg_2435[2]_i_1 
       (.I0(\reg_2435_reg[0] ),
        .I1(\reg_2435[2]_i_2_n_0 ),
        .I2(reg_24351),
        .I3(q5_reg_0[2]),
        .I4(\reg_2435[2]_i_3_n_0 ),
        .O(q5_reg_4[2]));
  LUT6 #(
    .INIT(64'h3022302230222222)) 
    \reg_2435[2]_i_2 
       (.I0(q3_reg_1[2]),
        .I1(reg_24351),
        .I2(DOADO[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[4]),
        .I5(q0_reg_8[6]),
        .O(\reg_2435[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2435[2]_i_3 
       (.I0(q2_reg[2]),
        .I1(q3_reg_0[1]),
        .I2(q1_reg[2]),
        .I3(reg_2435115_out),
        .I4(reg_2435114_out),
        .I5(reg_2398132_out),
        .O(\reg_2435[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5444)) 
    \reg_2435[3]_i_1 
       (.I0(\reg_2435_reg[0] ),
        .I1(\reg_2435[3]_i_2_n_0 ),
        .I2(reg_24351),
        .I3(q5_reg_0[3]),
        .I4(\reg_2435[3]_i_3_n_0 ),
        .O(q5_reg_4[3]));
  LUT6 #(
    .INIT(64'h3022302230222222)) 
    \reg_2435[3]_i_2 
       (.I0(q3_reg_1[3]),
        .I1(reg_24351),
        .I2(DOADO[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[4]),
        .I5(q0_reg_8[6]),
        .O(\reg_2435[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2435[3]_i_3 
       (.I0(q2_reg[3]),
        .I1(q3_reg_0[2]),
        .I2(q1_reg[3]),
        .I3(reg_2435115_out),
        .I4(reg_2435114_out),
        .I5(reg_2398132_out),
        .O(\reg_2435[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5444)) 
    \reg_2435[4]_i_1 
       (.I0(\reg_2435_reg[0] ),
        .I1(\reg_2435[4]_i_2_n_0 ),
        .I2(reg_24351),
        .I3(q5_reg_0[4]),
        .I4(\reg_2435[4]_i_3_n_0 ),
        .O(q5_reg_4[4]));
  LUT6 #(
    .INIT(64'h3022302230222222)) 
    \reg_2435[4]_i_2 
       (.I0(q3_reg_1[4]),
        .I1(reg_24351),
        .I2(DOADO[4]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[4]),
        .I5(q0_reg_8[6]),
        .O(\reg_2435[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2435[4]_i_3 
       (.I0(q0_reg_1[1]),
        .I1(q3_reg_0[3]),
        .I2(DOBDO[1]),
        .I3(reg_2435115_out),
        .I4(reg_2435114_out),
        .I5(reg_2398132_out),
        .O(\reg_2435[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5444)) 
    \reg_2435[5]_i_1 
       (.I0(\reg_2435_reg[0] ),
        .I1(\reg_2435[5]_i_2_n_0 ),
        .I2(reg_24351),
        .I3(q5_reg_0[5]),
        .I4(\reg_2435[5]_i_3_n_0 ),
        .O(q5_reg_4[5]));
  LUT6 #(
    .INIT(64'h3022302230222222)) 
    \reg_2435[5]_i_2 
       (.I0(q3_reg_1[5]),
        .I1(reg_24351),
        .I2(DOADO[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[4]),
        .I5(q0_reg_8[6]),
        .O(\reg_2435[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2435[5]_i_3 
       (.I0(q0_reg_1[2]),
        .I1(q3_reg_0[4]),
        .I2(DOBDO[2]),
        .I3(reg_2435115_out),
        .I4(reg_2435114_out),
        .I5(reg_2398132_out),
        .O(\reg_2435[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5444)) 
    \reg_2435[6]_i_1 
       (.I0(\reg_2435_reg[0] ),
        .I1(\reg_2435[6]_i_2_n_0 ),
        .I2(reg_24351),
        .I3(q5_reg_0[6]),
        .I4(\reg_2435[6]_i_3_n_0 ),
        .O(q5_reg_4[6]));
  LUT6 #(
    .INIT(64'h3022302230222222)) 
    \reg_2435[6]_i_2 
       (.I0(q3_reg_1[6]),
        .I1(reg_24351),
        .I2(DOADO[6]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[4]),
        .I5(q0_reg_8[6]),
        .O(\reg_2435[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2435[6]_i_3 
       (.I0(q0_reg_1[3]),
        .I1(q3_reg_0[5]),
        .I2(DOBDO[3]),
        .I3(reg_2435115_out),
        .I4(reg_2435114_out),
        .I5(reg_2398132_out),
        .O(\reg_2435[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5444)) 
    \reg_2435[7]_i_2 
       (.I0(\reg_2435_reg[0] ),
        .I1(\reg_2435[7]_i_5_n_0 ),
        .I2(reg_24351),
        .I3(q5_reg_0[7]),
        .I4(\reg_2435[7]_i_6_n_0 ),
        .O(q5_reg_4[7]));
  LUT6 #(
    .INIT(64'h3022302230222222)) 
    \reg_2435[7]_i_5 
       (.I0(q3_reg_1[7]),
        .I1(reg_24351),
        .I2(DOADO[7]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_8[4]),
        .I5(q0_reg_8[6]),
        .O(\reg_2435[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2435[7]_i_6 
       (.I0(q0_reg_1[4]),
        .I1(q3_reg_0[6]),
        .I2(DOBDO[4]),
        .I3(reg_2435115_out),
        .I4(reg_2435114_out),
        .I5(reg_2398132_out),
        .O(\reg_2435[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2444[0]_i_1 
       (.I0(\reg_2444[0]_i_2_n_0 ),
        .I1(reg_2398132_out),
        .I2(reg_2435115_out),
        .I3(q0_reg_0[0]),
        .I4(DOBDO[0]),
        .O(q0_reg_3[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2444[0]_i_2 
       (.I0(reg_24351),
        .I1(DOADO[0]),
        .I2(q3_reg_0[0]),
        .I3(reg_2435114_out),
        .I4(q0_reg_1[0]),
        .O(\reg_2444[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2444[1]_i_1 
       (.I0(\reg_2444[1]_i_2_n_0 ),
        .I1(reg_2398132_out),
        .I2(reg_2435115_out),
        .I3(q0_reg_0[1]),
        .I4(q1_reg[1]),
        .O(q0_reg_3[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2444[1]_i_2 
       (.I0(reg_24351),
        .I1(DOADO[1]),
        .I2(\^q3_reg ),
        .I3(reg_2435114_out),
        .I4(q2_reg[1]),
        .O(\reg_2444[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2444[2]_i_1 
       (.I0(\reg_2444[2]_i_2_n_0 ),
        .I1(reg_2398132_out),
        .I2(reg_2435115_out),
        .I3(q0_reg_0[2]),
        .I4(q1_reg[2]),
        .O(q0_reg_3[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2444[2]_i_2 
       (.I0(reg_24351),
        .I1(DOADO[2]),
        .I2(q3_reg_0[1]),
        .I3(reg_2435114_out),
        .I4(q2_reg[2]),
        .O(\reg_2444[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2444[3]_i_1 
       (.I0(\reg_2444[3]_i_2_n_0 ),
        .I1(reg_2398132_out),
        .I2(reg_2435115_out),
        .I3(q0_reg_0[3]),
        .I4(q1_reg[3]),
        .O(q0_reg_3[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2444[3]_i_2 
       (.I0(reg_24351),
        .I1(DOADO[3]),
        .I2(q3_reg_0[2]),
        .I3(reg_2435114_out),
        .I4(q2_reg[3]),
        .O(\reg_2444[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2444[4]_i_1 
       (.I0(\reg_2444[4]_i_2_n_0 ),
        .I1(reg_2398132_out),
        .I2(reg_2435115_out),
        .I3(q0_reg_0[4]),
        .I4(DOBDO[1]),
        .O(q0_reg_3[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2444[4]_i_2 
       (.I0(reg_24351),
        .I1(DOADO[4]),
        .I2(q3_reg_0[3]),
        .I3(reg_2435114_out),
        .I4(q0_reg_1[1]),
        .O(\reg_2444[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2444[5]_i_1 
       (.I0(\reg_2444[5]_i_2_n_0 ),
        .I1(reg_2398132_out),
        .I2(reg_2435115_out),
        .I3(q0_reg_0[5]),
        .I4(DOBDO[2]),
        .O(q0_reg_3[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2444[5]_i_2 
       (.I0(reg_24351),
        .I1(DOADO[5]),
        .I2(q3_reg_0[4]),
        .I3(reg_2435114_out),
        .I4(q0_reg_1[2]),
        .O(\reg_2444[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2444[6]_i_1 
       (.I0(\reg_2444[6]_i_2_n_0 ),
        .I1(reg_2398132_out),
        .I2(reg_2435115_out),
        .I3(q0_reg_0[6]),
        .I4(DOBDO[3]),
        .O(q0_reg_3[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2444[6]_i_2 
       (.I0(reg_24351),
        .I1(DOADO[6]),
        .I2(q3_reg_0[5]),
        .I3(reg_2435114_out),
        .I4(q0_reg_1[3]),
        .O(\reg_2444[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2444[7]_i_2 
       (.I0(\reg_2444[7]_i_9_n_0 ),
        .I1(reg_2398132_out),
        .I2(reg_2435115_out),
        .I3(q0_reg_0[7]),
        .I4(DOBDO[4]),
        .O(q0_reg_3[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2444[7]_i_9 
       (.I0(reg_24351),
        .I1(DOADO[7]),
        .I2(q3_reg_0[6]),
        .I3(reg_2435114_out),
        .I4(q0_reg_1[4]),
        .O(\reg_2444[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2452[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(reg_24521),
        .I2(q0_reg_0[0]),
        .I3(reg_2435115_out),
        .I4(\reg_2452[0]_i_2_n_0 ),
        .O(q4_reg_11[0]));
  LUT6 #(
    .INIT(64'hAAABFFFFAAA80000)) 
    \reg_2452[0]_i_2 
       (.I0(q3_reg_0[0]),
        .I1(q0_reg_8[12]),
        .I2(q0_reg_8[10]),
        .I3(q0_reg_8[8]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q0_reg_1[0]),
        .O(\reg_2452[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2452[1]_i_1 
       (.I0(q1_reg[1]),
        .I1(reg_24521),
        .I2(q0_reg_0[1]),
        .I3(reg_2435115_out),
        .I4(\reg_2452[1]_i_2_n_0 ),
        .O(q4_reg_11[1]));
  LUT6 #(
    .INIT(64'hAAABFFFFAAA80000)) 
    \reg_2452[1]_i_2 
       (.I0(\^q3_reg ),
        .I1(q0_reg_8[12]),
        .I2(q0_reg_8[10]),
        .I3(q0_reg_8[8]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q2_reg[1]),
        .O(\reg_2452[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2452[2]_i_1 
       (.I0(q1_reg[2]),
        .I1(reg_24521),
        .I2(q0_reg_0[2]),
        .I3(reg_2435115_out),
        .I4(\reg_2452[2]_i_2_n_0 ),
        .O(q4_reg_11[2]));
  LUT6 #(
    .INIT(64'hAAABFFFFAAA80000)) 
    \reg_2452[2]_i_2 
       (.I0(q3_reg_0[1]),
        .I1(q0_reg_8[12]),
        .I2(q0_reg_8[10]),
        .I3(q0_reg_8[8]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q2_reg[2]),
        .O(\reg_2452[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2452[3]_i_1 
       (.I0(q1_reg[3]),
        .I1(reg_24521),
        .I2(q0_reg_0[3]),
        .I3(reg_2435115_out),
        .I4(\reg_2452[3]_i_2_n_0 ),
        .O(q4_reg_11[3]));
  LUT6 #(
    .INIT(64'hAAABFFFFAAA80000)) 
    \reg_2452[3]_i_2 
       (.I0(q3_reg_0[2]),
        .I1(q0_reg_8[12]),
        .I2(q0_reg_8[10]),
        .I3(q0_reg_8[8]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q2_reg[3]),
        .O(\reg_2452[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2452[4]_i_1 
       (.I0(DOBDO[1]),
        .I1(reg_24521),
        .I2(q0_reg_0[4]),
        .I3(reg_2435115_out),
        .I4(\reg_2452[4]_i_2_n_0 ),
        .O(q4_reg_11[4]));
  LUT6 #(
    .INIT(64'hAAABFFFFAAA80000)) 
    \reg_2452[4]_i_2 
       (.I0(q3_reg_0[3]),
        .I1(q0_reg_8[12]),
        .I2(q0_reg_8[10]),
        .I3(q0_reg_8[8]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q0_reg_1[1]),
        .O(\reg_2452[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2452[5]_i_1 
       (.I0(DOBDO[2]),
        .I1(reg_24521),
        .I2(q0_reg_0[5]),
        .I3(reg_2435115_out),
        .I4(\reg_2452[5]_i_2_n_0 ),
        .O(q4_reg_11[5]));
  LUT6 #(
    .INIT(64'hAAABFFFFAAA80000)) 
    \reg_2452[5]_i_2 
       (.I0(q3_reg_0[4]),
        .I1(q0_reg_8[12]),
        .I2(q0_reg_8[10]),
        .I3(q0_reg_8[8]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q0_reg_1[2]),
        .O(\reg_2452[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2452[6]_i_1 
       (.I0(DOBDO[3]),
        .I1(reg_24521),
        .I2(q0_reg_0[6]),
        .I3(reg_2435115_out),
        .I4(\reg_2452[6]_i_2_n_0 ),
        .O(q4_reg_11[6]));
  LUT6 #(
    .INIT(64'hAAABFFFFAAA80000)) 
    \reg_2452[6]_i_2 
       (.I0(q3_reg_0[5]),
        .I1(q0_reg_8[12]),
        .I2(q0_reg_8[10]),
        .I3(q0_reg_8[8]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q0_reg_1[3]),
        .O(\reg_2452[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2452[7]_i_2 
       (.I0(DOBDO[4]),
        .I1(reg_24521),
        .I2(q0_reg_0[7]),
        .I3(reg_2435115_out),
        .I4(\reg_2452[7]_i_3_n_0 ),
        .O(q4_reg_11[7]));
  LUT6 #(
    .INIT(64'hAAABFFFFAAA80000)) 
    \reg_2452[7]_i_3 
       (.I0(q3_reg_0[6]),
        .I1(q0_reg_8[12]),
        .I2(q0_reg_8[10]),
        .I3(q0_reg_8[8]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q0_reg_1[4]),
        .O(\reg_2452[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2483[0]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(reg_24521),
        .I2(DOBDO[0]),
        .I3(reg_24831),
        .I4(q0_reg_1[0]),
        .O(q0_reg_2[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2483[1]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(reg_24521),
        .I2(q1_reg[1]),
        .I3(reg_24831),
        .I4(q2_reg[1]),
        .O(q0_reg_2[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2483[2]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(reg_24521),
        .I2(q1_reg[2]),
        .I3(reg_24831),
        .I4(q2_reg[2]),
        .O(q0_reg_2[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2483[3]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(reg_24521),
        .I2(q1_reg[3]),
        .I3(reg_24831),
        .I4(q2_reg[3]),
        .O(q0_reg_2[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2483[4]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(reg_24521),
        .I2(DOBDO[1]),
        .I3(reg_24831),
        .I4(q0_reg_1[1]),
        .O(q0_reg_2[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2483[5]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(reg_24521),
        .I2(DOBDO[2]),
        .I3(reg_24831),
        .I4(q0_reg_1[2]),
        .O(q0_reg_2[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2483[6]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(reg_24521),
        .I2(DOBDO[3]),
        .I3(reg_24831),
        .I4(q0_reg_1[3]),
        .O(q0_reg_2[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2483[7]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(reg_24521),
        .I2(DOBDO[4]),
        .I3(reg_24831),
        .I4(q0_reg_1[4]),
        .O(q0_reg_2[7]));
  LUT6 #(
    .INIT(64'hAAAAAAACCCCCCCCC)) 
    \reg_2495[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(q0_reg_0[0]),
        .I2(q0_reg_8[12]),
        .I3(q0_reg_8[10]),
        .I4(q0_reg_8[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q4_reg_0[0]));
  LUT6 #(
    .INIT(64'hAAAAAAACCCCCCCCC)) 
    \reg_2495[1]_i_1 
       (.I0(q1_reg[1]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_8[12]),
        .I3(q0_reg_8[10]),
        .I4(q0_reg_8[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q4_reg_0[1]));
  LUT6 #(
    .INIT(64'hAAAAAAACCCCCCCCC)) 
    \reg_2495[2]_i_1 
       (.I0(q1_reg[2]),
        .I1(q0_reg_0[2]),
        .I2(q0_reg_8[12]),
        .I3(q0_reg_8[10]),
        .I4(q0_reg_8[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q4_reg_0[2]));
  LUT6 #(
    .INIT(64'hAAAAAAACCCCCCCCC)) 
    \reg_2495[3]_i_1 
       (.I0(q1_reg[3]),
        .I1(q0_reg_0[3]),
        .I2(q0_reg_8[12]),
        .I3(q0_reg_8[10]),
        .I4(q0_reg_8[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q4_reg_0[3]));
  LUT6 #(
    .INIT(64'hAAAAAAACCCCCCCCC)) 
    \reg_2495[4]_i_1 
       (.I0(DOBDO[1]),
        .I1(q0_reg_0[4]),
        .I2(q0_reg_8[12]),
        .I3(q0_reg_8[10]),
        .I4(q0_reg_8[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q4_reg_0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAACCCCCCCCC)) 
    \reg_2495[5]_i_1 
       (.I0(DOBDO[2]),
        .I1(q0_reg_0[5]),
        .I2(q0_reg_8[12]),
        .I3(q0_reg_8[10]),
        .I4(q0_reg_8[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q4_reg_0[5]));
  LUT6 #(
    .INIT(64'hAAAAAAACCCCCCCCC)) 
    \reg_2495[6]_i_1 
       (.I0(DOBDO[3]),
        .I1(q0_reg_0[6]),
        .I2(q0_reg_8[12]),
        .I3(q0_reg_8[10]),
        .I4(q0_reg_8[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q4_reg_0[6]));
  LUT6 #(
    .INIT(64'hAAAAAAACCCCCCCCC)) 
    \reg_2495[7]_i_2 
       (.I0(DOBDO[4]),
        .I1(q0_reg_0[7]),
        .I2(q0_reg_8[12]),
        .I3(q0_reg_8[10]),
        .I4(q0_reg_8[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q4_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_10_reg_32267[5]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[3]),
        .O(q3_reg_7[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_114_reg_33350[1]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[7]),
        .O(q4_reg_9[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_114_reg_33350[2]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[0]),
        .I2(DOADO[6]),
        .O(q4_reg_9[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_114_reg_33350[3]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[7]),
        .I2(DOADO[1]),
        .I3(DOADO[6]),
        .O(q4_reg_9[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_142_reg_33398[1]_i_1 
       (.I0(q0_reg_1[3]),
        .I1(q0_reg_1[0]),
        .O(q0_reg_5[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_142_reg_33398[2]_i_1 
       (.I0(q0_reg_1[3]),
        .I1(q2_reg[1]),
        .I2(q0_reg_1[4]),
        .O(q0_reg_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_146_reg_33430[1]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[0]),
        .O(q3_reg_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_146_reg_33430[2]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(\^q3_reg ),
        .I2(q3_reg_0[6]),
        .O(q3_reg_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_146_reg_33430[3]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[1]),
        .I2(q3_reg_0[6]),
        .O(q3_reg_4[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_190_reg_34076[1]_i_1 
       (.I0(q0_reg_1[2]),
        .I1(q0_reg_1[4]),
        .O(q0_reg_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_190_reg_34076[2]_i_1 
       (.I0(q0_reg_1[2]),
        .I1(q0_reg_1[0]),
        .I2(q0_reg_1[3]),
        .O(q0_reg_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_190_reg_34076[3]_i_1 
       (.I0(q0_reg_1[2]),
        .I1(q0_reg_1[4]),
        .I2(q2_reg[1]),
        .I3(q0_reg_1[3]),
        .O(q0_reg_4[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_190_reg_34076[4]_i_1 
       (.I0(q0_reg_1[3]),
        .I1(q2_reg[2]),
        .I2(q0_reg_1[4]),
        .O(q0_reg_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_226_reg_34167[1]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[0]),
        .O(q0_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_226_reg_34167[2]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[7]),
        .O(q0_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_226_reg_34167[3]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[2]),
        .I2(q0_reg_0[7]),
        .O(q0_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_226_reg_34167[4]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[3]),
        .O(x_assign_301_fu_30247_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_26_reg_32398[1]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[0]),
        .O(q3_reg_9[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_26_reg_32398[2]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[1]),
        .I2(q3_reg_1[7]),
        .O(q3_reg_9[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_274_reg_34648[1]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[7]),
        .O(q0_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_274_reg_34648[2]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[0]),
        .I2(q0_reg_0[6]),
        .O(q0_reg_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_274_reg_34648[3]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[7]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[6]),
        .O(q0_reg_7[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_30_reg_32600[1]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[7]),
        .O(q3_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_30_reg_32600[2]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[0]),
        .I2(q3_reg_1[6]),
        .O(q3_reg_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_30_reg_32600[3]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[7]),
        .I2(q3_reg_1[1]),
        .I3(q3_reg_1[6]),
        .O(q3_reg_7[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_30_reg_32600[4]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[2]),
        .I2(q3_reg_1[7]),
        .O(q3_reg_7[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_430_reg_35985[1]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(q3_reg_0[6]),
        .O(q3_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_430_reg_35985[2]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(q3_reg_0[0]),
        .I2(q3_reg_0[5]),
        .O(q3_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_430_reg_35985[3]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(q3_reg_0[6]),
        .I2(\^q3_reg ),
        .I3(q3_reg_0[5]),
        .O(q3_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_466_reg_36087[1]_i_1 
       (.I0(DOBDO[3]),
        .I1(DOBDO[0]),
        .O(q4_reg_15[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_466_reg_36087[2]_i_1 
       (.I0(DOBDO[3]),
        .I1(q1_reg[1]),
        .I2(DOBDO[4]),
        .O(q4_reg_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_466_reg_36087[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(q1_reg[2]),
        .I2(DOBDO[4]),
        .O(q4_reg_15[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_510_reg_36617[1]_i_1 
       (.I0(DOBDO[2]),
        .I1(DOBDO[4]),
        .O(q4_reg_17[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_510_reg_36617[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(DOBDO[0]),
        .I2(DOBDO[3]),
        .O(q4_reg_17[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_510_reg_36617[3]_i_1 
       (.I0(DOBDO[2]),
        .I1(DOBDO[4]),
        .I2(q1_reg[1]),
        .I3(DOBDO[3]),
        .O(q4_reg_17[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_510_reg_36617[5]_i_1 
       (.I0(DOBDO[4]),
        .I1(q1_reg[3]),
        .O(q4_reg_14));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[0]_i_1 
       (.I0(\x_74_reg_33668_reg[7] [0]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [0]),
        .I2(x_assign_76_reg_33510[0]),
        .I3(\x_74_reg_33668[0]_i_2_n_0 ),
        .I4(x_assign_79_reg_33532[6]),
        .I5(x_assign_76_reg_33510[6]),
        .O(\xor_ln124_78_reg_32932_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[0]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [0]),
        .I1(x_assign_81_reg_33548[0]),
        .I2(or_ln134_66_fu_11363_p3[1]),
        .I3(or_ln134_64_fu_11351_p3[1]),
        .I4(x_assign_99_reg_33612),
        .I5(or_ln134_66_fu_11363_p3[0]),
        .O(\x_74_reg_33668[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[1]_i_1 
       (.I0(\x_74_reg_33668_reg[7] [1]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [1]),
        .I2(x_assign_76_reg_33510[1]),
        .I3(\x_74_reg_33668[1]_i_2_n_0 ),
        .I4(x_assign_79_reg_33532[7]),
        .I5(x_assign_76_reg_33510[7]),
        .O(\xor_ln124_78_reg_32932_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[1]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [1]),
        .I1(x_assign_81_reg_33548[1]),
        .I2(\x_74_reg_33668_reg[3] [0]),
        .I3(\x_74_reg_33668_reg[3]_0 [0]),
        .I4(or_ln134_65_fu_11357_p3[0]),
        .I5(or_ln134_66_fu_11363_p3[1]),
        .O(\x_74_reg_33668[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[2]_i_1 
       (.I0(\x_74_reg_33668_reg[7] [2]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [2]),
        .I2(x_assign_76_reg_33510[2]),
        .I3(\x_74_reg_33668[2]_i_2_n_0 ),
        .I4(\x_74_reg_33668_reg[5] [0]),
        .I5(\x_74_reg_33668_reg[5]_0 [0]),
        .O(\xor_ln124_78_reg_32932_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[2]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [2]),
        .I1(x_assign_81_reg_33548[2]),
        .I2(\x_74_reg_33668_reg[3] [1]),
        .I3(\x_74_reg_33668_reg[3]_0 [1]),
        .I4(or_ln134_65_fu_11357_p3[1]),
        .I5(or_ln134_66_fu_11363_p3[2]),
        .O(\x_74_reg_33668[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[3]_i_1 
       (.I0(\x_74_reg_33668_reg[7] [3]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [3]),
        .I2(x_assign_76_reg_33510[3]),
        .I3(\x_74_reg_33668[3]_i_2_n_0 ),
        .I4(\x_74_reg_33668_reg[5] [1]),
        .I5(\x_74_reg_33668_reg[5]_0 [1]),
        .O(\xor_ln124_78_reg_32932_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[3]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [3]),
        .I1(x_assign_81_reg_33548[3]),
        .I2(\x_74_reg_33668_reg[3] [2]),
        .I3(\x_74_reg_33668_reg[3]_0 [2]),
        .I4(or_ln134_65_fu_11357_p3[2]),
        .I5(or_ln134_66_fu_11363_p3[3]),
        .O(\x_74_reg_33668[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[4]_i_1 
       (.I0(\x_74_reg_33668_reg[7] [4]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [4]),
        .I2(x_assign_76_reg_33510[4]),
        .I3(\x_74_reg_33668[4]_i_2_n_0 ),
        .I4(\x_74_reg_33668_reg[5] [2]),
        .I5(\x_74_reg_33668_reg[5]_0 [2]),
        .O(\xor_ln124_78_reg_32932_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[4]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [4]),
        .I1(or_ln134_53_fu_11181_p3[4]),
        .I2(or_ln134_66_fu_11363_p3[5]),
        .I3(or_ln134_64_fu_11351_p3[5]),
        .I4(or_ln134_65_fu_11357_p3[3]),
        .I5(or_ln134_66_fu_11363_p3[4]),
        .O(\x_74_reg_33668[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[5]_i_1 
       (.I0(\x_74_reg_33668_reg[7] [5]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [5]),
        .I2(x_assign_76_reg_33510[5]),
        .I3(\x_74_reg_33668[5]_i_2_n_0 ),
        .I4(\x_74_reg_33668_reg[5] [3]),
        .I5(\x_74_reg_33668_reg[5]_0 [3]),
        .O(\xor_ln124_78_reg_32932_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[5]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [5]),
        .I1(or_ln134_53_fu_11181_p3[5]),
        .I2(or_ln134_66_fu_11363_p3[6]),
        .I3(or_ln134_64_fu_11351_p3[6]),
        .I4(or_ln134_65_fu_11357_p3[4]),
        .I5(or_ln134_66_fu_11363_p3[5]),
        .O(\x_74_reg_33668[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[6]_i_1 
       (.I0(\x_74_reg_33668_reg[7] [6]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [6]),
        .I2(x_assign_76_reg_33510[6]),
        .I3(\x_74_reg_33668[6]_i_2_n_0 ),
        .I4(x_assign_79_reg_33532[4]),
        .I5(x_assign_76_reg_33510[4]),
        .O(\xor_ln124_78_reg_32932_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[6]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [6]),
        .I1(x_assign_81_reg_33548[4]),
        .I2(or_ln134_66_fu_11363_p3[7]),
        .I3(or_ln134_64_fu_11351_p3[7]),
        .I4(or_ln134_65_fu_11357_p3[5]),
        .I5(or_ln134_66_fu_11363_p3[6]),
        .O(\x_74_reg_33668[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[7]_i_1 
       (.I0(\x_74_reg_33668_reg[7] [7]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [7]),
        .I2(x_assign_76_reg_33510[7]),
        .I3(\x_74_reg_33668[7]_i_2_n_0 ),
        .I4(x_assign_79_reg_33532[5]),
        .I5(x_assign_76_reg_33510[5]),
        .O(\xor_ln124_78_reg_32932_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_74_reg_33668[7]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [7]),
        .I1(x_assign_81_reg_33548[5]),
        .I2(or_ln134_66_fu_11363_p3[0]),
        .I3(or_ln134_64_fu_11351_p3[0]),
        .I4(or_ln134_65_fu_11357_p3[6]),
        .I5(or_ln134_66_fu_11363_p3[7]),
        .O(\x_74_reg_33668[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_135_reg_34161[2]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[1]),
        .O(x_assign_301_fu_30247_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_135_reg_34161[3]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[2]),
        .O(x_assign_301_fu_30247_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_160_reg_34620[2]_i_1 
       (.I0(DOBDO[4]),
        .I1(q1_reg[1]),
        .O(q4_reg_16[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_160_reg_34620[3]_i_1 
       (.I0(DOBDO[4]),
        .I1(q1_reg[2]),
        .O(q4_reg_16[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_16_reg_32594[2]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[1]),
        .O(q3_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_16_reg_32594[3]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[2]),
        .O(q3_reg_8[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_49_reg_32844[4]_i_1 
       (.I0(q0_reg_1[4]),
        .I1(q2_reg[3]),
        .O(x_assign_49_fu_6445_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_64_reg_33322[2]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[1]),
        .O(q5_reg_36[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_64_reg_33322[3]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[2]),
        .O(q5_reg_36[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_67_reg_33344[2]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .O(q4_reg_29[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_67_reg_33344[3]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .O(q4_reg_29[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_85_reg_33392[2]_i_1 
       (.I0(q0_reg_1[4]),
        .I1(q2_reg[1]),
        .O(x_assign_49_fu_6445_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_85_reg_33392[3]_i_1 
       (.I0(q0_reg_1[4]),
        .I1(q2_reg[2]),
        .O(x_assign_49_fu_6445_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_87_reg_33424[2]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(\^q3_reg ),
        .O(q3_reg_5[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_87_reg_33424[3]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[1]),
        .O(q3_reg_5[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[4]_i_1 
       (.I0(q4_reg_33[4]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [4]),
        .I2(or_ln134_38_fu_8923_p3[6]),
        .I3(\xor_ln124_108_reg_33282[4]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_33480_reg[7]_0 [4]),
        .I5(x_assign_55_reg_33156[4]),
        .O(\xor_ln124_44_reg_32610_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[4]_i_2 
       (.I0(\xor_ln124_108_reg_33282_reg[5]_0 [2]),
        .I1(\xor_ln124_108_reg_33282_reg[5] [2]),
        .I2(or_ln134_48_fu_9087_p3[5]),
        .I3(or_ln134_50_fu_9099_p3[5]),
        .I4(or_ln134_48_fu_9087_p3[4]),
        .I5(\xor_ln124_108_reg_33282_reg[4] [2]),
        .O(\xor_ln124_108_reg_33282[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[5]_i_1 
       (.I0(q4_reg_33[5]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [5]),
        .I2(or_ln134_38_fu_8923_p3[7]),
        .I3(\xor_ln124_108_reg_33282[5]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_33480_reg[7]_0 [5]),
        .I5(x_assign_55_reg_33156[5]),
        .O(\xor_ln124_44_reg_32610_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[5]_i_2 
       (.I0(\xor_ln124_108_reg_33282_reg[5]_0 [3]),
        .I1(\xor_ln124_108_reg_33282_reg[5] [3]),
        .I2(or_ln134_48_fu_9087_p3[6]),
        .I3(or_ln134_50_fu_9099_p3[6]),
        .I4(or_ln134_48_fu_9087_p3[5]),
        .I5(x_assign_73_reg_33204[1]),
        .O(\xor_ln124_108_reg_33282[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[6]_i_1 
       (.I0(q4_reg_33[6]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .I2(or_ln134_38_fu_8923_p3[0]),
        .I3(\xor_ln124_108_reg_33282[6]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_33480_reg[7]_0 [6]),
        .I5(x_assign_55_reg_33156[6]),
        .O(\xor_ln124_44_reg_32610_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33282[6]_i_2 
       (.I0(x_assign_52_reg_33134[4]),
        .I1(x_assign_55_reg_33156[4]),
        .I2(or_ln134_48_fu_9087_p3[7]),
        .I3(or_ln134_50_fu_9099_p3[7]),
        .I4(or_ln134_48_fu_9087_p3[6]),
        .I5(x_assign_73_reg_33204[2]),
        .O(\xor_ln124_108_reg_33282[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[0]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_1 [0]),
        .I1(q3_reg_14[0]),
        .I2(x_assign_57_reg_33172[0]),
        .I3(\xor_ln124_110_reg_33292[0]_i_2_n_0 ),
        .I4(x_assign_55_reg_33156[6]),
        .I5(x_assign_52_reg_33134[6]),
        .O(\reg_2468_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[0]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [0]),
        .I1(x_assign_52_reg_33134[0]),
        .I2(or_ln134_48_fu_9087_p3[1]),
        .I3(or_ln134_50_fu_9099_p3[1]),
        .I4(x_assign_75_reg_33236),
        .I5(or_ln134_50_fu_9099_p3[0]),
        .O(\xor_ln124_110_reg_33292[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[1]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_1 [1]),
        .I1(q3_reg_14[1]),
        .I2(x_assign_57_reg_33172[1]),
        .I3(\xor_ln124_110_reg_33292[1]_i_2_n_0 ),
        .I4(x_assign_55_reg_33156[7]),
        .I5(x_assign_52_reg_33134[7]),
        .O(\reg_2468_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[1]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [1]),
        .I1(x_assign_52_reg_33134[1]),
        .I2(\xor_ln124_110_reg_33292_reg[3] [0]),
        .I3(\xor_ln124_110_reg_33292_reg[3]_0 [0]),
        .I4(or_ln134_49_fu_9093_p3[0]),
        .I5(or_ln134_50_fu_9099_p3[1]),
        .O(\xor_ln124_110_reg_33292[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[2]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_1 [2]),
        .I1(q3_reg_14[2]),
        .I2(x_assign_57_reg_33172[2]),
        .I3(\xor_ln124_110_reg_33292[2]_i_2_n_0 ),
        .I4(\xor_ln124_108_reg_33282_reg[5] [0]),
        .I5(\xor_ln124_108_reg_33282_reg[5]_0 [0]),
        .O(\reg_2468_reg[4] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[2]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [2]),
        .I1(x_assign_52_reg_33134[2]),
        .I2(\xor_ln124_110_reg_33292_reg[3] [1]),
        .I3(\xor_ln124_110_reg_33292_reg[3]_0 [1]),
        .I4(or_ln134_49_fu_9093_p3[1]),
        .I5(or_ln134_50_fu_9099_p3[2]),
        .O(\xor_ln124_110_reg_33292[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[3]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_1 [3]),
        .I1(q3_reg_14[3]),
        .I2(x_assign_57_reg_33172[3]),
        .I3(\xor_ln124_110_reg_33292[3]_i_2_n_0 ),
        .I4(\xor_ln124_108_reg_33282_reg[5] [1]),
        .I5(\xor_ln124_108_reg_33282_reg[5]_0 [1]),
        .O(\reg_2468_reg[4] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[3]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [3]),
        .I1(x_assign_52_reg_33134[3]),
        .I2(\xor_ln124_110_reg_33292_reg[3] [2]),
        .I3(\xor_ln124_110_reg_33292_reg[3]_0 [2]),
        .I4(or_ln134_49_fu_9093_p3[2]),
        .I5(or_ln134_50_fu_9099_p3[3]),
        .O(\xor_ln124_110_reg_33292[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[4]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_1 [4]),
        .I1(q3_reg_14[4]),
        .I2(or_ln134_37_fu_8917_p3[4]),
        .I3(\xor_ln124_110_reg_33292[4]_i_2_n_0 ),
        .I4(\xor_ln124_108_reg_33282_reg[5] [2]),
        .I5(\xor_ln124_108_reg_33282_reg[5]_0 [2]),
        .O(\reg_2468_reg[4] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33292[4]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [4]),
        .I1(x_assign_52_reg_33134[4]),
        .I2(or_ln134_48_fu_9087_p3[5]),
        .I3(or_ln134_50_fu_9099_p3[5]),
        .I4(or_ln134_49_fu_9093_p3[3]),
        .I5(or_ln134_50_fu_9099_p3[4]),
        .O(\xor_ln124_110_reg_33292[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1219_reg_36669[0]_i_1 
       (.I0(DOBDO[4]),
        .I1(\xor_ln124_1219_reg_36669_reg[4] [7]),
        .O(q4_reg_13[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1219_reg_36669[1]_i_1 
       (.I0(DOBDO[0]),
        .I1(\xor_ln124_1219_reg_36669_reg[4] [0]),
        .O(q4_reg_13[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_1219_reg_36669[2]_i_1 
       (.I0(q1_reg[1]),
        .I1(DOBDO[4]),
        .I2(\xor_ln124_1219_reg_36669_reg[4] [1]),
        .I3(\xor_ln124_1219_reg_36669_reg[4] [7]),
        .O(q4_reg_13[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_1219_reg_36669[3]_i_1 
       (.I0(q1_reg[2]),
        .I1(DOBDO[4]),
        .I2(\xor_ln124_1219_reg_36669_reg[4] [2]),
        .I3(\xor_ln124_1219_reg_36669_reg[4] [7]),
        .O(q4_reg_13[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_1219_reg_36669[4]_i_1 
       (.I0(q1_reg[3]),
        .I1(DOBDO[4]),
        .I2(\xor_ln124_1219_reg_36669_reg[4] [3]),
        .I3(\xor_ln124_1219_reg_36669_reg[4] [7]),
        .O(q4_reg_13[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1219_reg_36669[5]_i_1 
       (.I0(DOBDO[1]),
        .I1(\xor_ln124_1219_reg_36669_reg[4] [4]),
        .O(q4_reg_13[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1219_reg_36669[6]_i_1 
       (.I0(DOBDO[2]),
        .I1(\xor_ln124_1219_reg_36669_reg[4] [5]),
        .O(q4_reg_13[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1219_reg_36669[7]_i_1 
       (.I0(DOBDO[3]),
        .I1(\xor_ln124_1219_reg_36669_reg[4] [6]),
        .O(q4_reg_13[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[0]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_1 [0]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .I2(x_assign_67_reg_33344[6]),
        .I3(\xor_ln124_124_reg_33470[0]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_33470_reg[7]_0 [0]),
        .I5(x_assign_64_reg_33322[6]),
        .O(\xor_ln124_60_reg_32760_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[0]_i_2 
       (.I0(x_assign_67_reg_33344[0]),
        .I1(q5_reg_i_27__0_0[0]),
        .I2(or_ln134_58_fu_10231_p3[1]),
        .I3(or_ln134_56_fu_10219_p3[1]),
        .I4(or_ln134_56_fu_10219_p3[0]),
        .I5(x_assign_85_reg_33392[4]),
        .O(\xor_ln124_124_reg_33470[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[1]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_1 [1]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .I2(x_assign_67_reg_33344[7]),
        .I3(\xor_ln124_124_reg_33470[1]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_33470_reg[7]_0 [1]),
        .I5(x_assign_64_reg_33322[7]),
        .O(\xor_ln124_60_reg_32760_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[1]_i_2 
       (.I0(x_assign_67_reg_33344[1]),
        .I1(q5_reg_i_27__0_0[1]),
        .I2(q0_reg_i_65__0_0[0]),
        .I3(q0_reg_i_189__0_0[0]),
        .I4(or_ln134_56_fu_10219_p3[1]),
        .I5(x_assign_85_reg_33392[0]),
        .O(\xor_ln124_124_reg_33470[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[2]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_1 [2]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [2]),
        .I2(\xor_ln124_124_reg_33470_reg[5] [0]),
        .I3(\xor_ln124_124_reg_33470[2]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_33470_reg[7]_0 [2]),
        .I5(\xor_ln124_124_reg_33470_reg[5]_0 [0]),
        .O(\xor_ln124_60_reg_32760_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[2]_i_2 
       (.I0(x_assign_67_reg_33344[2]),
        .I1(q5_reg_i_27__0_0[2]),
        .I2(q0_reg_i_65__0_0[1]),
        .I3(q0_reg_i_189__0_0[1]),
        .I4(or_ln134_56_fu_10219_p3[2]),
        .I5(q3_reg_i_36__0_0[0]),
        .O(\xor_ln124_124_reg_33470[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[5]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_1 [5]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [5]),
        .I2(\xor_ln124_124_reg_33470_reg[5] [3]),
        .I3(\xor_ln124_124_reg_33470[5]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_33470_reg[7]_0 [5]),
        .I5(\xor_ln124_124_reg_33470_reg[5]_0 [3]),
        .O(\xor_ln124_60_reg_32760_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[5]_i_2 
       (.I0(x_assign_67_reg_33344[5]),
        .I1(or_ln134_46_fu_10055_p3[7]),
        .I2(or_ln134_58_fu_10231_p3[6]),
        .I3(or_ln134_56_fu_10219_p3[6]),
        .I4(or_ln134_56_fu_10219_p3[5]),
        .I5(x_assign_85_reg_33392[1]),
        .O(\xor_ln124_124_reg_33470[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[7]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_1 [7]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .I2(x_assign_67_reg_33344[5]),
        .I3(\xor_ln124_124_reg_33470[7]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_33470_reg[7]_0 [7]),
        .I5(x_assign_64_reg_33322[5]),
        .O(\xor_ln124_60_reg_32760_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33470[7]_i_2 
       (.I0(x_assign_67_reg_33344[7]),
        .I1(or_ln134_46_fu_10055_p3[1]),
        .I2(or_ln134_58_fu_10231_p3[0]),
        .I3(or_ln134_56_fu_10219_p3[0]),
        .I4(or_ln134_56_fu_10219_p3[7]),
        .I5(x_assign_85_reg_33392[3]),
        .O(\xor_ln124_124_reg_33470[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[0]_i_1 
       (.I0(\xor_ln124_126_reg_33480_reg[7]_0 [0]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_1 [0]),
        .I2(x_assign_64_reg_33322[0]),
        .I3(\xor_ln124_126_reg_33480[0]_i_2_n_0 ),
        .I4(x_assign_64_reg_33322[6]),
        .I5(x_assign_67_reg_33344[6]),
        .O(\reg_2459_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[0]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [0]),
        .I1(x_assign_69_reg_33360[0]),
        .I2(or_ln134_58_fu_10231_p3[1]),
        .I3(or_ln134_56_fu_10219_p3[1]),
        .I4(x_assign_87_reg_33424),
        .I5(or_ln134_58_fu_10231_p3[0]),
        .O(\xor_ln124_126_reg_33480[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[6]_i_1 
       (.I0(\xor_ln124_126_reg_33480_reg[7]_0 [6]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_1 [6]),
        .I2(x_assign_64_reg_33322[6]),
        .I3(\xor_ln124_126_reg_33480[6]_i_2_n_0 ),
        .I4(x_assign_64_reg_33322[4]),
        .I5(x_assign_67_reg_33344[4]),
        .O(\reg_2459_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[6]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [6]),
        .I1(x_assign_69_reg_33360[4]),
        .I2(or_ln134_58_fu_10231_p3[7]),
        .I3(or_ln134_56_fu_10219_p3[7]),
        .I4(or_ln134_57_fu_10225_p3[5]),
        .I5(or_ln134_58_fu_10231_p3[6]),
        .O(\xor_ln124_126_reg_33480[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[7]_i_1 
       (.I0(\xor_ln124_126_reg_33480_reg[7]_0 [7]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_1 [7]),
        .I2(x_assign_64_reg_33322[7]),
        .I3(\xor_ln124_126_reg_33480[7]_i_2_n_0 ),
        .I4(x_assign_64_reg_33322[5]),
        .I5(x_assign_67_reg_33344[5]),
        .O(\reg_2459_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33480[7]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [7]),
        .I1(x_assign_69_reg_33360[5]),
        .I2(or_ln134_58_fu_10231_p3[0]),
        .I3(or_ln134_56_fu_10219_p3[0]),
        .I4(or_ln134_57_fu_10225_p3[6]),
        .I5(or_ln134_58_fu_10231_p3[7]),
        .O(\xor_ln124_126_reg_33480[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[4]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_1 [4]),
        .I1(\xor_ln124_140_reg_33658_reg[7] [4]),
        .I2(\x_74_reg_33668_reg[5] [2]),
        .I3(\xor_ln124_140_reg_33658[4]_i_2_n_0 ),
        .I4(or_ln134_54_fu_11187_p3[6]),
        .I5(x_assign_79_reg_33532[4]),
        .O(\reg_2405_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[4]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [4]),
        .I1(\x_74_reg_33668_reg[5]_0 [2]),
        .I2(or_ln134_66_fu_11363_p3[5]),
        .I3(or_ln134_64_fu_11351_p3[5]),
        .I4(\xor_ln124_140_reg_33658_reg[4] [2]),
        .I5(or_ln134_64_fu_11351_p3[4]),
        .O(\xor_ln124_140_reg_33658[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[6]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_1 [6]),
        .I1(\xor_ln124_140_reg_33658_reg[7] [6]),
        .I2(x_assign_79_reg_33532[4]),
        .I3(\xor_ln124_140_reg_33658[6]_i_2_n_0 ),
        .I4(or_ln134_54_fu_11187_p3[0]),
        .I5(x_assign_79_reg_33532[6]),
        .O(\reg_2405_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[6]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .I1(x_assign_76_reg_33510[4]),
        .I2(or_ln134_66_fu_11363_p3[7]),
        .I3(or_ln134_64_fu_11351_p3[7]),
        .I4(x_assign_97_reg_33580[2]),
        .I5(or_ln134_64_fu_11351_p3[6]),
        .O(\xor_ln124_140_reg_33658[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[7]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_1 [7]),
        .I1(\xor_ln124_140_reg_33658_reg[7] [7]),
        .I2(x_assign_79_reg_33532[5]),
        .I3(\xor_ln124_140_reg_33658[7]_i_2_n_0 ),
        .I4(or_ln134_54_fu_11187_p3[1]),
        .I5(x_assign_79_reg_33532[7]),
        .O(\reg_2405_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33658[7]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .I1(x_assign_76_reg_33510[5]),
        .I2(or_ln134_66_fu_11363_p3[0]),
        .I3(or_ln134_64_fu_11351_p3[0]),
        .I4(x_assign_97_reg_33580[3]),
        .I5(or_ln134_64_fu_11351_p3[7]),
        .O(\xor_ln124_140_reg_33658[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[0]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_0 [0]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I2(or_ln134_60_fu_12301_p3[0]),
        .I3(\xor_ln124_155_reg_33846[0]_i_2_n_0 ),
        .I4(\xor_ln124_155_reg_33846_reg[7] [0]),
        .I5(x_assign_88_reg_33698[4]),
        .O(\reg_2392_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[0]_i_2 
       (.I0(q4_reg_i_70__0_1[0]),
        .I1(x_assign_90_reg_33714[0]),
        .I2(or_ln134_71_fu_12471_p3[0]),
        .I3(x_assign_110_reg_33784[7]),
        .I4(or_ln134_74_fu_12489_p3[0]),
        .I5(x_assign_110_reg_33784[0]),
        .O(\xor_ln124_155_reg_33846[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[2]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_0 [2]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I2(or_ln134_60_fu_12301_p3[2]),
        .I3(\xor_ln124_155_reg_33846[2]_i_2_n_0 ),
        .I4(\xor_ln124_155_reg_33846_reg[7] [2]),
        .I5(or_ln134_59_fu_12295_p3[0]),
        .O(\reg_2392_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[2]_i_2 
       (.I0(q4_reg_i_70__0_1[2]),
        .I1(x_assign_90_reg_33714[2]),
        .I2(or_ln134_71_fu_12471_p3[2]),
        .I3(\xor_ln124_155_reg_33846_reg[4] [0]),
        .I4(x_assign_108_reg_33762[1]),
        .I5(x_assign_110_reg_33784[2]),
        .O(\xor_ln124_155_reg_33846[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[4]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_0 [4]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I2(or_ln134_60_fu_12301_p3[4]),
        .I3(\xor_ln124_155_reg_33846[4]_i_2_n_0 ),
        .I4(\xor_ln124_155_reg_33846_reg[7] [4]),
        .I5(or_ln134_59_fu_12295_p3[2]),
        .O(\reg_2392_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[4]_i_2 
       (.I0(or_ln134_60_fu_12301_p3[6]),
        .I1(x_assign_90_reg_33714[4]),
        .I2(or_ln134_71_fu_12471_p3[4]),
        .I3(\xor_ln124_155_reg_33846_reg[4] [2]),
        .I4(or_ln134_74_fu_12489_p3[4]),
        .I5(x_assign_110_reg_33784[4]),
        .O(\xor_ln124_155_reg_33846[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[5]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_0 [5]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I2(or_ln134_60_fu_12301_p3[5]),
        .I3(\xor_ln124_155_reg_33846[5]_i_2_n_0 ),
        .I4(\xor_ln124_155_reg_33846_reg[7] [5]),
        .I5(or_ln134_59_fu_12295_p3[3]),
        .O(\reg_2392_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[5]_i_2 
       (.I0(or_ln134_60_fu_12301_p3[7]),
        .I1(x_assign_90_reg_33714[5]),
        .I2(or_ln134_71_fu_12471_p3[5]),
        .I3(x_assign_110_reg_33784[4]),
        .I4(or_ln134_74_fu_12489_p3[5]),
        .I5(x_assign_110_reg_33784[5]),
        .O(\xor_ln124_155_reg_33846[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[7]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_0 [7]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I2(or_ln134_60_fu_12301_p3[7]),
        .I3(\xor_ln124_155_reg_33846[7]_i_2_n_0 ),
        .I4(\xor_ln124_155_reg_33846_reg[7] [7]),
        .I5(or_ln134_59_fu_12295_p3[5]),
        .O(\reg_2392_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_33846[7]_i_2 
       (.I0(or_ln134_60_fu_12301_p3[1]),
        .I1(x_assign_90_reg_33714[7]),
        .I2(or_ln134_71_fu_12471_p3[7]),
        .I3(x_assign_110_reg_33784[6]),
        .I4(x_assign_108_reg_33762[3]),
        .I5(x_assign_110_reg_33784[7]),
        .O(\xor_ln124_155_reg_33846[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[2]_i_1 
       (.I0(\xor_ln124_157_reg_33856_reg[7] [2]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I2(or_ln134_60_fu_12301_p3[2]),
        .I3(\xor_ln124_157_reg_33856[2]_i_2_n_0 ),
        .I4(\xor_ln124_62_reg_32765_reg[7]_1 [2]),
        .I5(or_ln134_59_fu_12295_p3[0]),
        .O(\xor_ln124_94_reg_33104_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[2]_i_2 
       (.I0(x_assign_93_reg_33736[2]),
        .I1(x_assign_88_reg_33698[2]),
        .I2(or_ln134_74_fu_12489_p3[1]),
        .I3(or_ln134_73_fu_12483_p3[2]),
        .I4(x_assign_108_reg_33762[1]),
        .I5(x_assign_110_reg_33784[2]),
        .O(\xor_ln124_157_reg_33856[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[4]_i_1 
       (.I0(\xor_ln124_157_reg_33856_reg[7] [4]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I2(or_ln134_60_fu_12301_p3[4]),
        .I3(\xor_ln124_157_reg_33856[4]_i_2_n_0 ),
        .I4(\xor_ln124_62_reg_32765_reg[7]_1 [4]),
        .I5(or_ln134_59_fu_12295_p3[2]),
        .O(\xor_ln124_94_reg_33104_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[4]_i_2 
       (.I0(x_assign_93_reg_33736[4]),
        .I1(or_ln134_59_fu_12295_p3[4]),
        .I2(or_ln134_74_fu_12489_p3[3]),
        .I3(or_ln134_73_fu_12483_p3[4]),
        .I4(or_ln134_74_fu_12489_p3[4]),
        .I5(x_assign_110_reg_33784[4]),
        .O(\xor_ln124_157_reg_33856[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[6]_i_1 
       (.I0(\xor_ln124_157_reg_33856_reg[7] [6]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I2(or_ln134_60_fu_12301_p3[6]),
        .I3(\xor_ln124_157_reg_33856[6]_i_2_n_0 ),
        .I4(\xor_ln124_62_reg_32765_reg[7]_1 [6]),
        .I5(or_ln134_59_fu_12295_p3[4]),
        .O(\xor_ln124_94_reg_33104_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[6]_i_2 
       (.I0(x_assign_93_reg_33736[6]),
        .I1(x_assign_88_reg_33698[4]),
        .I2(or_ln134_74_fu_12489_p3[5]),
        .I3(or_ln134_73_fu_12483_p3[6]),
        .I4(or_ln134_74_fu_12489_p3[6]),
        .I5(x_assign_110_reg_33784[6]),
        .O(\xor_ln124_157_reg_33856[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[7]_i_1 
       (.I0(\xor_ln124_157_reg_33856_reg[7] [7]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I2(or_ln134_60_fu_12301_p3[7]),
        .I3(\xor_ln124_157_reg_33856[7]_i_2_n_0 ),
        .I4(\xor_ln124_62_reg_32765_reg[7]_1 [7]),
        .I5(or_ln134_59_fu_12295_p3[5]),
        .O(\xor_ln124_94_reg_33104_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_33856[7]_i_2 
       (.I0(x_assign_93_reg_33736[7]),
        .I1(x_assign_88_reg_33698[5]),
        .I2(or_ln134_74_fu_12489_p3[6]),
        .I3(or_ln134_73_fu_12483_p3[7]),
        .I4(x_assign_108_reg_33762[3]),
        .I5(x_assign_110_reg_33784[7]),
        .O(\xor_ln124_157_reg_33856[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[1]_i_1 
       (.I0(\xor_ln124_171_reg_34034_reg[7] [1]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I2(q0_reg_i_122__0_0[1]),
        .I3(\xor_ln124_171_reg_34034[1]_i_2_n_0 ),
        .I4(\xor_ln124_62_reg_32765_reg[7]_1 [1]),
        .I5(x_assign_103_reg_33908[1]),
        .O(\xor_ln124_108_reg_33282_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[1]_i_2 
       (.I0(x_assign_100_reg_33886[7]),
        .I1(x_assign_103_reg_33908[5]),
        .I2(x_assign_122_reg_33972[0]),
        .I3(q0_reg_i_122__0_1[0]),
        .I4(or_ln134_80_fu_13609_p3[0]),
        .I5(x_assign_121_reg_33956[0]),
        .O(\xor_ln124_171_reg_34034[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[4]_i_1 
       (.I0(\xor_ln124_171_reg_34034_reg[7] [4]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I2(or_ln134_70_fu_13445_p3[6]),
        .I3(\xor_ln124_171_reg_34034[4]_i_2_n_0 ),
        .I4(\xor_ln124_62_reg_32765_reg[7]_1 [4]),
        .I5(or_ln134_68_fu_13433_p3[4]),
        .O(\xor_ln124_108_reg_33282_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[4]_i_2 
       (.I0(q0_reg_i_26__0_0[2]),
        .I1(or_ln134_68_fu_13433_p3[2]),
        .I2(or_ln134_80_fu_13609_p3[4]),
        .I3(or_ln134_82_fu_13621_p3[2]),
        .I4(or_ln134_80_fu_13609_p3[3]),
        .I5(\xor_ln124_171_reg_34034_reg[4]_0 [2]),
        .O(\xor_ln124_171_reg_34034[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[7]_i_1 
       (.I0(\xor_ln124_171_reg_34034_reg[7] [7]),
        .I1(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I2(or_ln134_70_fu_13445_p3[1]),
        .I3(\xor_ln124_171_reg_34034[7]_i_2_n_0 ),
        .I4(\xor_ln124_62_reg_32765_reg[7]_1 [7]),
        .I5(x_assign_103_reg_33908[5]),
        .O(\xor_ln124_108_reg_33282_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34034[7]_i_2 
       (.I0(x_assign_100_reg_33886[5]),
        .I1(or_ln134_68_fu_13433_p3[5]),
        .I2(x_assign_122_reg_33972[3]),
        .I3(or_ln134_82_fu_13621_p3[0]),
        .I4(or_ln134_80_fu_13609_p3[6]),
        .I5(x_assign_121_reg_33956[3]),
        .O(\xor_ln124_171_reg_34034[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[0]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[7] [0]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .I2(x_assign_112_reg_34070[4]),
        .I3(\xor_ln124_187_reg_34207[0]_i_2_n_0 ),
        .I4(\xor_ln124_317_reg_35385_reg[7]_0 [0]),
        .I5(or_ln134_76_fu_14488_p3[0]),
        .O(\xor_ln124_124_reg_33470_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[0]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[3]_0 [0]),
        .I1(q4_reg_i_70__0_0[0]),
        .I2(x_assign_134_reg_34145[0]),
        .I3(or_ln134_90_fu_14754_p3[0]),
        .I4(q3_reg_1[6]),
        .I5(x_assign_134_reg_34145[7]),
        .O(\xor_ln124_187_reg_34207[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[1]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[7] [1]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .I2(x_assign_112_reg_34070[5]),
        .I3(\xor_ln124_187_reg_34207[1]_i_2_n_0 ),
        .I4(\xor_ln124_317_reg_35385_reg[7]_0 [1]),
        .I5(or_ln134_76_fu_14488_p3[1]),
        .O(\xor_ln124_124_reg_33470_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[1]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[3]_0 [1]),
        .I1(q4_reg_i_70__0_0[1]),
        .I2(x_assign_134_reg_34145[1]),
        .I3(x_assign_132_reg_34139[0]),
        .I4(q3_reg_1[7]),
        .I5(x_assign_134_reg_34145[0]),
        .O(\xor_ln124_187_reg_34207[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[2]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[2] ),
        .I1(\xor_ln124_188_reg_34213_reg[4] [0]),
        .I2(q3_reg_1[0]),
        .I3(\xor_ln124_187_reg_34207_reg[2]_0 ),
        .I4(\xor_ln124_188_reg_34213_reg[3]_0 [2]),
        .I5(q3_reg_1[6]),
        .O(\xor_ln124_124_reg_33470_reg[7] [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_187_reg_34207[3]_i_1 
       (.I0(xor_ln124_163_fu_14527_p2),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [3]),
        .I2(\xor_ln124_187_reg_34207[3]_i_3_n_0 ),
        .O(\xor_ln124_124_reg_33470_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[3]_i_3 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[6]),
        .I2(x_assign_134_reg_34145[3]),
        .I3(x_assign_132_reg_34139[2]),
        .I4(q3_reg_1[1]),
        .I5(\xor_ln124_188_reg_34213_reg[4] [1]),
        .O(\xor_ln124_187_reg_34207[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_187_reg_34207[4]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[4] ),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [4]),
        .I2(\xor_ln124_187_reg_34207[4]_i_3_n_0 ),
        .O(\xor_ln124_124_reg_33470_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[4]_i_3 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[6]),
        .I2(x_assign_134_reg_34145[4]),
        .I3(or_ln134_90_fu_14754_p3[4]),
        .I4(q3_reg_1[2]),
        .I5(\xor_ln124_188_reg_34213_reg[4] [2]),
        .O(\xor_ln124_187_reg_34207[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[5]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[5] ),
        .I1(x_assign_134_reg_34145[4]),
        .I2(q3_reg_1[3]),
        .I3(\xor_ln124_187_reg_34207_reg[5]_0 ),
        .I4(or_ln134_78_fu_14500_p3[7]),
        .I5(q3_reg_1[7]),
        .O(\xor_ln124_124_reg_33470_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[6]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[7] [2]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .I2(or_ln134_75_fu_14482_p3[4]),
        .I3(\xor_ln124_187_reg_34207[6]_i_2_n_0 ),
        .I4(\xor_ln124_317_reg_35385_reg[7]_0 [6]),
        .I5(or_ln134_76_fu_14488_p3[6]),
        .O(\xor_ln124_124_reg_33470_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[6]_i_2 
       (.I0(or_ln134_78_fu_14500_p3[0]),
        .I1(or_ln134_76_fu_14488_p3[0]),
        .I2(x_assign_134_reg_34145[6]),
        .I3(or_ln134_90_fu_14754_p3[6]),
        .I4(q3_reg_1[4]),
        .I5(x_assign_134_reg_34145[5]),
        .O(\xor_ln124_187_reg_34207[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[7]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[7] [3]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .I2(or_ln134_75_fu_14482_p3[5]),
        .I3(\xor_ln124_187_reg_34207[7]_i_2_n_0 ),
        .I4(\xor_ln124_317_reg_35385_reg[7]_0 [7]),
        .I5(or_ln134_76_fu_14488_p3[7]),
        .O(\xor_ln124_124_reg_33470_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[7]_i_2 
       (.I0(or_ln134_78_fu_14500_p3[1]),
        .I1(or_ln134_76_fu_14488_p3[1]),
        .I2(x_assign_134_reg_34145[7]),
        .I3(x_assign_132_reg_34139[3]),
        .I4(q3_reg_1[5]),
        .I5(x_assign_134_reg_34145[6]),
        .O(\xor_ln124_187_reg_34207[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[0]_i_1 
       (.I0(\xor_ln124_188_reg_34213_reg[7] [0]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [0]),
        .I2(x_assign_117_reg_34108[6]),
        .I3(\xor_ln124_188_reg_34213[0]_i_2_n_0 ),
        .I4(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I5(or_ln134_78_fu_14500_p3[0]),
        .O(\xor_ln124_125_reg_33475_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[0]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[3]_0 [0]),
        .I1(q4_reg_i_70__0_0[0]),
        .I2(q3_reg_1[7]),
        .I3(or_ln134_89_fu_14748_p3[1]),
        .I4(q3_reg_1[6]),
        .I5(x_assign_134_reg_34145[7]),
        .O(\xor_ln124_188_reg_34213[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[1]_i_1 
       (.I0(\xor_ln124_188_reg_34213_reg[7] [1]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [1]),
        .I2(x_assign_117_reg_34108[7]),
        .I3(\xor_ln124_188_reg_34213[1]_i_2_n_0 ),
        .I4(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I5(or_ln134_78_fu_14500_p3[1]),
        .O(\xor_ln124_125_reg_33475_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[1]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[3]_0 [1]),
        .I1(q4_reg_i_70__0_0[1]),
        .I2(q3_reg_1[0]),
        .I3(\xor_ln124_190_reg_34225_reg[3] [0]),
        .I4(q3_reg_1[7]),
        .I5(x_assign_134_reg_34145[0]),
        .O(\xor_ln124_188_reg_34213[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_188_reg_34213[2]_i_1 
       (.I0(\xor_ln124_188_reg_34213[2]_i_2_n_0 ),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [2]),
        .I2(\xor_ln124_188_reg_34213[2]_i_3_n_0 ),
        .O(\xor_ln124_125_reg_33475_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[2]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [2]),
        .I1(\xor_ln124_188_reg_34213_reg[7] [2]),
        .I2(q4_reg_i_70__0_0[2]),
        .I3(\xor_ln124_188_reg_34213_reg[3]_0 [2]),
        .I4(or_ln134_78_fu_14500_p3[2]),
        .I5(\xor_ln124_190_reg_34225_reg[5] [0]),
        .O(\xor_ln124_188_reg_34213[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[2]_i_3 
       (.I0(q3_reg_1[0]),
        .I1(q3_reg_1[6]),
        .I2(q3_reg_1[1]),
        .I3(\xor_ln124_190_reg_34225_reg[3] [1]),
        .I4(\xor_ln124_188_reg_34213_reg[4] [0]),
        .I5(q3_reg_1[7]),
        .O(\xor_ln124_188_reg_34213[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[3]_i_1 
       (.I0(\xor_ln124_188_reg_34213_reg[3] ),
        .I1(\xor_ln124_188_reg_34213_reg[4] [1]),
        .I2(q3_reg_1[1]),
        .I3(\xor_ln124_190_reg_34225[3]_i_3_n_0 ),
        .I4(\xor_ln124_188_reg_34213_reg[3]_0 [3]),
        .I5(q3_reg_1[6]),
        .O(\xor_ln124_125_reg_33475_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[4]_i_1 
       (.I0(\xor_ln124_188_reg_34213_reg[4]_0 ),
        .I1(\xor_ln124_188_reg_34213_reg[4] [2]),
        .I2(q3_reg_1[2]),
        .I3(\xor_ln124_190_reg_34225[4]_i_3_n_0 ),
        .I4(or_ln134_78_fu_14500_p3[6]),
        .I5(q3_reg_1[6]),
        .O(\xor_ln124_125_reg_33475_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[5]_i_1 
       (.I0(\xor_ln124_188_reg_34213_reg[5] ),
        .I1(x_assign_134_reg_34145[4]),
        .I2(q3_reg_1[3]),
        .I3(\xor_ln124_188_reg_34213[5]_i_3_n_0 ),
        .I4(or_ln134_78_fu_14500_p3[7]),
        .I5(q3_reg_1[7]),
        .O(\xor_ln124_125_reg_33475_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_188_reg_34213[5]_i_3 
       (.I0(q3_reg_1[4]),
        .I1(or_ln134_89_fu_14748_p3[6]),
        .O(\xor_ln124_188_reg_34213[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[6]_i_1 
       (.I0(\xor_ln124_188_reg_34213_reg[7] [6]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [6]),
        .I2(x_assign_117_reg_34108[4]),
        .I3(\xor_ln124_188_reg_34213[6]_i_2_n_0 ),
        .I4(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I5(or_ln134_78_fu_14500_p3[6]),
        .O(\xor_ln124_125_reg_33475_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[6]_i_2 
       (.I0(or_ln134_78_fu_14500_p3[0]),
        .I1(or_ln134_76_fu_14488_p3[0]),
        .I2(q3_reg_1[5]),
        .I3(or_ln134_89_fu_14748_p3[7]),
        .I4(q3_reg_1[4]),
        .I5(x_assign_134_reg_34145[5]),
        .O(\xor_ln124_188_reg_34213[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[7]_i_1 
       (.I0(\xor_ln124_188_reg_34213_reg[7] [7]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [7]),
        .I2(x_assign_117_reg_34108[5]),
        .I3(\xor_ln124_188_reg_34213[7]_i_2_n_0 ),
        .I4(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I5(or_ln134_78_fu_14500_p3[7]),
        .O(\xor_ln124_125_reg_33475_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34213[7]_i_2 
       (.I0(or_ln134_78_fu_14500_p3[1]),
        .I1(or_ln134_76_fu_14488_p3[1]),
        .I2(q3_reg_1[6]),
        .I3(or_ln134_89_fu_14748_p3[0]),
        .I4(q3_reg_1[5]),
        .I5(x_assign_134_reg_34145[6]),
        .O(\xor_ln124_188_reg_34213[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[0]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7] [0]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [0]),
        .I2(x_assign_117_reg_34108[0]),
        .I3(\xor_ln124_189_reg_34219[0]_i_2_n_0 ),
        .I4(or_ln134_76_fu_14488_p3[0]),
        .I5(x_assign_112_reg_34070[4]),
        .O(\xor_ln124_126_reg_33480_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[0]_i_2 
       (.I0(q3_reg_1[0]),
        .I1(x_assign_112_reg_34070[0]),
        .I2(x_assign_134_reg_34145[0]),
        .I3(or_ln134_90_fu_14754_p3[0]),
        .I4(or_ln134_89_fu_14748_p3[0]),
        .I5(x_assign_132_reg_34139[3]),
        .O(\xor_ln124_189_reg_34219[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[1]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7] [1]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [1]),
        .I2(x_assign_117_reg_34108[1]),
        .I3(\xor_ln124_189_reg_34219[1]_i_2_n_0 ),
        .I4(or_ln134_76_fu_14488_p3[1]),
        .I5(x_assign_112_reg_34070[5]),
        .O(\xor_ln124_126_reg_33480_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[1]_i_2 
       (.I0(q3_reg_1[1]),
        .I1(x_assign_112_reg_34070[1]),
        .I2(x_assign_134_reg_34145[1]),
        .I3(x_assign_132_reg_34139[0]),
        .I4(or_ln134_89_fu_14748_p3[1]),
        .I5(or_ln134_90_fu_14754_p3[0]),
        .O(\xor_ln124_189_reg_34219[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[2]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7] [2]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [2]),
        .I2(x_assign_117_reg_34108[2]),
        .I3(\xor_ln124_189_reg_34219[2]_i_2_n_0 ),
        .I4(or_ln134_76_fu_14488_p3[2]),
        .I5(or_ln134_75_fu_14482_p3[0]),
        .O(\xor_ln124_126_reg_33480_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[2]_i_2 
       (.I0(q3_reg_1[2]),
        .I1(x_assign_112_reg_34070[2]),
        .I2(x_assign_134_reg_34145[2]),
        .I3(x_assign_132_reg_34139[1]),
        .I4(or_ln134_89_fu_14748_p3[2]),
        .I5(or_ln134_90_fu_14754_p3[1]),
        .O(\xor_ln124_189_reg_34219[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[3]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7] [3]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [3]),
        .I2(x_assign_117_reg_34108[3]),
        .I3(\xor_ln124_189_reg_34219[3]_i_2_n_0 ),
        .I4(or_ln134_76_fu_14488_p3[3]),
        .I5(or_ln134_75_fu_14482_p3[1]),
        .O(\xor_ln124_126_reg_33480_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[3]_i_2 
       (.I0(q3_reg_1[3]),
        .I1(x_assign_112_reg_34070[3]),
        .I2(x_assign_134_reg_34145[3]),
        .I3(x_assign_132_reg_34139[2]),
        .I4(or_ln134_89_fu_14748_p3[3]),
        .I5(or_ln134_90_fu_14754_p3[2]),
        .O(\xor_ln124_189_reg_34219[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[4]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7] [4]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [4]),
        .I2(x_assign_117_reg_34108[4]),
        .I3(\xor_ln124_189_reg_34219[4]_i_2_n_0 ),
        .I4(or_ln134_76_fu_14488_p3[4]),
        .I5(or_ln134_75_fu_14482_p3[2]),
        .O(\xor_ln124_126_reg_33480_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[4]_i_2 
       (.I0(q3_reg_1[4]),
        .I1(or_ln134_75_fu_14482_p3[4]),
        .I2(x_assign_134_reg_34145[4]),
        .I3(or_ln134_90_fu_14754_p3[4]),
        .I4(or_ln134_89_fu_14748_p3[4]),
        .I5(or_ln134_90_fu_14754_p3[3]),
        .O(\xor_ln124_189_reg_34219[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[5]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7] [5]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [5]),
        .I2(x_assign_117_reg_34108[5]),
        .I3(\xor_ln124_189_reg_34219[5]_i_2_n_0 ),
        .I4(or_ln134_76_fu_14488_p3[5]),
        .I5(or_ln134_75_fu_14482_p3[3]),
        .O(\xor_ln124_126_reg_33480_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[5]_i_2 
       (.I0(q3_reg_1[5]),
        .I1(or_ln134_75_fu_14482_p3[5]),
        .I2(x_assign_134_reg_34145[5]),
        .I3(or_ln134_90_fu_14754_p3[5]),
        .I4(or_ln134_89_fu_14748_p3[5]),
        .I5(or_ln134_90_fu_14754_p3[4]),
        .O(\xor_ln124_189_reg_34219[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[6]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7] [6]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [6]),
        .I2(x_assign_117_reg_34108[6]),
        .I3(\xor_ln124_189_reg_34219[6]_i_2_n_0 ),
        .I4(or_ln134_76_fu_14488_p3[6]),
        .I5(or_ln134_75_fu_14482_p3[4]),
        .O(\xor_ln124_126_reg_33480_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[6]_i_2 
       (.I0(q3_reg_1[6]),
        .I1(x_assign_112_reg_34070[4]),
        .I2(x_assign_134_reg_34145[6]),
        .I3(or_ln134_90_fu_14754_p3[6]),
        .I4(or_ln134_89_fu_14748_p3[6]),
        .I5(or_ln134_90_fu_14754_p3[5]),
        .O(\xor_ln124_189_reg_34219[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[7]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7] [7]),
        .I1(\xor_ln124_189_reg_34219_reg[7]_0 [7]),
        .I2(x_assign_117_reg_34108[7]),
        .I3(\xor_ln124_189_reg_34219[7]_i_2_n_0 ),
        .I4(or_ln134_76_fu_14488_p3[7]),
        .I5(or_ln134_75_fu_14482_p3[5]),
        .O(\xor_ln124_126_reg_33480_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34219[7]_i_2 
       (.I0(q3_reg_1[7]),
        .I1(x_assign_112_reg_34070[5]),
        .I2(x_assign_134_reg_34145[7]),
        .I3(x_assign_132_reg_34139[3]),
        .I4(or_ln134_89_fu_14748_p3[7]),
        .I5(or_ln134_90_fu_14754_p3[6]),
        .O(\xor_ln124_189_reg_34219[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[0]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_0 [0]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [0]),
        .I2(x_assign_117_reg_34108[6]),
        .I3(\xor_ln124_190_reg_34225[0]_i_2_n_0 ),
        .I4(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I5(or_ln134_78_fu_14500_p3[0]),
        .O(\xor_ln124_127_reg_33485_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[0]_i_2 
       (.I0(x_assign_112_reg_34070[0]),
        .I1(x_assign_117_reg_34108[0]),
        .I2(q3_reg_1[7]),
        .I3(or_ln134_89_fu_14748_p3[1]),
        .I4(or_ln134_89_fu_14748_p3[0]),
        .I5(x_assign_132_reg_34139[3]),
        .O(\xor_ln124_190_reg_34225[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[1]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_0 [1]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [1]),
        .I2(x_assign_117_reg_34108[7]),
        .I3(\xor_ln124_190_reg_34225[1]_i_2_n_0 ),
        .I4(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I5(or_ln134_78_fu_14500_p3[1]),
        .O(\xor_ln124_127_reg_33485_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[1]_i_2 
       (.I0(x_assign_112_reg_34070[1]),
        .I1(x_assign_117_reg_34108[1]),
        .I2(q3_reg_1[0]),
        .I3(\xor_ln124_190_reg_34225_reg[3] [0]),
        .I4(or_ln134_89_fu_14748_p3[1]),
        .I5(or_ln134_90_fu_14754_p3[0]),
        .O(\xor_ln124_190_reg_34225[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[2]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[2] ),
        .I1(q3_reg_1[7]),
        .I2(or_ln134_90_fu_14754_p3[1]),
        .I3(\xor_ln124_190_reg_34225[2]_i_3_n_0 ),
        .I4(x_assign_112_reg_34070[2]),
        .I5(or_ln134_89_fu_14748_p3[2]),
        .O(\xor_ln124_127_reg_33485_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_190_reg_34225[2]_i_3 
       (.I0(q3_reg_1[1]),
        .I1(\xor_ln124_190_reg_34225_reg[3] [1]),
        .O(\xor_ln124_190_reg_34225[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[3]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[3]_0 ),
        .I1(q3_reg_1[7]),
        .I2(or_ln134_90_fu_14754_p3[2]),
        .I3(\xor_ln124_190_reg_34225[3]_i_3_n_0 ),
        .I4(x_assign_112_reg_34070[3]),
        .I5(or_ln134_89_fu_14748_p3[3]),
        .O(\xor_ln124_127_reg_33485_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_190_reg_34225[3]_i_3 
       (.I0(q3_reg_1[2]),
        .I1(\xor_ln124_190_reg_34225_reg[3] [2]),
        .O(\xor_ln124_190_reg_34225[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[4]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[4] ),
        .I1(q3_reg_1[7]),
        .I2(or_ln134_90_fu_14754_p3[3]),
        .I3(\xor_ln124_190_reg_34225[4]_i_3_n_0 ),
        .I4(or_ln134_75_fu_14482_p3[4]),
        .I5(or_ln134_89_fu_14748_p3[4]),
        .O(\xor_ln124_127_reg_33485_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_190_reg_34225[4]_i_3 
       (.I0(q3_reg_1[3]),
        .I1(or_ln134_89_fu_14748_p3[5]),
        .O(\xor_ln124_190_reg_34225[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[5]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_0 [5]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [5]),
        .I2(\xor_ln124_190_reg_34225_reg[5] [3]),
        .I3(\xor_ln124_190_reg_34225[5]_i_2_n_0 ),
        .I4(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I5(or_ln134_78_fu_14500_p3[5]),
        .O(\xor_ln124_127_reg_33485_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[5]_i_2 
       (.I0(or_ln134_75_fu_14482_p3[5]),
        .I1(x_assign_117_reg_34108[5]),
        .I2(q3_reg_1[4]),
        .I3(or_ln134_89_fu_14748_p3[6]),
        .I4(or_ln134_89_fu_14748_p3[5]),
        .I5(or_ln134_90_fu_14754_p3[4]),
        .O(\xor_ln124_190_reg_34225[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[6]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_0 [6]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [6]),
        .I2(x_assign_117_reg_34108[4]),
        .I3(\xor_ln124_190_reg_34225[6]_i_2_n_0 ),
        .I4(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I5(or_ln134_78_fu_14500_p3[6]),
        .O(\xor_ln124_127_reg_33485_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[6]_i_2 
       (.I0(x_assign_112_reg_34070[4]),
        .I1(x_assign_117_reg_34108[6]),
        .I2(q3_reg_1[5]),
        .I3(or_ln134_89_fu_14748_p3[7]),
        .I4(or_ln134_89_fu_14748_p3[6]),
        .I5(or_ln134_90_fu_14754_p3[5]),
        .O(\xor_ln124_190_reg_34225[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[7]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_0 [7]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [7]),
        .I2(x_assign_117_reg_34108[5]),
        .I3(\xor_ln124_190_reg_34225[7]_i_2_n_0 ),
        .I4(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I5(or_ln134_78_fu_14500_p3[7]),
        .O(\xor_ln124_127_reg_33485_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34225[7]_i_2 
       (.I0(x_assign_112_reg_34070[5]),
        .I1(x_assign_117_reg_34108[7]),
        .I2(q3_reg_1[6]),
        .I3(or_ln134_89_fu_14748_p3[0]),
        .I4(or_ln134_89_fu_14748_p3[7]),
        .I5(or_ln134_90_fu_14754_p3[6]),
        .O(\xor_ln124_190_reg_34225[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[0]_i_2 
       (.I0(or_ln134_84_fu_15392_p3[0]),
        .I1(q4_reg_i_69_0[0]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I4(x_assign_124_reg_34231[4]),
        .I5(DOADO[6]),
        .O(\tmp_429_reg_34264_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[1]_i_2 
       (.I0(or_ln134_84_fu_15392_p3[1]),
        .I1(q4_reg_i_69_0[1]),
        .I2(q5_reg_0[1]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [0]),
        .I4(x_assign_124_reg_34231[5]),
        .I5(DOADO[7]),
        .O(\trunc_ln134_214_reg_34259_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[3]_i_3 
       (.I0(DOADO[1]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_47_reg_32628_reg[7] [2]),
        .I3(\xor_ln124_203_reg_34335_reg[4] [0]),
        .I4(q5_reg_0[3]),
        .I5(\xor_ln124_63_reg_32734_reg[7] [2]),
        .O(q4_reg_27));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[4]_i_3 
       (.I0(DOADO[2]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_47_reg_32628_reg[7] [3]),
        .I3(\xor_ln124_203_reg_34335_reg[4] [1]),
        .I4(q5_reg_0[4]),
        .I5(\xor_ln124_63_reg_32734_reg[7] [3]),
        .O(q4_reg_26));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[5]_i_3 
       (.I0(or_ln134_83_fu_15386_p3[0]),
        .I1(or_ln134_84_fu_15392_p3[4]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [4]),
        .I4(DOADO[7]),
        .I5(DOADO[3]),
        .O(\trunc_ln134_210_reg_34237_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[6]_i_2 
       (.I0(or_ln134_84_fu_15392_p3[5]),
        .I1(or_ln134_86_fu_15404_p3[0]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [5]),
        .I4(or_ln134_83_fu_15386_p3[1]),
        .I5(DOADO[4]),
        .O(\trunc_ln134_214_reg_34259_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[7]_i_2 
       (.I0(or_ln134_84_fu_15392_p3[6]),
        .I1(or_ln134_86_fu_15404_p3[1]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I4(or_ln134_83_fu_15386_p3[2]),
        .I5(DOADO[5]),
        .O(\trunc_ln134_214_reg_34259_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I2(\xor_ln124_204_reg_34341_reg[7] [0]),
        .I3(\xor_ln124_204_reg_34341[0]_i_2_n_0 ),
        .I4(DOADO[7]),
        .I5(\xor_ln124_220_reg_34469_reg[7] [0]),
        .O(q5_reg_12[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[0]_i_2 
       (.I0(q4_reg_i_69_0[0]),
        .I1(q4_reg_i_69_3[0]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [0]),
        .I4(or_ln134_86_fu_15404_p3[0]),
        .I5(x_assign_129_reg_34269[6]),
        .O(\xor_ln124_204_reg_34341[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(\xor_ln124_204_reg_34341_reg[7] [1]),
        .I3(\xor_ln124_204_reg_34341[1]_i_2_n_0 ),
        .I4(DOADO[0]),
        .I5(\xor_ln124_220_reg_34469_reg[7] [1]),
        .O(q5_reg_12[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[1]_i_2 
       (.I0(q4_reg_i_69_0[1]),
        .I1(q4_reg_i_69_3[1]),
        .I2(DOADO[7]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [1]),
        .I4(or_ln134_86_fu_15404_p3[1]),
        .I5(x_assign_129_reg_34269[7]),
        .O(\xor_ln124_204_reg_34341[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_204_reg_34341[2]_i_1 
       (.I0(\xor_ln124_204_reg_34341_reg[2] ),
        .I1(\xor_ln124_204_reg_34341[2]_i_3_n_0 ),
        .I2(or_ln134_86_fu_15404_p3[2]),
        .I3(q5_reg_0[7]),
        .I4(q4_reg_i_69_0[2]),
        .O(q5_reg_12[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[2]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_204_reg_34341_reg[5] [0]),
        .I2(q5_reg_0[1]),
        .I3(DOADO[7]),
        .I4(DOADO[0]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [2]),
        .O(\xor_ln124_204_reg_34341[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[3]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_204_reg_34341_reg[5] [1]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[2]),
        .I4(DOADO[1]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [3]),
        .O(q4_reg_25));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[4]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_204_reg_34341_reg[5] [2]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[3]),
        .I4(DOADO[2]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [4]),
        .O(q4_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_204_reg_34341[5]_i_1 
       (.I0(\xor_ln124_204_reg_34341[5]_i_2_n_0 ),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(\xor_ln124_204_reg_34341[5]_i_3_n_0 ),
        .O(q5_reg_12[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[5]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [3]),
        .I2(\xor_ln124_204_reg_34341_reg[7] [5]),
        .I3(or_ln134_84_fu_15392_p3[6]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_220_reg_34469_reg[7] [5]),
        .O(\xor_ln124_204_reg_34341[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[5]_i_3 
       (.I0(or_ln134_86_fu_15404_p3[5]),
        .I1(or_ln134_86_fu_15404_p3[7]),
        .I2(DOADO[3]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [5]),
        .I4(\xor_ln124_204_reg_34341_reg[5] [3]),
        .I5(DOADO[7]),
        .O(\xor_ln124_204_reg_34341[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [4]),
        .I2(\xor_ln124_204_reg_34341_reg[7] [6]),
        .I3(\xor_ln124_204_reg_34341[6]_i_2_n_0 ),
        .I4(DOADO[5]),
        .I5(\xor_ln124_220_reg_34469_reg[7] [6]),
        .O(q5_reg_12[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[6]_i_2 
       (.I0(or_ln134_86_fu_15404_p3[0]),
        .I1(or_ln134_84_fu_15392_p3[0]),
        .I2(DOADO[4]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [6]),
        .I4(or_ln134_86_fu_15404_p3[6]),
        .I5(x_assign_129_reg_34269[4]),
        .O(\xor_ln124_204_reg_34341[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [5]),
        .I2(\xor_ln124_204_reg_34341_reg[7] [7]),
        .I3(\xor_ln124_204_reg_34341[7]_i_2_n_0 ),
        .I4(DOADO[6]),
        .I5(\xor_ln124_220_reg_34469_reg[7] [7]),
        .O(q5_reg_12[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[7]_i_2 
       (.I0(or_ln134_86_fu_15404_p3[1]),
        .I1(or_ln134_84_fu_15392_p3[1]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [7]),
        .I4(or_ln134_86_fu_15404_p3[7]),
        .I5(x_assign_129_reg_34269[5]),
        .O(\xor_ln124_204_reg_34341[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [2]),
        .I2(x_assign_124_reg_34231[3]),
        .I3(or_ln134_84_fu_15392_p3[2]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(q5_reg_37));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [3]),
        .I2(or_ln134_83_fu_15386_p3[1]),
        .I3(or_ln134_84_fu_15392_p3[3]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[2]),
        .O(q5_reg_34));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34353[0]_i_1 
       (.I0(\xor_ln124_206_reg_34353_reg[0] ),
        .I1(or_ln134_86_fu_15404_p3[0]),
        .I2(\xor_ln124_286_reg_34998[0]_i_3_n_0 ),
        .I3(x_assign_129_reg_34269[6]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [0]),
        .I5(\xor_ln124_206_reg_34353_reg[0]_0 ),
        .O(\trunc_ln134_219_reg_34285_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34353[1]_i_1 
       (.I0(\xor_ln124_206_reg_34353_reg[1] ),
        .I1(or_ln134_86_fu_15404_p3[1]),
        .I2(\xor_ln124_286_reg_34998[1]_i_3_n_0 ),
        .I3(x_assign_129_reg_34269[7]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [1]),
        .I5(\xor_ln124_206_reg_34353_reg[1]_0 ),
        .O(\trunc_ln134_219_reg_34285_reg[6] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_206_reg_34353[2]_i_1 
       (.I0(\xor_ln124_206_reg_34353_reg[2] ),
        .I1(\xor_ln124_206_reg_34353[2]_i_3_n_0 ),
        .I2(DOADO[1]),
        .I3(x_assign_129_reg_34269[2]),
        .I4(DOADO[7]),
        .O(\trunc_ln134_219_reg_34285_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34353[2]_i_3 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_0[6]),
        .I2(x_assign_124_reg_34231[2]),
        .I3(or_ln134_86_fu_15404_p3[2]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(\xor_ln124_206_reg_34353[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34353[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(DOADO[2]),
        .I2(x_assign_124_reg_34231[3]),
        .I3(or_ln134_86_fu_15404_p3[3]),
        .I4(q5_reg_0[1]),
        .I5(q5_reg_0[2]),
        .O(q5_reg_25));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34353[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(DOADO[3]),
        .I2(or_ln134_83_fu_15386_p3[1]),
        .I3(or_ln134_86_fu_15404_p3[4]),
        .I4(q5_reg_0[2]),
        .I5(q5_reg_0[3]),
        .O(q5_reg_21));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34353[6]_i_1 
       (.I0(\xor_ln124_206_reg_34353_reg[6] ),
        .I1(or_ln134_86_fu_15404_p3[6]),
        .I2(\xor_ln124_286_reg_34998[6]_i_3_n_0 ),
        .I3(x_assign_129_reg_34269[4]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I5(\xor_ln124_206_reg_34353_reg[6]_0 ),
        .O(\trunc_ln134_219_reg_34285_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34353[7]_i_1 
       (.I0(\xor_ln124_206_reg_34353_reg[7] ),
        .I1(or_ln134_86_fu_15404_p3[7]),
        .I2(\xor_ln124_286_reg_34998[7]_i_3_n_0 ),
        .I3(x_assign_129_reg_34269[5]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I5(\xor_ln124_206_reg_34353_reg[7]_0 ),
        .O(\trunc_ln134_219_reg_34285_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I2(\xor_ln124_220_reg_34469_reg[7] [0]),
        .I3(\xor_ln124_220_reg_34469[0]_i_2_n_0 ),
        .I4(DOADO[7]),
        .I5(\xor_ln124_220_reg_34469_reg[7]_0 [0]),
        .O(q5_reg_15[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[0]_i_2 
       (.I0(q4_reg_i_69_1[0]),
        .I1(q4_reg_i_69_2[0]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [0]),
        .I4(or_ln134_94_fu_16548_p3[0]),
        .I5(x_assign_141_reg_34397[6]),
        .O(\xor_ln124_220_reg_34469[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(\xor_ln124_220_reg_34469_reg[7] [1]),
        .I3(\xor_ln124_220_reg_34469[1]_i_2_n_0 ),
        .I4(DOADO[0]),
        .I5(\xor_ln124_220_reg_34469_reg[7]_0 [1]),
        .O(q5_reg_15[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[1]_i_2 
       (.I0(q4_reg_i_69_1[1]),
        .I1(q4_reg_i_69_2[1]),
        .I2(DOADO[7]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [1]),
        .I4(or_ln134_94_fu_16548_p3[1]),
        .I5(x_assign_141_reg_34397[7]),
        .O(\xor_ln124_220_reg_34469[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_220_reg_34469[2]_i_1 
       (.I0(\xor_ln124_220_reg_34469_reg[2] ),
        .I1(\xor_ln124_220_reg_34469[2]_i_3_n_0 ),
        .I2(or_ln134_94_fu_16548_p3[2]),
        .I3(q5_reg_0[7]),
        .I4(q4_reg_i_69_1[2]),
        .O(q5_reg_15[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[2]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_220_reg_34469_reg[5] [0]),
        .I2(q5_reg_0[1]),
        .I3(DOADO[7]),
        .I4(DOADO[0]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [2]),
        .O(\xor_ln124_220_reg_34469[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[3]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_220_reg_34469_reg[5] [1]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[2]),
        .I4(DOADO[1]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [3]),
        .O(q4_reg_21));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[4]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_220_reg_34469_reg[5] [2]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[3]),
        .I4(DOADO[2]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [4]),
        .O(q4_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_220_reg_34469[5]_i_1 
       (.I0(\xor_ln124_220_reg_34469[5]_i_2_n_0 ),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(\xor_ln124_220_reg_34469[5]_i_3_n_0 ),
        .O(q5_reg_15[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[5]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [3]),
        .I2(\xor_ln124_220_reg_34469_reg[7] [5]),
        .I3(or_ln134_94_fu_16548_p3[7]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_220_reg_34469_reg[7]_0 [5]),
        .O(\xor_ln124_220_reg_34469[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[5]_i_3 
       (.I0(or_ln134_94_fu_16548_p3[5]),
        .I1(or_ln134_92_fu_16536_p3[3]),
        .I2(DOADO[3]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [5]),
        .I4(\xor_ln124_220_reg_34469_reg[5] [3]),
        .I5(DOADO[7]),
        .O(\xor_ln124_220_reg_34469[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [4]),
        .I2(\xor_ln124_220_reg_34469_reg[7] [6]),
        .I3(\xor_ln124_220_reg_34469[6]_i_2_n_0 ),
        .I4(DOADO[5]),
        .I5(\xor_ln124_220_reg_34469_reg[7]_0 [6]),
        .O(q5_reg_15[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[6]_i_2 
       (.I0(or_ln134_92_fu_16536_p3[0]),
        .I1(or_ln134_94_fu_16548_p3[0]),
        .I2(DOADO[4]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [6]),
        .I4(or_ln134_94_fu_16548_p3[6]),
        .I5(x_assign_141_reg_34397[4]),
        .O(\xor_ln124_220_reg_34469[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [5]),
        .I2(\xor_ln124_220_reg_34469_reg[7] [7]),
        .I3(\xor_ln124_220_reg_34469[7]_i_2_n_0 ),
        .I4(DOADO[6]),
        .I5(\xor_ln124_220_reg_34469_reg[7]_0 [7]),
        .O(q5_reg_15[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[7]_i_2 
       (.I0(or_ln134_92_fu_16536_p3[1]),
        .I1(or_ln134_94_fu_16548_p3[1]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [7]),
        .I4(or_ln134_94_fu_16548_p3[7]),
        .I5(x_assign_141_reg_34397[5]),
        .O(\xor_ln124_220_reg_34469[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [2]),
        .I2(x_assign_136_reg_34359[3]),
        .I3(or_ln134_91_fu_16530_p3[0]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(q5_reg_28));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [3]),
        .I2(or_ln134_91_fu_16530_p3[2]),
        .I3(or_ln134_91_fu_16530_p3[1]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[2]),
        .O(q5_reg_27));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34481[0]_i_1 
       (.I0(\xor_ln124_222_reg_34481_reg[0] ),
        .I1(x_assign_141_reg_34397[0]),
        .I2(\xor_ln124_286_reg_34998[0]_i_3_n_0 ),
        .I3(x_assign_136_reg_34359[0]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [0]),
        .I5(\xor_ln124_222_reg_34481_reg[0]_0 ),
        .O(\x_assign_141_reg_34397_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34481[1]_i_1 
       (.I0(\xor_ln124_222_reg_34481_reg[1] ),
        .I1(x_assign_141_reg_34397[1]),
        .I2(\xor_ln124_286_reg_34998[1]_i_3_n_0 ),
        .I3(x_assign_136_reg_34359[1]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [1]),
        .I5(\xor_ln124_222_reg_34481_reg[1]_0 ),
        .O(\x_assign_141_reg_34397_reg[7] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_222_reg_34481[2]_i_1 
       (.I0(\xor_ln124_222_reg_34481_reg[2] ),
        .I1(\xor_ln124_222_reg_34481[2]_i_3_n_0 ),
        .I2(DOADO[1]),
        .I3(or_ln134_94_fu_16548_p3[2]),
        .I4(DOADO[7]),
        .O(\x_assign_141_reg_34397_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34481[2]_i_3 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_220_reg_34469_reg[5] [0]),
        .I3(x_assign_141_reg_34397[2]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(\xor_ln124_222_reg_34481[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34481[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(DOADO[2]),
        .I2(\xor_ln124_220_reg_34469_reg[5] [1]),
        .I3(x_assign_141_reg_34397[3]),
        .I4(q5_reg_0[1]),
        .I5(q5_reg_0[2]),
        .O(q5_reg_18));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34481[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(DOADO[3]),
        .I2(\xor_ln124_220_reg_34469_reg[5] [2]),
        .I3(x_assign_141_reg_34397[4]),
        .I4(q5_reg_0[2]),
        .I5(q5_reg_0[3]),
        .O(q5_reg_17));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34481[6]_i_1 
       (.I0(\xor_ln124_222_reg_34481_reg[6] ),
        .I1(x_assign_141_reg_34397[6]),
        .I2(\xor_ln124_286_reg_34998[6]_i_3_n_0 ),
        .I3(x_assign_136_reg_34359[4]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I5(\xor_ln124_222_reg_34481_reg[6]_0 ),
        .O(\x_assign_141_reg_34397_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34481[7]_i_1 
       (.I0(\xor_ln124_222_reg_34481_reg[7] ),
        .I1(x_assign_141_reg_34397[7]),
        .I2(\xor_ln124_286_reg_34998[7]_i_3_n_0 ),
        .I3(x_assign_136_reg_34359[5]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I5(\xor_ln124_222_reg_34481_reg[7]_0 ),
        .O(\x_assign_141_reg_34397_reg[7] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_235_reg_34596[3]_i_1 
       (.I0(\xor_ln124_235_reg_34596_reg[3] ),
        .I1(\xor_ln124_235_reg_34596[3]_i_3_n_0 ),
        .I2(\xor_ln124_235_reg_34596_reg[4]_0 [0]),
        .I3(DOADO[1]),
        .I4(\xor_ln124_235_reg_34596_reg[4]_1 [0]),
        .O(\xor_ln124_171_reg_34034_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[3]_i_3 
       (.I0(or_ln134_99_fu_17674_p3[0]),
        .I1(or_ln134_100_fu_17680_p3[2]),
        .I2(q5_reg_0[3]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [2]),
        .I4(\xor_ln124_235_reg_34596_reg[3]_0 [3]),
        .I5(\xor_ln124_236_reg_34602_reg[3] [3]),
        .O(\xor_ln124_235_reg_34596[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_235_reg_34596[4]_i_1 
       (.I0(\xor_ln124_235_reg_34596_reg[4] ),
        .I1(\xor_ln124_235_reg_34596[4]_i_3_n_0 ),
        .I2(\xor_ln124_235_reg_34596_reg[4]_0 [1]),
        .I3(DOADO[2]),
        .I4(\xor_ln124_235_reg_34596_reg[4]_1 [1]),
        .O(\xor_ln124_171_reg_34034_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[4]_i_3 
       (.I0(or_ln134_99_fu_17674_p3[1]),
        .I1(or_ln134_100_fu_17680_p3[3]),
        .I2(q5_reg_0[4]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [3]),
        .I4(or_ln134_102_fu_17692_p3[6]),
        .I5(or_ln134_100_fu_17680_p3[4]),
        .O(\xor_ln124_235_reg_34596[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I2(\xor_ln124_236_reg_34602_reg[7] [0]),
        .I3(\xor_ln124_236_reg_34602[0]_i_2_n_0 ),
        .I4(DOADO[7]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [0]),
        .O(q5_reg_13[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[0]_i_2 
       (.I0(or_ln134_102_fu_17692_p3[0]),
        .I1(x_assign_153_reg_34530[6]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [0]),
        .I4(\xor_ln124_235_reg_34596_reg[3]_0 [0]),
        .I5(\xor_ln124_236_reg_34602_reg[3] [0]),
        .O(\xor_ln124_236_reg_34602[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(\xor_ln124_236_reg_34602_reg[7] [1]),
        .I3(\xor_ln124_236_reg_34602[1]_i_2_n_0 ),
        .I4(DOADO[0]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [1]),
        .O(q5_reg_13[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[1]_i_2 
       (.I0(or_ln134_102_fu_17692_p3[1]),
        .I1(x_assign_153_reg_34530[7]),
        .I2(DOADO[7]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [1]),
        .I4(\xor_ln124_235_reg_34596_reg[3]_0 [1]),
        .I5(\xor_ln124_236_reg_34602_reg[3] [1]),
        .O(\xor_ln124_236_reg_34602[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_236_reg_34602[2]_i_1 
       (.I0(\xor_ln124_236_reg_34602_reg[2] ),
        .I1(\xor_ln124_236_reg_34602[2]_i_3_n_0 ),
        .I2(\xor_ln124_235_reg_34596_reg[3]_0 [2]),
        .I3(q5_reg_0[7]),
        .I4(or_ln134_102_fu_17692_p3[2]),
        .O(q5_reg_13[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[2]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_236_reg_34602_reg[3] [2]),
        .I2(q5_reg_0[1]),
        .I3(DOADO[7]),
        .I4(DOADO[0]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [2]),
        .O(\xor_ln124_236_reg_34602[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[3]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_236_reg_34602_reg[3] [3]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[2]),
        .I4(DOADO[1]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [3]),
        .O(q4_reg_23));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[4]_i_3 
       (.I0(DOADO[6]),
        .I1(or_ln134_100_fu_17680_p3[4]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[3]),
        .I4(DOADO[2]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [4]),
        .O(q4_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_236_reg_34602[5]_i_1 
       (.I0(\xor_ln124_236_reg_34602[5]_i_2_n_0 ),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(\xor_ln124_236_reg_34602[5]_i_3_n_0 ),
        .O(q5_reg_13[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[5]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [3]),
        .I2(\xor_ln124_236_reg_34602_reg[7] [5]),
        .I3(\xor_ln124_236_reg_34602_reg[5] [3]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [5]),
        .O(\xor_ln124_236_reg_34602[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[5]_i_3 
       (.I0(or_ln134_102_fu_17692_p3[7]),
        .I1(or_ln134_102_fu_17692_p3[5]),
        .I2(DOADO[3]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [5]),
        .I4(or_ln134_100_fu_17680_p3[5]),
        .I5(DOADO[7]),
        .O(\xor_ln124_236_reg_34602[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [4]),
        .I2(\xor_ln124_236_reg_34602_reg[7] [6]),
        .I3(\xor_ln124_236_reg_34602[6]_i_2_n_0 ),
        .I4(DOADO[5]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [6]),
        .O(q5_reg_13[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[6]_i_2 
       (.I0(or_ln134_102_fu_17692_p3[6]),
        .I1(x_assign_153_reg_34530[4]),
        .I2(DOADO[4]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [6]),
        .I4(or_ln134_102_fu_17692_p3[0]),
        .I5(or_ln134_100_fu_17680_p3[0]),
        .O(\xor_ln124_236_reg_34602[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [5]),
        .I2(\xor_ln124_236_reg_34602_reg[7] [7]),
        .I3(\xor_ln124_236_reg_34602[7]_i_2_n_0 ),
        .I4(DOADO[6]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [7]),
        .O(q5_reg_13[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[7]_i_2 
       (.I0(or_ln134_102_fu_17692_p3[7]),
        .I1(x_assign_153_reg_34530[5]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [7]),
        .I4(or_ln134_102_fu_17692_p3[1]),
        .I5(or_ln134_100_fu_17680_p3[1]),
        .O(\xor_ln124_236_reg_34602[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_237_reg_34608[3]_i_1 
       (.I0(\xor_ln124_237_reg_34608_reg[3] ),
        .I1(\xor_ln124_253_reg_34736[3]_i_3_n_0 ),
        .I2(x_assign_153_reg_34530[3]),
        .I3(DOADO[3]),
        .I4(x_assign_148_reg_34492[3]),
        .O(\x_assign_153_reg_34530_reg[4] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_237_reg_34608[4]_i_1 
       (.I0(\xor_ln124_237_reg_34608_reg[4] ),
        .I1(\xor_ln124_253_reg_34736[4]_i_3_n_0 ),
        .I2(x_assign_153_reg_34530[4]),
        .I3(DOADO[4]),
        .I4(or_ln134_99_fu_17674_p3[3]),
        .O(\x_assign_153_reg_34530_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[5]_i_3 
       (.I0(or_ln134_99_fu_17674_p3[4]),
        .I1(or_ln134_99_fu_17674_p3[2]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[3]),
        .I4(x_assign_153_reg_34530[5]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [4]),
        .O(\trunc_ln134_250_reg_34498_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34614[0]_i_1 
       (.I0(\xor_ln124_238_reg_34614_reg[0] ),
        .I1(x_assign_153_reg_34530[6]),
        .I2(\xor_ln124_286_reg_34998[0]_i_3_n_0 ),
        .I3(or_ln134_102_fu_17692_p3[0]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [0]),
        .I5(\xor_ln124_238_reg_34614_reg[0]_0 ),
        .O(\x_assign_153_reg_34530_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34614[1]_i_1 
       (.I0(\xor_ln124_238_reg_34614_reg[1] ),
        .I1(x_assign_153_reg_34530[7]),
        .I2(\xor_ln124_286_reg_34998[1]_i_3_n_0 ),
        .I3(or_ln134_102_fu_17692_p3[1]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [1]),
        .I5(\xor_ln124_238_reg_34614_reg[1]_0 ),
        .O(\x_assign_153_reg_34530_reg[5] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_238_reg_34614[2]_i_1 
       (.I0(\xor_ln124_238_reg_34614_reg[2] ),
        .I1(\xor_ln124_238_reg_34614[2]_i_3_n_0 ),
        .I2(DOADO[1]),
        .I3(x_assign_148_reg_34492[2]),
        .I4(DOADO[7]),
        .O(\x_assign_153_reg_34530_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34614[2]_i_3 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_0[6]),
        .I2(x_assign_153_reg_34530[2]),
        .I3(\xor_ln124_236_reg_34602_reg[5] [0]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(\xor_ln124_238_reg_34614[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34614[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(DOADO[2]),
        .I2(x_assign_153_reg_34530[3]),
        .I3(\xor_ln124_236_reg_34602_reg[5] [1]),
        .I4(q5_reg_0[1]),
        .I5(q5_reg_0[2]),
        .O(q5_reg_24));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34614[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(DOADO[3]),
        .I2(x_assign_153_reg_34530[4]),
        .I3(\xor_ln124_236_reg_34602_reg[5] [2]),
        .I4(q5_reg_0[2]),
        .I5(q5_reg_0[3]),
        .O(q5_reg_20));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34614[6]_i_1 
       (.I0(\xor_ln124_238_reg_34614_reg[6] ),
        .I1(x_assign_153_reg_34530[4]),
        .I2(\xor_ln124_286_reg_34998[6]_i_3_n_0 ),
        .I3(or_ln134_102_fu_17692_p3[6]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I5(\xor_ln124_238_reg_34614_reg[6]_0 ),
        .O(\x_assign_153_reg_34530_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34614[7]_i_1 
       (.I0(\xor_ln124_238_reg_34614_reg[7] ),
        .I1(x_assign_153_reg_34530[5]),
        .I2(\xor_ln124_286_reg_34998[7]_i_3_n_0 ),
        .I3(or_ln134_102_fu_17692_p3[7]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I5(\xor_ln124_238_reg_34614_reg[7]_0 ),
        .O(\x_assign_153_reg_34530_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[2]_i_3 
       (.I0(q5_reg_0[2]),
        .I1(DOADO[0]),
        .I2(\xor_ln124_252_reg_34730_reg[3] [2]),
        .I3(or_ln134_107_fu_18817_p3[0]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I5(\xor_ln124_63_reg_32734_reg[7] [1]),
        .O(q5_reg_16));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[3]_i_3 
       (.I0(DOADO[1]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_252_reg_34730_reg[3] [3]),
        .I3(or_ln134_107_fu_18817_p3[1]),
        .I4(q5_reg_0[3]),
        .I5(\xor_ln124_63_reg_32734_reg[7] [2]),
        .O(q4_reg_20));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[4]_i_3 
       (.I0(DOADO[2]),
        .I1(DOADO[7]),
        .I2(or_ln134_110_fu_18835_p3[6]),
        .I3(or_ln134_107_fu_18817_p3[2]),
        .I4(q5_reg_0[4]),
        .I5(\xor_ln124_63_reg_32734_reg[7] [3]),
        .O(q4_reg_19));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I2(\xor_ln124_252_reg_34730_reg[7] [0]),
        .I3(\xor_ln124_252_reg_34730[0]_i_2_n_0 ),
        .I4(DOADO[7]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [0]),
        .O(q5_reg_10[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[0]_i_2 
       (.I0(or_ln134_110_fu_18835_p3[0]),
        .I1(x_assign_165_reg_34658[6]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [0]),
        .I4(q4_reg_i_71_1[0]),
        .I5(\xor_ln124_252_reg_34730_reg[3] [0]),
        .O(\xor_ln124_252_reg_34730[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(\xor_ln124_252_reg_34730_reg[7] [1]),
        .I3(\xor_ln124_252_reg_34730[1]_i_2_n_0 ),
        .I4(DOADO[0]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [1]),
        .O(q5_reg_10[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[1]_i_2 
       (.I0(or_ln134_110_fu_18835_p3[1]),
        .I1(x_assign_165_reg_34658[7]),
        .I2(DOADO[7]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [1]),
        .I4(q4_reg_i_71_1[1]),
        .I5(\xor_ln124_252_reg_34730_reg[3] [1]),
        .O(\xor_ln124_252_reg_34730[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_252_reg_34730[2]_i_1 
       (.I0(\xor_ln124_252_reg_34730_reg[2] ),
        .I1(\xor_ln124_252_reg_34730[2]_i_3_n_0 ),
        .I2(q4_reg_i_71_1[2]),
        .I3(q5_reg_0[7]),
        .I4(or_ln134_110_fu_18835_p3[2]),
        .O(q5_reg_10[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[2]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_252_reg_34730_reg[3] [2]),
        .I2(q5_reg_0[1]),
        .I3(DOADO[7]),
        .I4(DOADO[0]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [2]),
        .O(\xor_ln124_252_reg_34730[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[3]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_252_reg_34730_reg[3] [3]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[2]),
        .I4(DOADO[1]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [3]),
        .O(q4_reg_18));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[4]_i_3 
       (.I0(DOADO[6]),
        .I1(or_ln134_110_fu_18835_p3[6]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[3]),
        .I4(DOADO[2]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [4]),
        .O(q4_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_252_reg_34730[5]_i_1 
       (.I0(\xor_ln124_252_reg_34730[5]_i_2_n_0 ),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(\xor_ln124_252_reg_34730[5]_i_3_n_0 ),
        .O(q5_reg_10[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[5]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [3]),
        .I2(\xor_ln124_252_reg_34730_reg[7] [5]),
        .I3(\xor_ln124_252_reg_34730_reg[5] [3]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [5]),
        .O(\xor_ln124_252_reg_34730[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[5]_i_3 
       (.I0(or_ln134_108_fu_18823_p3[6]),
        .I1(or_ln134_110_fu_18835_p3[5]),
        .I2(DOADO[3]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [5]),
        .I4(or_ln134_110_fu_18835_p3[7]),
        .I5(DOADO[7]),
        .O(\xor_ln124_252_reg_34730[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [4]),
        .I2(\xor_ln124_252_reg_34730_reg[7] [6]),
        .I3(\xor_ln124_252_reg_34730[6]_i_2_n_0 ),
        .I4(DOADO[5]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [6]),
        .O(q5_reg_10[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[6]_i_2 
       (.I0(or_ln134_110_fu_18835_p3[6]),
        .I1(x_assign_165_reg_34658[4]),
        .I2(DOADO[4]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [6]),
        .I4(or_ln134_108_fu_18823_p3[0]),
        .I5(or_ln134_110_fu_18835_p3[0]),
        .O(\xor_ln124_252_reg_34730[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [5]),
        .I2(\xor_ln124_252_reg_34730_reg[7] [7]),
        .I3(\xor_ln124_252_reg_34730[7]_i_2_n_0 ),
        .I4(DOADO[6]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [7]),
        .O(q5_reg_10[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[7]_i_2 
       (.I0(or_ln134_110_fu_18835_p3[7]),
        .I1(x_assign_165_reg_34658[5]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [7]),
        .I4(or_ln134_108_fu_18823_p3[1]),
        .I5(or_ln134_110_fu_18835_p3[1]),
        .O(\xor_ln124_252_reg_34730[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_253_reg_34736[3]_i_1 
       (.I0(\xor_ln124_253_reg_34736_reg[3] ),
        .I1(\xor_ln124_253_reg_34736[3]_i_3_n_0 ),
        .I2(or_ln134_108_fu_18823_p3[2]),
        .I3(DOADO[3]),
        .I4(or_ln134_107_fu_18817_p3[1]),
        .O(\trunc_ln134_274_reg_34648_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [2]),
        .I2(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [2]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(\xor_ln124_253_reg_34736[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_253_reg_34736[4]_i_1 
       (.I0(\xor_ln124_253_reg_34736_reg[4] ),
        .I1(\xor_ln124_253_reg_34736[4]_i_3_n_0 ),
        .I2(or_ln134_108_fu_18823_p3[3]),
        .I3(DOADO[4]),
        .I4(or_ln134_107_fu_18817_p3[2]),
        .O(\trunc_ln134_274_reg_34648_reg[3] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [3]),
        .I2(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [3]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[2]),
        .O(\xor_ln124_253_reg_34736[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[5]_i_3 
       (.I0(or_ln134_107_fu_18817_p3[3]),
        .I1(x_assign_165_reg_34658[5]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[3]),
        .I4(or_ln134_108_fu_18823_p3[4]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [4]),
        .O(\trunc_ln134_270_reg_34626_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34742[0]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[0] ),
        .I1(x_assign_165_reg_34658[6]),
        .I2(\xor_ln124_286_reg_34998[0]_i_3_n_0 ),
        .I3(or_ln134_110_fu_18835_p3[0]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [0]),
        .I5(\xor_ln124_254_reg_34742_reg[0]_0 ),
        .O(\x_assign_165_reg_34658_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34742[1]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[1] ),
        .I1(x_assign_165_reg_34658[7]),
        .I2(\xor_ln124_286_reg_34998[1]_i_3_n_0 ),
        .I3(or_ln134_110_fu_18835_p3[1]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [1]),
        .I5(\xor_ln124_254_reg_34742_reg[1]_0 ),
        .O(\x_assign_165_reg_34658_reg[5] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_254_reg_34742[2]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[2] ),
        .I1(\xor_ln124_254_reg_34742[2]_i_3_n_0 ),
        .I2(DOADO[1]),
        .I3(x_assign_160_reg_34620[2]),
        .I4(DOADO[7]),
        .O(\x_assign_165_reg_34658_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34742[2]_i_3 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_0[6]),
        .I2(x_assign_165_reg_34658[2]),
        .I3(\xor_ln124_252_reg_34730_reg[5] [0]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(\xor_ln124_254_reg_34742[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34742[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(DOADO[2]),
        .I2(x_assign_165_reg_34658[3]),
        .I3(\xor_ln124_252_reg_34730_reg[5] [1]),
        .I4(q5_reg_0[1]),
        .I5(q5_reg_0[2]),
        .O(q5_reg_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34742[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(DOADO[3]),
        .I2(x_assign_165_reg_34658[4]),
        .I3(\xor_ln124_252_reg_34730_reg[5] [2]),
        .I4(q5_reg_0[2]),
        .I5(q5_reg_0[3]),
        .O(q5_reg_8));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34742[6]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[6] ),
        .I1(x_assign_165_reg_34658[4]),
        .I2(\xor_ln124_286_reg_34998[6]_i_3_n_0 ),
        .I3(or_ln134_110_fu_18835_p3[6]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I5(\xor_ln124_254_reg_34742_reg[6]_0 ),
        .O(\x_assign_165_reg_34658_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34742[7]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[7] ),
        .I1(x_assign_165_reg_34658[5]),
        .I2(\xor_ln124_286_reg_34998[7]_i_3_n_0 ),
        .I3(or_ln134_110_fu_18835_p3[7]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I5(\xor_ln124_254_reg_34742_reg[7]_0 ),
        .O(\x_assign_165_reg_34658_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I2(\xor_ln124_268_reg_34858_reg[7] [0]),
        .I3(\xor_ln124_268_reg_34858[0]_i_2_n_0 ),
        .I4(DOADO[7]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [0]),
        .O(q5_reg_11[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[0]_i_2 
       (.I0(x_assign_177_reg_34786[6]),
        .I1(or_ln134_118_fu_19979_p3[0]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [0]),
        .I4(q4_reg_i_71_2[0]),
        .I5(\xor_ln124_268_reg_34858_reg[3] [0]),
        .O(\xor_ln124_268_reg_34858[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(\xor_ln124_268_reg_34858_reg[7] [1]),
        .I3(\xor_ln124_268_reg_34858[1]_i_2_n_0 ),
        .I4(DOADO[0]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [1]),
        .O(q5_reg_11[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[1]_i_2 
       (.I0(x_assign_177_reg_34786[7]),
        .I1(or_ln134_118_fu_19979_p3[1]),
        .I2(DOADO[7]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [1]),
        .I4(q4_reg_i_71_2[1]),
        .I5(\xor_ln124_268_reg_34858_reg[3] [1]),
        .O(\xor_ln124_268_reg_34858[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_268_reg_34858[2]_i_1 
       (.I0(\xor_ln124_268_reg_34858_reg[2] ),
        .I1(\xor_ln124_268_reg_34858[2]_i_3_n_0 ),
        .I2(q4_reg_i_71_2[2]),
        .I3(q5_reg_0[7]),
        .I4(\xor_ln124_268_reg_34858_reg[5] [0]),
        .O(q5_reg_11[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[2]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_268_reg_34858_reg[3] [2]),
        .I2(q5_reg_0[1]),
        .I3(DOADO[7]),
        .I4(DOADO[0]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [2]),
        .O(\xor_ln124_268_reg_34858[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[3]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_268_reg_34858_reg[3] [3]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[2]),
        .I4(DOADO[1]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [3]),
        .O(q4_reg_24));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[4]_i_3 
       (.I0(DOADO[6]),
        .I1(or_ln134_118_fu_19979_p3[6]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[3]),
        .I4(DOADO[2]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [4]),
        .O(q4_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_268_reg_34858[5]_i_1 
       (.I0(\xor_ln124_268_reg_34858[5]_i_2_n_0 ),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(\xor_ln124_268_reg_34858[5]_i_3_n_0 ),
        .O(q5_reg_11[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[5]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [3]),
        .I2(\xor_ln124_268_reg_34858_reg[7] [5]),
        .I3(or_ln134_118_fu_19979_p3[5]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [5]),
        .O(\xor_ln124_268_reg_34858[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[5]_i_3 
       (.I0(or_ln134_116_fu_19967_p3[3]),
        .I1(\xor_ln124_268_reg_34858_reg[5] [3]),
        .I2(DOADO[3]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [5]),
        .I4(or_ln134_118_fu_19979_p3[7]),
        .I5(DOADO[7]),
        .O(\xor_ln124_268_reg_34858[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [4]),
        .I2(\xor_ln124_268_reg_34858_reg[7] [6]),
        .I3(\xor_ln124_268_reg_34858[6]_i_2_n_0 ),
        .I4(DOADO[5]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [6]),
        .O(q5_reg_11[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[6]_i_2 
       (.I0(x_assign_177_reg_34786[4]),
        .I1(or_ln134_118_fu_19979_p3[6]),
        .I2(DOADO[4]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [6]),
        .I4(or_ln134_116_fu_19967_p3[0]),
        .I5(or_ln134_118_fu_19979_p3[0]),
        .O(\xor_ln124_268_reg_34858[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [5]),
        .I2(\xor_ln124_268_reg_34858_reg[7] [7]),
        .I3(\xor_ln124_268_reg_34858[7]_i_2_n_0 ),
        .I4(DOADO[6]),
        .I5(\xor_ln124_252_reg_34730_reg[7]_0 [7]),
        .O(q5_reg_11[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[7]_i_2 
       (.I0(x_assign_177_reg_34786[5]),
        .I1(or_ln134_118_fu_19979_p3[7]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [7]),
        .I4(or_ln134_116_fu_19967_p3[1]),
        .I5(or_ln134_118_fu_19979_p3[1]),
        .O(\xor_ln124_268_reg_34858[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [2]),
        .I2(x_assign_172_reg_34748[3]),
        .I3(or_ln134_115_fu_19961_p3[0]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(q5_reg_38));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [3]),
        .I2(or_ln134_115_fu_19961_p3[2]),
        .I3(or_ln134_115_fu_19961_p3[1]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[2]),
        .O(q5_reg_35));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[5]_i_3 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [3]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[3]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [4]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [4]),
        .O(q4_reg_1));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_34870[0]_i_1 
       (.I0(\xor_ln124_270_reg_34870_reg[0] ),
        .I1(or_ln134_118_fu_19979_p3[0]),
        .I2(\xor_ln124_286_reg_34998[0]_i_3_n_0 ),
        .I3(x_assign_177_reg_34786[6]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [0]),
        .I5(\xor_ln124_270_reg_34870_reg[0]_0 ),
        .O(\trunc_ln134_299_reg_34802_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_34870[1]_i_1 
       (.I0(\xor_ln124_270_reg_34870_reg[1] ),
        .I1(or_ln134_118_fu_19979_p3[1]),
        .I2(\xor_ln124_286_reg_34998[1]_i_3_n_0 ),
        .I3(x_assign_177_reg_34786[7]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [1]),
        .I5(\xor_ln124_270_reg_34870_reg[1]_0 ),
        .O(\trunc_ln134_299_reg_34802_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_270_reg_34870[2]_i_1 
       (.I0(\xor_ln124_270_reg_34870_reg[2] ),
        .I1(\xor_ln124_270_reg_34870[2]_i_3_n_0 ),
        .I2(DOADO[1]),
        .I3(x_assign_177_reg_34786[2]),
        .I4(DOADO[7]),
        .O(\trunc_ln134_299_reg_34802_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_34870[2]_i_3 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_0[6]),
        .I2(x_assign_172_reg_34748[2]),
        .I3(or_ln134_118_fu_19979_p3[2]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(\xor_ln124_270_reg_34870[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_34870[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(DOADO[2]),
        .I2(x_assign_172_reg_34748[3]),
        .I3(or_ln134_118_fu_19979_p3[3]),
        .I4(q5_reg_0[1]),
        .I5(q5_reg_0[2]),
        .O(q5_reg_26));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_34870[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(DOADO[3]),
        .I2(or_ln134_115_fu_19961_p3[2]),
        .I3(or_ln134_118_fu_19979_p3[4]),
        .I4(q5_reg_0[2]),
        .I5(q5_reg_0[3]),
        .O(q5_reg_22));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_34870[6]_i_1 
       (.I0(\xor_ln124_270_reg_34870_reg[6] ),
        .I1(or_ln134_118_fu_19979_p3[6]),
        .I2(\xor_ln124_286_reg_34998[6]_i_3_n_0 ),
        .I3(x_assign_177_reg_34786[4]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I5(\xor_ln124_270_reg_34870_reg[6]_0 ),
        .O(\trunc_ln134_299_reg_34802_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_34870[7]_i_1 
       (.I0(\xor_ln124_270_reg_34870_reg[7] ),
        .I1(or_ln134_118_fu_19979_p3[7]),
        .I2(\xor_ln124_286_reg_34998[7]_i_3_n_0 ),
        .I3(x_assign_177_reg_34786[5]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I5(\xor_ln124_270_reg_34870_reg[7]_0 ),
        .O(\trunc_ln134_299_reg_34802_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[3]_i_2 
       (.I0(DOADO[1]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_63_reg_32734_reg[7] [1]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I4(q5_reg_0[3]),
        .I5(\xor_ln124_63_reg_32734_reg[7] [2]),
        .O(q4_reg_30));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[4]_i_2 
       (.I0(DOADO[2]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_63_reg_32734_reg[7] [2]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I4(q5_reg_0[4]),
        .I5(\xor_ln124_63_reg_32734_reg[7] [3]),
        .O(q4_reg_28));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I2(\xor_ln124_284_reg_34986_reg[7] [0]),
        .I3(\xor_ln124_284_reg_34986[0]_i_2_n_0 ),
        .I4(DOADO[7]),
        .I5(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .O(q5_reg_14[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[0]_i_2 
       (.I0(x_assign_187_reg_34898[0]),
        .I1(x_assign_186_reg_34892[0]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [0]),
        .I4(x_assign_189_reg_34914[1]),
        .I5(x_assign_186_reg_34892[4]),
        .O(\xor_ln124_284_reg_34986[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(\xor_ln124_284_reg_34986_reg[7] [1]),
        .I3(\xor_ln124_284_reg_34986[1]_i_2_n_0 ),
        .I4(DOADO[0]),
        .I5(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .O(q5_reg_14[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[1]_i_2 
       (.I0(x_assign_187_reg_34898[1]),
        .I1(x_assign_186_reg_34892[1]),
        .I2(DOADO[7]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [1]),
        .I4(x_assign_189_reg_34914[2]),
        .I5(x_assign_186_reg_34892[5]),
        .O(\xor_ln124_284_reg_34986[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_284_reg_34986[2]_i_1 
       (.I0(\xor_ln124_284_reg_34986_reg[2] ),
        .I1(\xor_ln124_284_reg_34986[2]_i_3_n_0 ),
        .I2(or_ln134_125_fu_21117_p3[0]),
        .I3(q5_reg_0[7]),
        .I4(x_assign_187_reg_34898[2]),
        .O(q5_reg_14[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[2]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_284_reg_34986_reg[5] [0]),
        .I2(q5_reg_0[1]),
        .I3(DOADO[7]),
        .I4(DOADO[0]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [2]),
        .O(\xor_ln124_284_reg_34986[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[3]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_284_reg_34986_reg[5] [1]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[2]),
        .I4(DOADO[1]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [3]),
        .O(q4_reg_22));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[4]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_284_reg_34986_reg[5] [2]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[3]),
        .I4(DOADO[2]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [4]),
        .O(q4_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_284_reg_34986[5]_i_1 
       (.I0(\xor_ln124_284_reg_34986[5]_i_2_n_0 ),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(\xor_ln124_284_reg_34986[5]_i_3_n_0 ),
        .O(q5_reg_14[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[5]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [3]),
        .I2(\xor_ln124_284_reg_34986_reg[7] [2]),
        .I3(x_assign_186_reg_34892[3]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_187_reg_34207_reg[7]_0 [5]),
        .O(\xor_ln124_284_reg_34986[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[5]_i_3 
       (.I0(or_ln134_125_fu_21117_p3[3]),
        .I1(or_ln134_124_fu_21111_p3),
        .I2(DOADO[3]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [5]),
        .I4(\xor_ln124_284_reg_34986_reg[5] [3]),
        .I5(DOADO[7]),
        .O(\xor_ln124_284_reg_34986[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [4]),
        .I2(\xor_ln124_284_reg_34986_reg[7] [3]),
        .I3(\xor_ln124_284_reg_34986[6]_i_2_n_0 ),
        .I4(DOADO[5]),
        .I5(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .O(q5_reg_14[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[6]_i_2 
       (.I0(x_assign_187_reg_34898[3]),
        .I1(x_assign_186_reg_34892[4]),
        .I2(DOADO[4]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [6]),
        .I4(or_ln134_125_fu_21117_p3[4]),
        .I5(x_assign_186_reg_34892[2]),
        .O(\xor_ln124_284_reg_34986[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [5]),
        .I2(\xor_ln124_284_reg_34986_reg[7] [4]),
        .I3(\xor_ln124_284_reg_34986[7]_i_2_n_0 ),
        .I4(DOADO[6]),
        .I5(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .O(q5_reg_14[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[7]_i_2 
       (.I0(x_assign_187_reg_34898[4]),
        .I1(x_assign_186_reg_34892[5]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [7]),
        .I4(or_ln134_125_fu_21117_p3[5]),
        .I5(x_assign_186_reg_34892[3]),
        .O(\xor_ln124_284_reg_34986[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [2]),
        .I2(\xor_ln124_286_reg_34998_reg[3] [1]),
        .I3(or_ln134_123_fu_21105_p3[0]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(q5_reg_30));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [3]),
        .I2(or_ln134_123_fu_21105_p3[2]),
        .I3(or_ln134_123_fu_21105_p3[1]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[2]),
        .O(q5_reg_29));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_34998[0]_i_1 
       (.I0(\xor_ln124_286_reg_34998_reg[0] ),
        .I1(x_assign_189_reg_34914[1]),
        .I2(\xor_ln124_286_reg_34998[0]_i_3_n_0 ),
        .I3(x_assign_186_reg_34892[4]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [0]),
        .I5(\xor_ln124_286_reg_34998_reg[0]_0 ),
        .O(\trunc_ln134_317_reg_34920_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_286_reg_34998[0]_i_3 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [6]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[6]),
        .O(\xor_ln124_286_reg_34998[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_34998[1]_i_1 
       (.I0(\xor_ln124_286_reg_34998_reg[1] ),
        .I1(x_assign_189_reg_34914[2]),
        .I2(\xor_ln124_286_reg_34998[1]_i_3_n_0 ),
        .I3(x_assign_186_reg_34892[5]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [1]),
        .I5(\xor_ln124_286_reg_34998_reg[1]_0 ),
        .O(\trunc_ln134_317_reg_34920_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_286_reg_34998[1]_i_3 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [7]),
        .I2(q5_reg_0[0]),
        .I3(q5_reg_0[7]),
        .O(\xor_ln124_286_reg_34998[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_286_reg_34998[2]_i_1 
       (.I0(\xor_ln124_286_reg_34998_reg[2] ),
        .I1(\xor_ln124_286_reg_34998[2]_i_3_n_0 ),
        .I2(DOADO[1]),
        .I3(x_assign_189_reg_34914[0]),
        .I4(DOADO[7]),
        .O(\trunc_ln134_317_reg_34920_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_34998[2]_i_3 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_286_reg_34998_reg[3] [0]),
        .I3(or_ln134_125_fu_21117_p3[0]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(\xor_ln124_286_reg_34998[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_34998[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(DOADO[2]),
        .I2(\xor_ln124_286_reg_34998_reg[3] [1]),
        .I3(or_ln134_125_fu_21117_p3[1]),
        .I4(q5_reg_0[1]),
        .I5(q5_reg_0[2]),
        .O(q5_reg_23));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_34998[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(DOADO[3]),
        .I2(or_ln134_123_fu_21105_p3[2]),
        .I3(or_ln134_125_fu_21117_p3[2]),
        .I4(q5_reg_0[2]),
        .I5(q5_reg_0[3]),
        .O(q5_reg_19));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_34998[5]_i_3 
       (.I0(\xor_ln124_47_reg_32628_reg[7] [3]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [7]),
        .I2(q5_reg_0[3]),
        .I3(q5_reg_0[4]),
        .I4(DOADO[4]),
        .I5(q5_reg_0[7]),
        .O(q5_reg_3));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_34998[6]_i_1 
       (.I0(\xor_ln124_286_reg_34998_reg[6] ),
        .I1(or_ln134_125_fu_21117_p3[4]),
        .I2(\xor_ln124_286_reg_34998[6]_i_3_n_0 ),
        .I3(x_assign_186_reg_34892[2]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I5(\xor_ln124_286_reg_34998_reg[6]_0 ),
        .O(\trunc_ln134_317_reg_34920_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_286_reg_34998[6]_i_3 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [4]),
        .I2(q5_reg_0[5]),
        .I3(q5_reg_0[4]),
        .O(\xor_ln124_286_reg_34998[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_34998[7]_i_1 
       (.I0(\xor_ln124_286_reg_34998_reg[7] ),
        .I1(or_ln134_125_fu_21117_p3[5]),
        .I2(\xor_ln124_286_reg_34998[7]_i_3_n_0 ),
        .I3(x_assign_186_reg_34892[3]),
        .I4(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I5(\xor_ln124_286_reg_34998_reg[7]_0 ),
        .O(\trunc_ln134_317_reg_34920_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_286_reg_34998[7]_i_3 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [5]),
        .I2(q5_reg_0[6]),
        .I3(q5_reg_0[5]),
        .O(\xor_ln124_286_reg_34998[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[0]_i_1 
       (.I0(\xor_ln124_299_reg_35187_reg[7]_0 [0]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [0]),
        .I2(x_assign_199_reg_35077[6]),
        .I3(\xor_ln124_299_reg_35187[0]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[0]),
        .I5(q3_reg_i_176__0_0[0]),
        .O(\xor_ln124_235_reg_34596_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[0]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I1(x_assign_196_reg_35055[6]),
        .I2(x_assign_217_reg_35109[4]),
        .I3(or_ln134_144_fu_22732_p3[0]),
        .I4(or_ln134_146_fu_22744_p3[1]),
        .I5(or_ln134_144_fu_22732_p3[1]),
        .O(\xor_ln124_299_reg_35187[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[4]_i_1 
       (.I0(\xor_ln124_299_reg_35187_reg[7]_0 [4]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [4]),
        .I2(\xor_ln124_299_reg_35187_reg[5] [2]),
        .I3(\xor_ln124_299_reg_35187[4]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[4]),
        .I5(or_ln134_134_fu_22568_p3[6]),
        .O(\xor_ln124_235_reg_34596_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[4]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I1(\xor_ln124_301_reg_35197_reg[5] [2]),
        .I2(\xor_ln124_299_reg_35187_reg[4] [2]),
        .I3(or_ln134_144_fu_22732_p3[4]),
        .I4(or_ln134_146_fu_22744_p3[5]),
        .I5(or_ln134_144_fu_22732_p3[5]),
        .O(\xor_ln124_299_reg_35187[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[5]_i_1 
       (.I0(\xor_ln124_299_reg_35187_reg[7]_0 [5]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [5]),
        .I2(\xor_ln124_299_reg_35187_reg[5] [3]),
        .I3(\xor_ln124_299_reg_35187[5]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[5]),
        .I5(or_ln134_134_fu_22568_p3[7]),
        .O(\xor_ln124_235_reg_34596_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[5]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [5]),
        .I1(\xor_ln124_301_reg_35197_reg[5] [3]),
        .I2(x_assign_217_reg_35109[1]),
        .I3(or_ln134_144_fu_22732_p3[5]),
        .I4(or_ln134_146_fu_22744_p3[6]),
        .I5(or_ln134_144_fu_22732_p3[6]),
        .O(\xor_ln124_299_reg_35187[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[7]_i_1 
       (.I0(\xor_ln124_299_reg_35187_reg[7]_0 [7]),
        .I1(\xor_ln124_190_reg_34225_reg[7]_1 [7]),
        .I2(x_assign_199_reg_35077[5]),
        .I3(\xor_ln124_299_reg_35187[7]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[7]),
        .I5(or_ln134_134_fu_22568_p3[1]),
        .O(\xor_ln124_235_reg_34596_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35187[7]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I1(x_assign_196_reg_35055[5]),
        .I2(x_assign_217_reg_35109[3]),
        .I3(or_ln134_144_fu_22732_p3[7]),
        .I4(or_ln134_146_fu_22744_p3[0]),
        .I5(or_ln134_144_fu_22732_p3[0]),
        .O(\xor_ln124_299_reg_35187[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[5]_i_1 
       (.I0(\xor_ln124_301_reg_35197_reg[7] [5]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I2(x_assign_196_reg_35055[5]),
        .I3(\xor_ln124_301_reg_35197[5]_i_2_n_0 ),
        .I4(\xor_ln124_317_reg_35385_reg[7]_0 [5]),
        .I5(or_ln134_133_fu_22562_p3[5]),
        .O(\xor_ln124_237_reg_34608_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[5]_i_2 
       (.I0(\xor_ln124_301_reg_35197_reg[5] [3]),
        .I1(\xor_ln124_299_reg_35187_reg[5] [3]),
        .I2(or_ln134_146_fu_22744_p3[5]),
        .I3(or_ln134_145_fu_22738_p3[4]),
        .I4(or_ln134_146_fu_22744_p3[6]),
        .I5(or_ln134_144_fu_22732_p3[6]),
        .O(\xor_ln124_301_reg_35197[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[6]_i_1 
       (.I0(\xor_ln124_301_reg_35197_reg[7] [6]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I2(x_assign_196_reg_35055[6]),
        .I3(\xor_ln124_301_reg_35197[6]_i_2_n_0 ),
        .I4(\xor_ln124_317_reg_35385_reg[7]_0 [6]),
        .I5(x_assign_201_reg_35019[4]),
        .O(\xor_ln124_237_reg_34608_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[6]_i_2 
       (.I0(x_assign_196_reg_35055[4]),
        .I1(x_assign_199_reg_35077[4]),
        .I2(or_ln134_146_fu_22744_p3[6]),
        .I3(or_ln134_145_fu_22738_p3[5]),
        .I4(or_ln134_146_fu_22744_p3[7]),
        .I5(or_ln134_144_fu_22732_p3[7]),
        .O(\xor_ln124_301_reg_35197[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[7]_i_1 
       (.I0(\xor_ln124_301_reg_35197_reg[7] [7]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I2(x_assign_196_reg_35055[7]),
        .I3(\xor_ln124_301_reg_35197[7]_i_2_n_0 ),
        .I4(\xor_ln124_317_reg_35385_reg[7]_0 [7]),
        .I5(x_assign_201_reg_35019[5]),
        .O(\xor_ln124_237_reg_34608_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35197[7]_i_2 
       (.I0(x_assign_196_reg_35055[5]),
        .I1(x_assign_199_reg_35077[5]),
        .I2(or_ln134_146_fu_22744_p3[7]),
        .I3(or_ln134_145_fu_22738_p3[6]),
        .I4(or_ln134_146_fu_22744_p3[0]),
        .I5(or_ln134_144_fu_22732_p3[0]),
        .O(\xor_ln124_301_reg_35197[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[0]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_1 [0]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [0]),
        .I2(q4_reg_i_194_0[0]),
        .I3(\xor_ln124_315_reg_35375[0]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[0]),
        .I5(x_assign_208_reg_35227[6]),
        .O(\reg_2405_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[0]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [0]),
        .I1(q4_reg_i_71_0[0]),
        .I2(x_assign_230_reg_35313[7]),
        .I3(x_assign_229_reg_35297[4]),
        .I4(x_assign_230_reg_35313[0]),
        .I5(or_ln134_154_fu_23876_p3[1]),
        .O(\xor_ln124_315_reg_35375[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[1]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_1 [1]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [1]),
        .I2(q4_reg_i_194_0[1]),
        .I3(\xor_ln124_315_reg_35375[1]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[1]),
        .I5(x_assign_208_reg_35227[7]),
        .O(\reg_2405_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[1]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [1]),
        .I1(q4_reg_i_71_0[1]),
        .I2(x_assign_230_reg_35313[0]),
        .I3(x_assign_229_reg_35297[0]),
        .I4(x_assign_230_reg_35313[1]),
        .I5(q0_reg_i_123__0_0[0]),
        .O(\xor_ln124_315_reg_35375[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[4]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_1 [4]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [4]),
        .I2(or_ln134_140_fu_23688_p3[6]),
        .I3(\xor_ln124_315_reg_35375[4]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[4]),
        .I5(\xor_ln124_317_reg_35385_reg[5] [2]),
        .O(\reg_2405_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[4]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [4]),
        .I1(or_ln134_142_fu_23700_p3[6]),
        .I2(\xor_ln124_315_reg_35375_reg[4] [2]),
        .I3(\xor_ln124_315_reg_35375_reg[4]_0 [2]),
        .I4(x_assign_230_reg_35313[4]),
        .I5(or_ln134_154_fu_23876_p3[5]),
        .O(\xor_ln124_315_reg_35375[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[6]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_1 [6]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [6]),
        .I2(or_ln134_140_fu_23688_p3[0]),
        .I3(\xor_ln124_315_reg_35375[6]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[6]),
        .I5(x_assign_208_reg_35227[4]),
        .O(\reg_2405_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[6]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [6]),
        .I1(or_ln134_142_fu_23700_p3[0]),
        .I2(x_assign_230_reg_35313[5]),
        .I3(x_assign_229_reg_35297[2]),
        .I4(x_assign_230_reg_35313[6]),
        .I5(or_ln134_154_fu_23876_p3[7]),
        .O(\xor_ln124_315_reg_35375[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[7]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_1 [7]),
        .I1(\xor_ln124_315_reg_35375_reg[7] [7]),
        .I2(or_ln134_140_fu_23688_p3[1]),
        .I3(\xor_ln124_315_reg_35375[7]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[7]),
        .I5(x_assign_208_reg_35227[5]),
        .O(\reg_2405_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35375[7]_i_2 
       (.I0(\xor_ln124_188_reg_34213_reg[7]_0 [7]),
        .I1(or_ln134_142_fu_23700_p3[1]),
        .I2(x_assign_230_reg_35313[6]),
        .I3(x_assign_229_reg_35297[3]),
        .I4(x_assign_230_reg_35313[7]),
        .I5(or_ln134_154_fu_23876_p3[0]),
        .O(\xor_ln124_315_reg_35375[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[0]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7] [0]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [0]),
        .I2(x_assign_208_reg_35227[0]),
        .I3(\xor_ln124_317_reg_35385[0]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[0]),
        .I5(x_assign_208_reg_35227[6]),
        .O(\xor_ln124_253_reg_34736_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[0]_i_2 
       (.I0(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I1(x_assign_213_reg_35265[0]),
        .I2(x_assign_230_reg_35313[0]),
        .I3(or_ln134_154_fu_23876_p3[1]),
        .I4(or_ln134_154_fu_23876_p3[0]),
        .I5(x_assign_231_reg_35329),
        .O(\xor_ln124_317_reg_35385[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[2]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7] [2]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [2]),
        .I2(x_assign_208_reg_35227[2]),
        .I3(\xor_ln124_317_reg_35385[2]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[2]),
        .I5(\xor_ln124_317_reg_35385_reg[5] [0]),
        .O(\xor_ln124_253_reg_34736_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[2]_i_2 
       (.I0(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I1(x_assign_213_reg_35265[2]),
        .I2(x_assign_230_reg_35313[2]),
        .I3(q0_reg_i_123__0_0[1]),
        .I4(or_ln134_154_fu_23876_p3[2]),
        .I5(or_ln134_153_fu_23870_p3[1]),
        .O(\xor_ln124_317_reg_35385[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[4]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7] [4]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [4]),
        .I2(x_assign_208_reg_35227[4]),
        .I3(\xor_ln124_317_reg_35385[4]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[4]),
        .I5(\xor_ln124_317_reg_35385_reg[5] [2]),
        .O(\xor_ln124_253_reg_34736_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[4]_i_2 
       (.I0(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I1(or_ln134_141_fu_23694_p3[4]),
        .I2(x_assign_230_reg_35313[4]),
        .I3(or_ln134_154_fu_23876_p3[5]),
        .I4(or_ln134_154_fu_23876_p3[4]),
        .I5(or_ln134_153_fu_23870_p3[3]),
        .O(\xor_ln124_317_reg_35385[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[5]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7] [5]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [5]),
        .I2(x_assign_208_reg_35227[5]),
        .I3(\xor_ln124_317_reg_35385[5]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[5]),
        .I5(\xor_ln124_317_reg_35385_reg[5] [3]),
        .O(\xor_ln124_253_reg_34736_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[5]_i_2 
       (.I0(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I1(or_ln134_141_fu_23694_p3[5]),
        .I2(x_assign_230_reg_35313[5]),
        .I3(or_ln134_154_fu_23876_p3[6]),
        .I4(or_ln134_154_fu_23876_p3[5]),
        .I5(or_ln134_153_fu_23870_p3[4]),
        .O(\xor_ln124_317_reg_35385[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[7]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7] [7]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [7]),
        .I2(x_assign_208_reg_35227[7]),
        .I3(\xor_ln124_317_reg_35385[7]_i_2_n_0 ),
        .I4(or_ln134_140_fu_23688_p3[7]),
        .I5(x_assign_208_reg_35227[5]),
        .O(\xor_ln124_253_reg_34736_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35385[7]_i_2 
       (.I0(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I1(x_assign_213_reg_35265[5]),
        .I2(x_assign_230_reg_35313[7]),
        .I3(or_ln134_154_fu_23876_p3[0]),
        .I4(or_ln134_154_fu_23876_p3[7]),
        .I5(or_ln134_153_fu_23870_p3[6]),
        .O(\xor_ln124_317_reg_35385[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[0]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7]_0 [0]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I2(x_assign_223_reg_35437[4]),
        .I3(\xor_ln124_331_reg_35563[0]_i_2_n_0 ),
        .I4(\xor_ln124_331_reg_35563_reg[7] [0]),
        .I5(or_ln134_147_fu_24814_p3[0]),
        .O(\reg_2412_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[0]_i_2 
       (.I0(x_assign_222_reg_35431[0]),
        .I1(x_assign_223_reg_35437[0]),
        .I2(or_ln134_159_fu_24990_p3[0]),
        .I3(x_assign_242_reg_35501[3]),
        .I4(or_ln134_160_fu_24996_p3[0]),
        .I5(x_assign_240_reg_35479[0]),
        .O(\xor_ln124_331_reg_35563[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[1]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7]_0 [1]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I2(x_assign_223_reg_35437[5]),
        .I3(\xor_ln124_331_reg_35563[1]_i_2_n_0 ),
        .I4(\xor_ln124_331_reg_35563_reg[7] [1]),
        .I5(or_ln134_147_fu_24814_p3[1]),
        .O(\reg_2412_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[1]_i_2 
       (.I0(x_assign_222_reg_35431[1]),
        .I1(x_assign_223_reg_35437[1]),
        .I2(or_ln134_159_fu_24990_p3[1]),
        .I3(or_ln134_160_fu_24996_p3[0]),
        .I4(x_assign_242_reg_35501[0]),
        .I5(x_assign_240_reg_35479[1]),
        .O(\xor_ln124_331_reg_35563[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[3]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7]_0 [3]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I2(or_ln134_148_fu_24820_p3[1]),
        .I3(\xor_ln124_331_reg_35563[3]_i_2_n_0 ),
        .I4(\xor_ln124_331_reg_35563_reg[7] [3]),
        .I5(or_ln134_147_fu_24814_p3[3]),
        .O(\reg_2412_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[3]_i_2 
       (.I0(x_assign_222_reg_35431[3]),
        .I1(x_assign_223_reg_35437[3]),
        .I2(or_ln134_159_fu_24990_p3[3]),
        .I3(or_ln134_160_fu_24996_p3[2]),
        .I4(x_assign_242_reg_35501[2]),
        .I5(x_assign_240_reg_35479[3]),
        .O(\xor_ln124_331_reg_35563[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[5]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7]_0 [5]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [5]),
        .I2(or_ln134_148_fu_24820_p3[3]),
        .I3(\xor_ln124_331_reg_35563[5]_i_2_n_0 ),
        .I4(\xor_ln124_331_reg_35563_reg[7] [5]),
        .I5(or_ln134_147_fu_24814_p3[5]),
        .O(\reg_2412_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[5]_i_2 
       (.I0(x_assign_222_reg_35431[5]),
        .I1(or_ln134_148_fu_24820_p3[5]),
        .I2(or_ln134_159_fu_24990_p3[5]),
        .I3(or_ln134_160_fu_24996_p3[4]),
        .I4(or_ln134_160_fu_24996_p3[5]),
        .I5(x_assign_240_reg_35479[5]),
        .O(\xor_ln124_331_reg_35563[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[6]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7]_0 [6]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I2(or_ln134_148_fu_24820_p3[4]),
        .I3(\xor_ln124_331_reg_35563[6]_i_2_n_0 ),
        .I4(\xor_ln124_331_reg_35563_reg[7] [6]),
        .I5(or_ln134_147_fu_24814_p3[6]),
        .O(\reg_2412_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[6]_i_2 
       (.I0(x_assign_222_reg_35431[6]),
        .I1(x_assign_223_reg_35437[4]),
        .I2(or_ln134_159_fu_24990_p3[6]),
        .I3(or_ln134_160_fu_24996_p3[5]),
        .I4(or_ln134_160_fu_24996_p3[6]),
        .I5(x_assign_240_reg_35479[6]),
        .O(\xor_ln124_331_reg_35563[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[7]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7]_0 [7]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [7]),
        .I2(or_ln134_148_fu_24820_p3[5]),
        .I3(\xor_ln124_331_reg_35563[7]_i_2_n_0 ),
        .I4(\xor_ln124_331_reg_35563_reg[7] [7]),
        .I5(or_ln134_147_fu_24814_p3[7]),
        .O(\reg_2412_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35563[7]_i_2 
       (.I0(x_assign_222_reg_35431[7]),
        .I1(x_assign_223_reg_35437[5]),
        .I2(or_ln134_159_fu_24990_p3[7]),
        .I3(or_ln134_160_fu_24996_p3[6]),
        .I4(x_assign_242_reg_35501[3]),
        .I5(x_assign_240_reg_35479[7]),
        .O(\xor_ln124_331_reg_35563[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[0]_i_1 
       (.I0(q0_reg_i_222__0_0[0]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .I2(x_assign_223_reg_35437[4]),
        .I3(\xor_ln124_333_reg_35573[0]_i_2_n_0 ),
        .I4(\xor_ln124_189_reg_34219_reg[7]_0 [0]),
        .I5(or_ln134_147_fu_24814_p3[0]),
        .O(\xor_ln124_269_reg_34864_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[0]_i_2 
       (.I0(x_assign_225_reg_35453[0]),
        .I1(q0_reg_i_127__0_0[0]),
        .I2(or_ln134_160_fu_24996_p3[0]),
        .I3(x_assign_240_reg_35479[0]),
        .I4(x_assign_243_reg_35517),
        .I5(x_assign_240_reg_35479[7]),
        .O(\xor_ln124_333_reg_35573[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[5]_i_1 
       (.I0(q0_reg_i_222__0_0[5]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [5]),
        .I2(or_ln134_148_fu_24820_p3[3]),
        .I3(\xor_ln124_333_reg_35573[5]_i_2_n_0 ),
        .I4(\xor_ln124_189_reg_34219_reg[7]_0 [5]),
        .I5(or_ln134_147_fu_24814_p3[5]),
        .O(\xor_ln124_269_reg_34864_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35573[5]_i_2 
       (.I0(or_ln134_149_fu_24826_p3[5]),
        .I1(or_ln134_147_fu_24814_p3[7]),
        .I2(or_ln134_160_fu_24996_p3[5]),
        .I3(x_assign_240_reg_35479[5]),
        .I4(or_ln134_161_fu_25002_p3[4]),
        .I5(x_assign_240_reg_35479[4]),
        .O(\xor_ln124_333_reg_35573[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[0]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7]_0 [0]),
        .I1(\xor_ln124_347_reg_35751_reg[7] [0]),
        .I2(x_assign_235_reg_35625[0]),
        .I3(\xor_ln124_347_reg_35751[0]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[0]),
        .I5(x_assign_232_reg_35603[5]),
        .O(\reg_2427_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[0]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .I1(x_assign_234_reg_35619[0]),
        .I2(x_assign_254_reg_35689[0]),
        .I3(or_ln134_170_fu_26140_p3[0]),
        .I4(x_assign_254_reg_35689[6]),
        .I5(x_assign_253_reg_35673[3]),
        .O(\xor_ln124_347_reg_35751[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[3]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7]_0 [3]),
        .I1(\xor_ln124_347_reg_35751_reg[7] [3]),
        .I2(x_assign_235_reg_35625[3]),
        .I3(\xor_ln124_347_reg_35751[3]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[2]),
        .I5(or_ln134_155_fu_25946_p3[1]),
        .O(\reg_2427_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[3]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [3]),
        .I1(x_assign_234_reg_35619[3]),
        .I2(x_assign_254_reg_35689[3]),
        .I3(x_assign_252_reg_35667[2]),
        .I4(or_ln134_168_fu_26128_p3[1]),
        .I5(or_ln134_167_fu_26122_p3[1]),
        .O(\xor_ln124_347_reg_35751[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[5]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7]_0 [5]),
        .I1(\xor_ln124_347_reg_35751_reg[7] [5]),
        .I2(or_ln134_156_fu_25952_p3[6]),
        .I3(\xor_ln124_347_reg_35751[5]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[4]),
        .I5(or_ln134_155_fu_25946_p3[3]),
        .O(\reg_2427_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[5]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [5]),
        .I1(or_ln134_158_fu_25964_p3[6]),
        .I2(x_assign_254_reg_35689[5]),
        .I3(or_ln134_170_fu_26140_p3[5]),
        .I4(x_assign_254_reg_35689[4]),
        .I5(x_assign_253_reg_35673[1]),
        .O(\xor_ln124_347_reg_35751[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[7]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7]_0 [7]),
        .I1(\xor_ln124_347_reg_35751_reg[7] [7]),
        .I2(x_assign_235_reg_35625[4]),
        .I3(\xor_ln124_347_reg_35751[7]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[6]),
        .I5(or_ln134_155_fu_25946_p3[4]),
        .O(\reg_2427_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35751[7]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .I1(x_assign_234_reg_35619[4]),
        .I2(x_assign_254_reg_35689[6]),
        .I3(x_assign_252_reg_35667[3]),
        .I4(or_ln134_168_fu_26128_p3[3]),
        .I5(or_ln134_167_fu_26122_p3[3]),
        .O(\xor_ln124_347_reg_35751[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[0]_i_1 
       (.I0(\xor_ln124_126_reg_33480_reg[7]_0 [0]),
        .I1(\xor_ln124_349_reg_35761_reg[7] [0]),
        .I2(x_assign_237_reg_35641[0]),
        .I3(\xor_ln124_349_reg_35761[0]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[0]),
        .I5(x_assign_232_reg_35603[5]),
        .O(\reg_2459_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[0]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [0]),
        .I1(x_assign_232_reg_35603[0]),
        .I2(x_assign_254_reg_35689[0]),
        .I3(or_ln134_170_fu_26140_p3[0]),
        .I4(x_assign_255_reg_35705),
        .I5(x_assign_252_reg_35667[3]),
        .O(\xor_ln124_349_reg_35761[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[2]_i_1 
       (.I0(\xor_ln124_126_reg_33480_reg[7]_0 [2]),
        .I1(\xor_ln124_349_reg_35761_reg[7] [2]),
        .I2(x_assign_237_reg_35641[2]),
        .I3(\xor_ln124_349_reg_35761[2]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[1]),
        .I5(or_ln134_155_fu_25946_p3[0]),
        .O(\reg_2459_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[2]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [2]),
        .I1(x_assign_232_reg_35603[2]),
        .I2(x_assign_254_reg_35689[2]),
        .I3(x_assign_252_reg_35667[1]),
        .I4(or_ln134_169_fu_26134_p3[1]),
        .I5(or_ln134_170_fu_26140_p3[1]),
        .O(\xor_ln124_349_reg_35761[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[5]_i_1 
       (.I0(\xor_ln124_126_reg_33480_reg[7]_0 [5]),
        .I1(\xor_ln124_349_reg_35761_reg[7] [5]),
        .I2(or_ln134_157_fu_25958_p3[5]),
        .I3(\xor_ln124_349_reg_35761[5]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[4]),
        .I5(or_ln134_155_fu_25946_p3[3]),
        .O(\reg_2459_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[5]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [5]),
        .I1(or_ln134_155_fu_25946_p3[4]),
        .I2(x_assign_254_reg_35689[5]),
        .I3(or_ln134_170_fu_26140_p3[5]),
        .I4(or_ln134_169_fu_26134_p3[4]),
        .I5(or_ln134_170_fu_26140_p3[4]),
        .O(\xor_ln124_349_reg_35761[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[7]_i_1 
       (.I0(\xor_ln124_126_reg_33480_reg[7]_0 [7]),
        .I1(\xor_ln124_349_reg_35761_reg[7] [7]),
        .I2(x_assign_237_reg_35641[5]),
        .I3(\xor_ln124_349_reg_35761[7]_i_2_n_0 ),
        .I4(or_ln134_156_fu_25952_p3[6]),
        .I5(or_ln134_155_fu_25946_p3[4]),
        .O(\reg_2459_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35761[7]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[7] [7]),
        .I1(x_assign_232_reg_35603[6]),
        .I2(x_assign_254_reg_35689[6]),
        .I3(x_assign_252_reg_35667[3]),
        .I4(or_ln134_169_fu_26134_p3[6]),
        .I5(or_ln134_170_fu_26140_p3[6]),
        .O(\xor_ln124_349_reg_35761[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[0]_i_1 
       (.I0(\xor_ln124_363_reg_35939_reg[7] [0]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [0]),
        .I2(or_ln134_163_fu_27078_p3[0]),
        .I3(\xor_ln124_363_reg_35939[0]_i_2_n_0 ),
        .I4(x_assign_247_reg_35813[0]),
        .I5(x_assign_246_reg_35807[0]),
        .O(\xor_ln124_299_reg_35187_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[0]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .I1(x_assign_247_reg_35813[4]),
        .I2(x_assign_264_reg_35855[0]),
        .I3(or_ln134_176_fu_27260_p3[0]),
        .I4(x_assign_266_reg_35877[3]),
        .I5(or_ln134_175_fu_27254_p3[0]),
        .O(\xor_ln124_363_reg_35939[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[1]_i_1 
       (.I0(\xor_ln124_363_reg_35939_reg[7] [1]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [1]),
        .I2(or_ln134_163_fu_27078_p3[1]),
        .I3(\xor_ln124_363_reg_35939[1]_i_2_n_0 ),
        .I4(x_assign_247_reg_35813[1]),
        .I5(x_assign_246_reg_35807[1]),
        .O(\xor_ln124_299_reg_35187_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[1]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .I1(x_assign_247_reg_35813[5]),
        .I2(x_assign_264_reg_35855[1]),
        .I3(x_assign_266_reg_35877[0]),
        .I4(or_ln134_176_fu_27260_p3[0]),
        .I5(or_ln134_175_fu_27254_p3[1]),
        .O(\xor_ln124_363_reg_35939[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[2]_i_1 
       (.I0(\xor_ln124_363_reg_35939_reg[7] [2]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [2]),
        .I2(or_ln134_163_fu_27078_p3[2]),
        .I3(\xor_ln124_363_reg_35939[2]_i_2_n_0 ),
        .I4(x_assign_247_reg_35813[2]),
        .I5(x_assign_246_reg_35807[2]),
        .O(\xor_ln124_299_reg_35187_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[2]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [2]),
        .I1(or_ln134_164_fu_27084_p3[0]),
        .I2(x_assign_264_reg_35855[2]),
        .I3(x_assign_266_reg_35877[1]),
        .I4(or_ln134_176_fu_27260_p3[1]),
        .I5(or_ln134_175_fu_27254_p3[2]),
        .O(\xor_ln124_363_reg_35939[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[3]_i_1 
       (.I0(\xor_ln124_363_reg_35939_reg[7] [3]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [3]),
        .I2(or_ln134_163_fu_27078_p3[3]),
        .I3(\xor_ln124_363_reg_35939[3]_i_2_n_0 ),
        .I4(x_assign_247_reg_35813[3]),
        .I5(x_assign_246_reg_35807[3]),
        .O(\xor_ln124_299_reg_35187_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[3]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [3]),
        .I1(or_ln134_164_fu_27084_p3[1]),
        .I2(x_assign_264_reg_35855[3]),
        .I3(x_assign_266_reg_35877[2]),
        .I4(or_ln134_176_fu_27260_p3[2]),
        .I5(or_ln134_175_fu_27254_p3[3]),
        .O(\xor_ln124_363_reg_35939[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[4]_i_1 
       (.I0(\xor_ln124_363_reg_35939_reg[7] [4]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [4]),
        .I2(or_ln134_163_fu_27078_p3[4]),
        .I3(\xor_ln124_363_reg_35939[4]_i_2_n_0 ),
        .I4(or_ln134_164_fu_27084_p3[4]),
        .I5(x_assign_246_reg_35807[4]),
        .O(\xor_ln124_299_reg_35187_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[4]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [4]),
        .I1(or_ln134_164_fu_27084_p3[2]),
        .I2(x_assign_264_reg_35855[4]),
        .I3(or_ln134_176_fu_27260_p3[4]),
        .I4(or_ln134_176_fu_27260_p3[3]),
        .I5(or_ln134_175_fu_27254_p3[4]),
        .O(\xor_ln124_363_reg_35939[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[7]_i_1 
       (.I0(\xor_ln124_363_reg_35939_reg[7] [7]),
        .I1(\xor_ln124_126_reg_33480_reg[7]_0 [7]),
        .I2(or_ln134_163_fu_27078_p3[7]),
        .I3(\xor_ln124_363_reg_35939[7]_i_2_n_0 ),
        .I4(x_assign_247_reg_35813[5]),
        .I5(x_assign_246_reg_35807[7]),
        .O(\xor_ln124_299_reg_35187_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35939[7]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .I1(or_ln134_164_fu_27084_p3[5]),
        .I2(x_assign_264_reg_35855[7]),
        .I3(x_assign_266_reg_35877[3]),
        .I4(or_ln134_176_fu_27260_p3[6]),
        .I5(or_ln134_175_fu_27254_p3[7]),
        .O(\xor_ln124_363_reg_35939[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[0]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_1 [0]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [0]),
        .I2(q0_reg_i_194__0_0[0]),
        .I3(\xor_ln124_365_reg_35949[0]_i_2_n_0 ),
        .I4(q0_reg_i_221_0[0]),
        .I5(x_assign_249_reg_35829[0]),
        .O(\reg_2468_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[0]_i_2 
       (.I0(x_assign_247_reg_35813[4]),
        .I1(or_ln134_163_fu_27078_p3[0]),
        .I2(x_assign_264_reg_35855[0]),
        .I3(or_ln134_176_fu_27260_p3[0]),
        .I4(x_assign_267_reg_35893),
        .I5(x_assign_264_reg_35855[7]),
        .O(\xor_ln124_365_reg_35949[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[1]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_1 [1]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [1]),
        .I2(q0_reg_i_194__0_0[1]),
        .I3(\xor_ln124_365_reg_35949[1]_i_2_n_0 ),
        .I4(q0_reg_i_221_0[1]),
        .I5(x_assign_249_reg_35829[1]),
        .O(\reg_2468_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[1]_i_2 
       (.I0(x_assign_247_reg_35813[5]),
        .I1(or_ln134_163_fu_27078_p3[1]),
        .I2(x_assign_264_reg_35855[1]),
        .I3(x_assign_266_reg_35877[0]),
        .I4(or_ln134_177_fu_27266_p3[0]),
        .I5(x_assign_264_reg_35855[0]),
        .O(\xor_ln124_365_reg_35949[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[2]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_1 [2]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [2]),
        .I2(q0_reg_i_194__0_0[2]),
        .I3(\xor_ln124_365_reg_35949[2]_i_2_n_0 ),
        .I4(q0_reg_i_221_0[2]),
        .I5(x_assign_249_reg_35829[2]),
        .O(\reg_2468_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[2]_i_2 
       (.I0(or_ln134_164_fu_27084_p3[0]),
        .I1(or_ln134_163_fu_27078_p3[2]),
        .I2(x_assign_264_reg_35855[2]),
        .I3(x_assign_266_reg_35877[1]),
        .I4(or_ln134_177_fu_27266_p3[1]),
        .I5(\xor_ln124_365_reg_35949_reg[4] [0]),
        .O(\xor_ln124_365_reg_35949[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[4]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_1 [4]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [4]),
        .I2(or_ln134_163_fu_27078_p3[6]),
        .I3(\xor_ln124_365_reg_35949[4]_i_2_n_0 ),
        .I4(q0_reg_i_221_0[4]),
        .I5(or_ln134_165_fu_27090_p3[4]),
        .O(\reg_2468_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[4]_i_2 
       (.I0(or_ln134_164_fu_27084_p3[2]),
        .I1(or_ln134_163_fu_27078_p3[4]),
        .I2(x_assign_264_reg_35855[4]),
        .I3(or_ln134_176_fu_27260_p3[4]),
        .I4(or_ln134_177_fu_27266_p3[3]),
        .I5(\xor_ln124_365_reg_35949_reg[4] [2]),
        .O(\xor_ln124_365_reg_35949[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[5]_i_1 
       (.I0(\xor_ln124_190_reg_34225_reg[7]_1 [5]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [5]),
        .I2(or_ln134_163_fu_27078_p3[7]),
        .I3(\xor_ln124_365_reg_35949[5]_i_2_n_0 ),
        .I4(q0_reg_i_221_0[5]),
        .I5(or_ln134_165_fu_27090_p3[5]),
        .O(\reg_2468_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35949[5]_i_2 
       (.I0(or_ln134_164_fu_27084_p3[3]),
        .I1(or_ln134_163_fu_27078_p3[5]),
        .I2(x_assign_264_reg_35855[5]),
        .I3(or_ln134_176_fu_27260_p3[5]),
        .I4(or_ln134_177_fu_27266_p3[4]),
        .I5(x_assign_264_reg_35855[4]),
        .O(\xor_ln124_365_reg_35949[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[0]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_0 [0]),
        .I1(q4_reg_i_228_0[0]),
        .I2(x_assign_258_reg_35995[0]),
        .I3(\xor_ln124_379_reg_36127[0]_i_2_n_0 ),
        .I4(or_ln134_172_fu_28216_p3[0]),
        .I5(x_assign_256_reg_35979[5]),
        .O(\reg_2392_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[0]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .I1(x_assign_259_reg_36001[0]),
        .I2(x_assign_278_reg_36065[0]),
        .I3(or_ln134_186_fu_28404_p3[0]),
        .I4(x_assign_277_reg_36049[3]),
        .I5(x_assign_278_reg_36065[6]),
        .O(\xor_ln124_379_reg_36127[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[1]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_0 [1]),
        .I1(q4_reg_i_228_0[1]),
        .I2(x_assign_258_reg_35995[1]),
        .I3(\xor_ln124_379_reg_36127[1]_i_2_n_0 ),
        .I4(x_assign_259_reg_36001[4]),
        .I5(x_assign_256_reg_35979[6]),
        .O(\reg_2392_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[1]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .I1(x_assign_259_reg_36001[1]),
        .I2(x_assign_278_reg_36065[1]),
        .I3(x_assign_276_reg_36043[0]),
        .I4(x_assign_277_reg_36049[0]),
        .I5(x_assign_278_reg_36065[0]),
        .O(\xor_ln124_379_reg_36127[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[2]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_0 [2]),
        .I1(q4_reg_i_228_0[2]),
        .I2(x_assign_258_reg_35995[2]),
        .I3(\xor_ln124_379_reg_36127[2]_i_2_n_0 ),
        .I4(or_ln134_172_fu_28216_p3[1]),
        .I5(or_ln134_171_fu_28210_p3[0]),
        .O(\reg_2392_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[2]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [2]),
        .I1(x_assign_259_reg_36001[2]),
        .I2(x_assign_278_reg_36065[2]),
        .I3(x_assign_276_reg_36043[1]),
        .I4(or_ln134_183_fu_28386_p3[0]),
        .I5(or_ln134_184_fu_28392_p3[0]),
        .O(\xor_ln124_379_reg_36127[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[3]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_0 [3]),
        .I1(q4_reg_i_228_0[3]),
        .I2(x_assign_258_reg_35995[3]),
        .I3(\xor_ln124_379_reg_36127[3]_i_2_n_0 ),
        .I4(or_ln134_172_fu_28216_p3[2]),
        .I5(or_ln134_171_fu_28210_p3[1]),
        .O(\reg_2392_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[3]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [3]),
        .I1(x_assign_259_reg_36001[3]),
        .I2(x_assign_278_reg_36065[3]),
        .I3(x_assign_276_reg_36043[2]),
        .I4(or_ln134_183_fu_28386_p3[1]),
        .I5(or_ln134_184_fu_28392_p3[1]),
        .O(\xor_ln124_379_reg_36127[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[4]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_0 [4]),
        .I1(q4_reg_i_228_0[4]),
        .I2(or_ln134_174_fu_28228_p3[5]),
        .I3(\xor_ln124_379_reg_36127[4]_i_2_n_0 ),
        .I4(or_ln134_172_fu_28216_p3[3]),
        .I5(or_ln134_171_fu_28210_p3[2]),
        .O(\reg_2392_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[4]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [4]),
        .I1(or_ln134_172_fu_28216_p3[5]),
        .I2(x_assign_278_reg_36065[4]),
        .I3(or_ln134_186_fu_28404_p3[4]),
        .I4(or_ln134_183_fu_28386_p3[2]),
        .I5(or_ln134_184_fu_28392_p3[2]),
        .O(\xor_ln124_379_reg_36127[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[5]_i_1 
       (.I0(\xor_ln124_124_reg_33470_reg[7]_0 [5]),
        .I1(q4_reg_i_228_0[5]),
        .I2(or_ln134_174_fu_28228_p3[6]),
        .I3(\xor_ln124_379_reg_36127[5]_i_2_n_0 ),
        .I4(or_ln134_172_fu_28216_p3[4]),
        .I5(or_ln134_171_fu_28210_p3[3]),
        .O(\reg_2392_reg[5] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36127[5]_i_2 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [5]),
        .I1(or_ln134_172_fu_28216_p3[6]),
        .I2(x_assign_278_reg_36065[5]),
        .I3(or_ln134_186_fu_28404_p3[5]),
        .I4(x_assign_277_reg_36049[1]),
        .I5(x_assign_278_reg_36065[4]),
        .O(\xor_ln124_379_reg_36127[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32686[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(Q[0]),
        .I2(x_assign_18_reg_32639[6]),
        .I3(x_assign_21_reg_32548[6]),
        .I4(x_assign_18_reg_32639[0]),
        .I5(\xor_ln124_37_reg_32686_reg[7] [0]),
        .O(q5_reg_6[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32686[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(Q[1]),
        .I2(x_assign_18_reg_32639[7]),
        .I3(x_assign_21_reg_32548[7]),
        .I4(x_assign_18_reg_32639[1]),
        .I5(\xor_ln124_37_reg_32686_reg[7] [1]),
        .O(q5_reg_6[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32686[2]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(Q[2]),
        .I2(\xor_ln124_37_reg_32686_reg[7] [2]),
        .I3(\xor_ln124_37_reg_32686_reg[2] ),
        .I4(q5_reg_0[1]),
        .I5(x_assign_18_reg_32639[2]),
        .O(q5_reg_6[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32686[3]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(Q[3]),
        .I2(\xor_ln124_37_reg_32686_reg[7] [3]),
        .I3(\xor_ln124_37_reg_32686_reg[3] ),
        .I4(q5_reg_0[2]),
        .I5(x_assign_18_reg_32639[3]),
        .O(q5_reg_6[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32686[4]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(Q[4]),
        .I2(\xor_ln124_37_reg_32686_reg[7] [4]),
        .I3(\xor_ln124_37_reg_32686_reg[4] ),
        .I4(q5_reg_0[3]),
        .I5(x_assign_18_reg_32639[4]),
        .O(q5_reg_6[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32686[5]_i_1 
       (.I0(q5_reg_0[4]),
        .I1(Q[5]),
        .I2(\xor_ln124_37_reg_32686_reg[5]_0 [3]),
        .I3(\xor_ln124_37_reg_32686_reg[5] [3]),
        .I4(x_assign_18_reg_32639[5]),
        .I5(\xor_ln124_37_reg_32686_reg[7] [5]),
        .O(q5_reg_6[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32686[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(Q[6]),
        .I2(x_assign_18_reg_32639[4]),
        .I3(x_assign_21_reg_32548[4]),
        .I4(x_assign_18_reg_32639[6]),
        .I5(\xor_ln124_37_reg_32686_reg[7] [6]),
        .O(q5_reg_6[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32686[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(Q[7]),
        .I2(x_assign_18_reg_32639[5]),
        .I3(x_assign_21_reg_32548[5]),
        .I4(x_assign_18_reg_32639[7]),
        .I5(\xor_ln124_37_reg_32686_reg[7] [7]),
        .O(q5_reg_6[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[2]_i_1 
       (.I0(q0_reg_i_220_0[2]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [2]),
        .I2(or_ln134_171_fu_28210_p3[0]),
        .I3(\xor_ln124_381_reg_36137[2]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_33480_reg[7]_0 [2]),
        .I5(or_ln134_172_fu_28216_p3[1]),
        .O(\xor_ln124_317_reg_35385_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[2]_i_2 
       (.I0(x_assign_261_reg_36017[2]),
        .I1(x_assign_256_reg_35979[2]),
        .I2(x_assign_278_reg_36065[2]),
        .I3(x_assign_276_reg_36043[1]),
        .I4(or_ln134_186_fu_28404_p3[1]),
        .I5(or_ln134_185_fu_28398_p3[1]),
        .O(\xor_ln124_381_reg_36137[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[3]_i_1 
       (.I0(q0_reg_i_220_0[3]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [3]),
        .I2(or_ln134_171_fu_28210_p3[1]),
        .I3(\xor_ln124_381_reg_36137[3]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_33480_reg[7]_0 [3]),
        .I5(or_ln134_172_fu_28216_p3[2]),
        .O(\xor_ln124_317_reg_35385_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[3]_i_2 
       (.I0(x_assign_261_reg_36017[3]),
        .I1(x_assign_256_reg_35979[3]),
        .I2(x_assign_278_reg_36065[3]),
        .I3(x_assign_276_reg_36043[2]),
        .I4(or_ln134_186_fu_28404_p3[2]),
        .I5(or_ln134_185_fu_28398_p3[2]),
        .O(\xor_ln124_381_reg_36137[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[4]_i_1 
       (.I0(q0_reg_i_220_0[4]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [4]),
        .I2(or_ln134_171_fu_28210_p3[2]),
        .I3(\xor_ln124_381_reg_36137[4]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_33480_reg[7]_0 [4]),
        .I5(or_ln134_172_fu_28216_p3[3]),
        .O(\xor_ln124_317_reg_35385_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[4]_i_2 
       (.I0(or_ln134_173_fu_28222_p3[4]),
        .I1(x_assign_256_reg_35979[4]),
        .I2(x_assign_278_reg_36065[4]),
        .I3(or_ln134_186_fu_28404_p3[4]),
        .I4(or_ln134_186_fu_28404_p3[3]),
        .I5(or_ln134_185_fu_28398_p3[3]),
        .O(\xor_ln124_381_reg_36137[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[5]_i_1 
       (.I0(q0_reg_i_220_0[5]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [5]),
        .I2(or_ln134_171_fu_28210_p3[3]),
        .I3(\xor_ln124_381_reg_36137[5]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_33480_reg[7]_0 [5]),
        .I5(or_ln134_172_fu_28216_p3[4]),
        .O(\xor_ln124_317_reg_35385_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[5]_i_2 
       (.I0(or_ln134_173_fu_28222_p3[5]),
        .I1(or_ln134_171_fu_28210_p3[4]),
        .I2(x_assign_278_reg_36065[5]),
        .I3(or_ln134_186_fu_28404_p3[5]),
        .I4(or_ln134_186_fu_28404_p3[4]),
        .I5(or_ln134_185_fu_28398_p3[4]),
        .O(\xor_ln124_381_reg_36137[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[6]_i_1 
       (.I0(q0_reg_i_220_0[6]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [6]),
        .I2(x_assign_256_reg_35979[4]),
        .I3(\xor_ln124_381_reg_36137[6]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_33480_reg[7]_0 [6]),
        .I5(or_ln134_172_fu_28216_p3[5]),
        .O(\xor_ln124_317_reg_35385_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36137[6]_i_2 
       (.I0(x_assign_261_reg_36017[4]),
        .I1(x_assign_256_reg_35979[5]),
        .I2(or_ln134_184_fu_28392_p3[3]),
        .I3(or_ln134_186_fu_28404_p3[6]),
        .I4(or_ln134_186_fu_28404_p3[5]),
        .I5(or_ln134_185_fu_28398_p3[5]),
        .O(\xor_ln124_381_reg_36137[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[0]_i_1 
       (.I0(\xor_ln124_397_reg_36320_reg[7] [0]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [0]),
        .I2(x_assign_273_reg_36205[0]),
        .I3(\xor_ln124_397_reg_36320[0]_i_2_n_0 ),
        .I4(or_ln134_179_fu_29342_p3[0]),
        .I5(x_assign_271_reg_36189[4]),
        .O(\xor_ln124_333_reg_35573_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[0]_i_2 
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [0]),
        .I1(q0_reg_i_126_0[0]),
        .I2(or_ln134_192_fu_29524_p3[0]),
        .I3(x_assign_288_reg_36231[0]),
        .I4(x_assign_291_reg_36269),
        .I5(x_assign_288_reg_36231[7]),
        .O(\xor_ln124_397_reg_36320[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[1]_i_1 
       (.I0(\xor_ln124_397_reg_36320_reg[7] [1]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [1]),
        .I2(x_assign_273_reg_36205[1]),
        .I3(\xor_ln124_397_reg_36320[1]_i_2_n_0 ),
        .I4(or_ln134_179_fu_29342_p3[1]),
        .I5(x_assign_271_reg_36189[5]),
        .O(\xor_ln124_333_reg_35573_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[1]_i_2 
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [1]),
        .I1(q0_reg_i_126_0[1]),
        .I2(x_assign_290_reg_36253[0]),
        .I3(x_assign_288_reg_36231[1]),
        .I4(or_ln134_193_fu_29530_p3[0]),
        .I5(x_assign_288_reg_36231[0]),
        .O(\xor_ln124_397_reg_36320[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[5]_i_1 
       (.I0(\xor_ln124_397_reg_36320_reg[7] [5]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [5]),
        .I2(or_ln134_181_fu_29354_p3[5]),
        .I3(\xor_ln124_397_reg_36320[5]_i_2_n_0 ),
        .I4(or_ln134_179_fu_29342_p3[5]),
        .I5(or_ln134_180_fu_29348_p3[3]),
        .O(\xor_ln124_333_reg_35573_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[5]_i_2 
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [5]),
        .I1(or_ln134_179_fu_29342_p3[7]),
        .I2(or_ln134_192_fu_29524_p3[4]),
        .I3(x_assign_288_reg_36231[5]),
        .I4(or_ln134_193_fu_29530_p3[4]),
        .I5(x_assign_288_reg_36231[4]),
        .O(\xor_ln124_397_reg_36320[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[6]_i_1 
       (.I0(\xor_ln124_397_reg_36320_reg[7] [6]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [6]),
        .I2(x_assign_273_reg_36205[4]),
        .I3(\xor_ln124_397_reg_36320[6]_i_2_n_0 ),
        .I4(or_ln134_179_fu_29342_p3[6]),
        .I5(or_ln134_180_fu_29348_p3[4]),
        .O(\xor_ln124_333_reg_35573_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[6]_i_2 
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [6]),
        .I1(or_ln134_179_fu_29342_p3[0]),
        .I2(or_ln134_192_fu_29524_p3[5]),
        .I3(x_assign_288_reg_36231[6]),
        .I4(or_ln134_193_fu_29530_p3[5]),
        .I5(x_assign_288_reg_36231[5]),
        .O(\xor_ln124_397_reg_36320[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[7]_i_1 
       (.I0(\xor_ln124_397_reg_36320_reg[7] [7]),
        .I1(\xor_ln124_317_reg_35385_reg[7]_0 [7]),
        .I2(x_assign_273_reg_36205[5]),
        .I3(\xor_ln124_397_reg_36320[7]_i_2_n_0 ),
        .I4(or_ln134_179_fu_29342_p3[7]),
        .I5(or_ln134_180_fu_29348_p3[5]),
        .O(\xor_ln124_333_reg_35573_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36320[7]_i_2 
       (.I0(\xor_ln124_252_reg_34730_reg[7]_0 [7]),
        .I1(or_ln134_179_fu_29342_p3[1]),
        .I2(x_assign_290_reg_36253[3]),
        .I3(x_assign_288_reg_36231[7]),
        .I4(or_ln134_193_fu_29530_p3[6]),
        .I5(x_assign_288_reg_36231[6]),
        .O(\xor_ln124_397_reg_36320[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_32691[0]_i_1 
       (.I0(\xor_ln124_63_reg_32734_reg[7]_0 [0]),
        .I1(q5_reg_0[0]),
        .I2(x_assign_16_reg_32594[0]),
        .I3(x_assign_21_reg_32548[0]),
        .I4(x_assign_21_reg_32548[6]),
        .I5(x_assign_18_reg_32639[6]),
        .O(\pt_load_3_reg_32160_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_32691[1]_i_1 
       (.I0(\xor_ln124_63_reg_32734_reg[7]_0 [1]),
        .I1(q5_reg_0[1]),
        .I2(x_assign_16_reg_32594[1]),
        .I3(x_assign_21_reg_32548[1]),
        .I4(x_assign_21_reg_32548[7]),
        .I5(x_assign_18_reg_32639[7]),
        .O(\pt_load_3_reg_32160_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_32691[2]_i_1 
       (.I0(\xor_ln124_63_reg_32734_reg[7]_0 [2]),
        .I1(q5_reg_0[2]),
        .I2(x_assign_16_reg_32594[2]),
        .I3(x_assign_21_reg_32548[2]),
        .I4(\xor_ln124_37_reg_32686_reg[5] [0]),
        .I5(\xor_ln124_37_reg_32686_reg[5]_0 [0]),
        .O(\pt_load_3_reg_32160_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_32691[3]_i_1 
       (.I0(\xor_ln124_63_reg_32734_reg[7]_0 [3]),
        .I1(q5_reg_0[3]),
        .I2(x_assign_16_reg_32594[3]),
        .I3(x_assign_21_reg_32548[3]),
        .I4(\xor_ln124_37_reg_32686_reg[5] [1]),
        .I5(\xor_ln124_37_reg_32686_reg[5]_0 [1]),
        .O(\pt_load_3_reg_32160_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_32691[4]_i_1 
       (.I0(\xor_ln124_63_reg_32734_reg[7]_0 [4]),
        .I1(q5_reg_0[4]),
        .I2(or_ln134_11_fu_5671_p3[4]),
        .I3(x_assign_21_reg_32548[4]),
        .I4(\xor_ln124_37_reg_32686_reg[5] [2]),
        .I5(\xor_ln124_37_reg_32686_reg[5]_0 [2]),
        .O(\pt_load_3_reg_32160_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_32691[5]_i_1 
       (.I0(\xor_ln124_63_reg_32734_reg[7]_0 [5]),
        .I1(q5_reg_0[5]),
        .I2(or_ln134_11_fu_5671_p3[5]),
        .I3(x_assign_21_reg_32548[5]),
        .I4(\xor_ln124_37_reg_32686_reg[5] [3]),
        .I5(\xor_ln124_37_reg_32686_reg[5]_0 [3]),
        .O(\pt_load_3_reg_32160_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_32691[6]_i_1 
       (.I0(\xor_ln124_63_reg_32734_reg[7]_0 [6]),
        .I1(q5_reg_0[6]),
        .I2(x_assign_16_reg_32594[4]),
        .I3(x_assign_21_reg_32548[6]),
        .I4(x_assign_21_reg_32548[4]),
        .I5(x_assign_18_reg_32639[4]),
        .O(\pt_load_3_reg_32160_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_32691[7]_i_1 
       (.I0(\xor_ln124_63_reg_32734_reg[7]_0 [7]),
        .I1(q5_reg_0[7]),
        .I2(x_assign_16_reg_32594[5]),
        .I3(x_assign_21_reg_32548[7]),
        .I4(x_assign_21_reg_32548[5]),
        .I5(x_assign_18_reg_32639[5]),
        .O(\pt_load_3_reg_32160_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36582[0]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .I1(\xor_ln124_404_reg_36582_reg[7] [0]),
        .I2(x_assign_295_reg_36540[0]),
        .I3(x_assign_294_reg_36534[0]),
        .I4(x_assign_297_reg_36556[4]),
        .I5(x_assign_294_reg_36534[6]),
        .O(\reg_2452_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36582[1]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [1]),
        .I1(\xor_ln124_404_reg_36582_reg[7] [1]),
        .I2(x_assign_295_reg_36540[1]),
        .I3(x_assign_294_reg_36534[1]),
        .I4(x_assign_297_reg_36556[5]),
        .I5(x_assign_294_reg_36534[7]),
        .O(\reg_2452_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36582[2]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [2]),
        .I1(\xor_ln124_404_reg_36582_reg[7] [2]),
        .I2(x_assign_295_reg_36540[2]),
        .I3(x_assign_294_reg_36534[2]),
        .I4(or_ln134_197_fu_31295_p3[0]),
        .I5(\xor_ln124_404_reg_36582_reg[5] [0]),
        .O(\reg_2452_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36582[3]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [3]),
        .I1(\xor_ln124_404_reg_36582_reg[7] [3]),
        .I2(x_assign_295_reg_36540[3]),
        .I3(x_assign_294_reg_36534[3]),
        .I4(or_ln134_197_fu_31295_p3[1]),
        .I5(\xor_ln124_404_reg_36582_reg[5] [1]),
        .O(\reg_2452_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36582[4]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [4]),
        .I1(\xor_ln124_404_reg_36582_reg[7] [4]),
        .I2(or_ln134_196_fu_31289_p3[0]),
        .I3(x_assign_294_reg_36534[4]),
        .I4(or_ln134_197_fu_31295_p3[2]),
        .I5(\xor_ln124_404_reg_36582_reg[5] [2]),
        .O(\reg_2452_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36582[5]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [5]),
        .I1(\xor_ln124_404_reg_36582_reg[7] [5]),
        .I2(or_ln134_196_fu_31289_p3[1]),
        .I3(x_assign_294_reg_36534[5]),
        .I4(or_ln134_197_fu_31295_p3[3]),
        .I5(\xor_ln124_404_reg_36582_reg[5] [3]),
        .O(\reg_2452_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36582[6]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .I1(\xor_ln124_404_reg_36582_reg[7] [6]),
        .I2(x_assign_295_reg_36540[4]),
        .I3(x_assign_294_reg_36534[6]),
        .I4(or_ln134_197_fu_31295_p3[4]),
        .I5(x_assign_294_reg_36534[4]),
        .O(\reg_2452_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36582[7]_i_1 
       (.I0(\xor_ln124_187_reg_34207_reg[7]_0 [7]),
        .I1(\xor_ln124_404_reg_36582_reg[7] [7]),
        .I2(x_assign_295_reg_36540[5]),
        .I3(x_assign_294_reg_36534[7]),
        .I4(or_ln134_197_fu_31295_p3[5]),
        .I5(x_assign_294_reg_36534[5]),
        .O(\reg_2452_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_406_reg_36592[0]_i_1 
       (.I0(\xor_ln124_406_reg_36592_reg[7] [0]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [0]),
        .I2(x_assign_297_reg_36556[4]),
        .I3(x_assign_294_reg_36534[6]),
        .I4(x_assign_297_reg_36556[0]),
        .I5(\xor_ln124_406_reg_36592_reg[3] [0]),
        .O(\xor_ln124_366_reg_35954_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_406_reg_36592[1]_i_1 
       (.I0(\xor_ln124_406_reg_36592_reg[7] [1]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [1]),
        .I2(x_assign_297_reg_36556[5]),
        .I3(x_assign_294_reg_36534[7]),
        .I4(x_assign_297_reg_36556[1]),
        .I5(\xor_ln124_406_reg_36592_reg[3] [1]),
        .O(\xor_ln124_366_reg_35954_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_406_reg_36592[2]_i_1 
       (.I0(\xor_ln124_406_reg_36592_reg[7] [2]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [2]),
        .I2(or_ln134_197_fu_31295_p3[0]),
        .I3(\xor_ln124_404_reg_36582_reg[5] [0]),
        .I4(x_assign_297_reg_36556[2]),
        .I5(\xor_ln124_406_reg_36592_reg[3] [2]),
        .O(\xor_ln124_366_reg_35954_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_406_reg_36592[3]_i_1 
       (.I0(\xor_ln124_406_reg_36592_reg[7] [3]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [3]),
        .I2(or_ln134_197_fu_31295_p3[1]),
        .I3(\xor_ln124_404_reg_36582_reg[5] [1]),
        .I4(x_assign_297_reg_36556[3]),
        .I5(\xor_ln124_406_reg_36592_reg[3] [3]),
        .O(\xor_ln124_366_reg_35954_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_406_reg_36592[4]_i_1 
       (.I0(\xor_ln124_406_reg_36592_reg[7] [4]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [4]),
        .I2(or_ln134_197_fu_31295_p3[2]),
        .I3(\xor_ln124_404_reg_36582_reg[5] [2]),
        .I4(or_ln134_197_fu_31295_p3[4]),
        .I5(or_ln134_195_fu_31283_p3[2]),
        .O(\xor_ln124_366_reg_35954_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_406_reg_36592[5]_i_1 
       (.I0(\xor_ln124_406_reg_36592_reg[7] [5]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [5]),
        .I2(or_ln134_197_fu_31295_p3[3]),
        .I3(\xor_ln124_404_reg_36582_reg[5] [3]),
        .I4(or_ln134_197_fu_31295_p3[5]),
        .I5(or_ln134_195_fu_31283_p3[3]),
        .O(\xor_ln124_366_reg_35954_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_406_reg_36592[6]_i_1 
       (.I0(\xor_ln124_406_reg_36592_reg[7] [6]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [6]),
        .I2(or_ln134_197_fu_31295_p3[4]),
        .I3(x_assign_294_reg_36534[4]),
        .I4(x_assign_297_reg_36556[4]),
        .I5(or_ln134_195_fu_31283_p3[0]),
        .O(\xor_ln124_366_reg_35954_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_406_reg_36592[7]_i_1 
       (.I0(\xor_ln124_406_reg_36592_reg[7] [7]),
        .I1(\xor_ln124_220_reg_34469_reg[7] [7]),
        .I2(or_ln134_197_fu_31295_p3[5]),
        .I3(x_assign_294_reg_36534[5]),
        .I4(x_assign_297_reg_36556[5]),
        .I5(or_ln134_195_fu_31283_p3[1]),
        .O(\xor_ln124_366_reg_35954_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[0]_i_2 
       (.I0(\xor_ln124_62_reg_32765_reg[7] [0]),
        .I1(\xor_ln124_426_reg_36513_reg[7] [0]),
        .I2(x_assign_285_reg_36388[4]),
        .I3(x_assign_282_reg_36366[4]),
        .I4(x_assign_280_reg_36350[0]),
        .I5(x_assign_285_reg_36388[0]),
        .O(\reg_2419_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[1]_i_2 
       (.I0(\xor_ln124_62_reg_32765_reg[7] [1]),
        .I1(\xor_ln124_426_reg_36513_reg[7] [1]),
        .I2(x_assign_285_reg_36388[5]),
        .I3(x_assign_282_reg_36366[5]),
        .I4(x_assign_280_reg_36350[1]),
        .I5(x_assign_285_reg_36388[1]),
        .O(\reg_2419_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[3]_i_2 
       (.I0(\xor_ln124_62_reg_32765_reg[7] [3]),
        .I1(\xor_ln124_426_reg_36513_reg[7] [3]),
        .I2(or_ln134_189_fu_30487_p3[1]),
        .I3(or_ln134_190_fu_30493_p3[1]),
        .I4(x_assign_280_reg_36350[3]),
        .I5(x_assign_285_reg_36388[3]),
        .O(\reg_2419_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[4]_i_2 
       (.I0(\xor_ln124_62_reg_32765_reg[7] [4]),
        .I1(\xor_ln124_426_reg_36513_reg[7] [4]),
        .I2(or_ln134_189_fu_30487_p3[2]),
        .I3(or_ln134_190_fu_30493_p3[2]),
        .I4(or_ln134_187_fu_30475_p3[0]),
        .I5(or_ln134_189_fu_30487_p3[4]),
        .O(\reg_2419_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[5]_i_2 
       (.I0(\xor_ln124_62_reg_32765_reg[7] [5]),
        .I1(\xor_ln124_426_reg_36513_reg[7] [5]),
        .I2(or_ln134_189_fu_30487_p3[3]),
        .I3(or_ln134_190_fu_30493_p3[3]),
        .I4(or_ln134_187_fu_30475_p3[1]),
        .I5(or_ln134_189_fu_30487_p3[5]),
        .O(\reg_2419_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[6]_i_2 
       (.I0(\xor_ln124_62_reg_32765_reg[7] [6]),
        .I1(\xor_ln124_426_reg_36513_reg[7] [6]),
        .I2(or_ln134_189_fu_30487_p3[4]),
        .I3(or_ln134_190_fu_30493_p3[4]),
        .I4(x_assign_280_reg_36350[4]),
        .I5(x_assign_285_reg_36388[4]),
        .O(\reg_2419_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36513[7]_i_2 
       (.I0(\xor_ln124_62_reg_32765_reg[7] [7]),
        .I1(\xor_ln124_426_reg_36513_reg[7] [7]),
        .I2(or_ln134_189_fu_30487_p3[5]),
        .I3(or_ln134_190_fu_30493_p3[5]),
        .I4(x_assign_280_reg_36350[5]),
        .I5(x_assign_285_reg_36388[5]),
        .O(\reg_2419_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_32344[0]_i_1 
       (.I0(\xor_ln124_42_reg_32344_reg[3] [0]),
        .I1(q3_reg_1[7]),
        .O(\trunc_ln134_19_reg_32303_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_32344[1]_i_1 
       (.I0(\xor_ln124_42_reg_32344_reg[3] [1]),
        .I1(q3_reg_1[0]),
        .O(\trunc_ln134_19_reg_32303_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_42_reg_32344[2]_i_1 
       (.I0(\xor_ln124_42_reg_32344_reg[3] [2]),
        .I1(q3_reg_1[1]),
        .I2(q3_reg_1[7]),
        .O(\trunc_ln134_19_reg_32303_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_42_reg_32344[3]_i_1 
       (.I0(\xor_ln124_42_reg_32344_reg[3] [3]),
        .I1(q3_reg_1[2]),
        .I2(q3_reg_1[7]),
        .O(\trunc_ln134_19_reg_32303_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_42_reg_32344[4]_i_1 
       (.I0(\xor_ln124_42_reg_32344_reg[5] [2]),
        .I1(q3_reg_1[3]),
        .I2(q3_reg_1[7]),
        .O(\trunc_ln134_19_reg_32303_reg[0] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_32344[5]_i_1 
       (.I0(\xor_ln124_42_reg_32344_reg[5] [3]),
        .I1(q3_reg_1[4]),
        .O(\trunc_ln134_19_reg_32303_reg[0] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_32344[6]_i_1 
       (.I0(\xor_ln124_42_reg_32344_reg[5] [0]),
        .I1(q3_reg_1[5]),
        .O(\trunc_ln134_19_reg_32303_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_32344[7]_i_1 
       (.I0(\xor_ln124_42_reg_32344_reg[5] [1]),
        .I1(q3_reg_1[6]),
        .O(\trunc_ln134_19_reg_32303_reg[0] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32616[0]_i_1 
       (.I0(\xor_ln124_45_reg_32616_reg[7] [0]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [6]),
        .I2(DOADO[6]),
        .I3(DOADO[7]),
        .I4(q5_reg_0[7]),
        .I5(\xor_ln124_47_reg_32628_reg[4] [0]),
        .O(\xor_ln124_21_reg_32497_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32616[1]_i_1 
       (.I0(\xor_ln124_45_reg_32616_reg[7] [1]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [7]),
        .I2(DOADO[7]),
        .I3(DOADO[0]),
        .I4(q5_reg_0[0]),
        .I5(\xor_ln124_47_reg_32628_reg[4] [1]),
        .O(\xor_ln124_21_reg_32497_reg[7] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_45_reg_32616[2]_i_1 
       (.I0(\xor_ln124_47_reg_32628_reg[4] [2]),
        .I1(\xor_ln124_45_reg_32616[2]_i_2_n_0 ),
        .I2(DOADO[0]),
        .I3(\xor_ln124_45_reg_32616_reg[7] [2]),
        .I4(DOADO[6]),
        .O(\xor_ln124_21_reg_32497_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32616[2]_i_2 
       (.I0(\xor_ln124_47_reg_32628_reg[7] [0]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [6]),
        .I2(q5_reg_0[1]),
        .I3(q5_reg_0[7]),
        .I4(DOADO[7]),
        .I5(DOADO[1]),
        .O(\xor_ln124_45_reg_32616[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_45_reg_32616[5]_i_1 
       (.I0(\xor_ln124_45_reg_32616_reg[7] [3]),
        .I1(q5_reg_0[4]),
        .I2(\xor_ln124_45_reg_32616[5]_i_2_n_0 ),
        .O(\xor_ln124_21_reg_32497_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32616[5]_i_2 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_47_reg_32628_reg[4] [4]),
        .I2(\xor_ln124_47_reg_32628_reg[7] [3]),
        .I3(DOADO[4]),
        .I4(DOADO[3]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [7]),
        .O(\xor_ln124_45_reg_32616[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32616[6]_i_1 
       (.I0(\xor_ln124_45_reg_32616_reg[7] [4]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [4]),
        .I2(DOADO[4]),
        .I3(DOADO[5]),
        .I4(q5_reg_0[5]),
        .I5(\xor_ln124_47_reg_32628_reg[4] [5]),
        .O(\xor_ln124_21_reg_32497_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32616[7]_i_1 
       (.I0(\xor_ln124_45_reg_32616_reg[7] [5]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [5]),
        .I2(DOADO[5]),
        .I3(DOADO[6]),
        .I4(q5_reg_0[6]),
        .I5(\xor_ln124_47_reg_32628_reg[4] [6]),
        .O(\xor_ln124_21_reg_32497_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32622[3]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [2]),
        .I2(\xor_ln124_47_reg_32628_reg[4] [5]),
        .I3(DOADO[3]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(q5_reg_33));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32622[4]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [3]),
        .I2(\xor_ln124_47_reg_32628_reg[4] [5]),
        .I3(DOADO[4]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[2]),
        .O(q5_reg_32));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_47_reg_32628[0]_i_1 
       (.I0(Q[0]),
        .I1(\xor_ln124_47_reg_32628[0]_i_2_n_0 ),
        .I2(pt_q0[0]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [0]),
        .I4(\xor_ln124_47_reg_32628_reg[7]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_32628[0]_i_2 
       (.I0(\xor_ln124_47_reg_32628_reg[4] [5]),
        .I1(\xor_ln124_47_reg_32628_reg[7]_1 [0]),
        .I2(\xor_ln124_47_reg_32628_reg[7]_2 [0]),
        .I3(q5_reg_0[6]),
        .I4(q5_reg_0[7]),
        .I5(DOADO[7]),
        .O(\xor_ln124_47_reg_32628[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_47_reg_32628[1]_i_1 
       (.I0(Q[1]),
        .I1(\xor_ln124_47_reg_32628[1]_i_2_n_0 ),
        .I2(pt_q0[1]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [1]),
        .I4(\xor_ln124_47_reg_32628_reg[7]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_32628[1]_i_2 
       (.I0(\xor_ln124_47_reg_32628_reg[4] [6]),
        .I1(\xor_ln124_47_reg_32628_reg[7]_1 [1]),
        .I2(\xor_ln124_47_reg_32628_reg[7]_2 [1]),
        .I3(q5_reg_0[7]),
        .I4(q5_reg_0[0]),
        .I5(DOADO[0]),
        .O(\xor_ln124_47_reg_32628[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_47_reg_32628[2]_i_1 
       (.I0(\xor_ln124_47_reg_32628[2]_i_2_n_0 ),
        .I1(\xor_ln124_47_reg_32628[2]_i_3_n_0 ),
        .I2(\xor_ln124_47_reg_32628_reg[4] [5]),
        .I3(\xor_ln124_47_reg_32628_reg[4] [0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_32628[2]_i_2 
       (.I0(q5_reg_0[1]),
        .I1(q5_reg_0[7]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_47_reg_32628_reg[7]_2 [2]),
        .I4(DOADO[7]),
        .I5(DOADO[1]),
        .O(\xor_ln124_47_reg_32628[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_32628[2]_i_3 
       (.I0(\xor_ln124_47_reg_32628_reg[7]_0 [2]),
        .I1(Q[2]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [2]),
        .I4(pt_q0[2]),
        .I5(\xor_ln124_47_reg_32628_reg[7]_1 [2]),
        .O(\xor_ln124_47_reg_32628[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_32628[3]_i_2 
       (.I0(q5_reg_0[2]),
        .I1(\xor_ln124_47_reg_32628_reg[4] [1]),
        .I2(q5_reg_0[1]),
        .I3(q5_reg_0[6]),
        .I4(DOADO[7]),
        .I5(DOADO[2]),
        .O(q5_reg_31));
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_47_reg_32628[4]_i_1 
       (.I0(\xor_ln124_47_reg_32628[4]_i_2_n_0 ),
        .I1(\xor_ln124_47_reg_32628[4]_i_3_n_0 ),
        .I2(\xor_ln124_47_reg_32628_reg[4] [5]),
        .I3(\xor_ln124_47_reg_32628_reg[4] [6]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_32628[4]_i_2 
       (.I0(q5_reg_0[3]),
        .I1(\xor_ln124_47_reg_32628_reg[4] [2]),
        .I2(q5_reg_0[2]),
        .I3(\xor_ln124_47_reg_32628_reg[7]_2 [3]),
        .I4(DOADO[7]),
        .I5(DOADO[3]),
        .O(\xor_ln124_47_reg_32628[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_32628[4]_i_3 
       (.I0(\xor_ln124_47_reg_32628_reg[7]_0 [3]),
        .I1(Q[4]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [4]),
        .I4(pt_q0[3]),
        .I5(\xor_ln124_47_reg_32628_reg[7]_1 [3]),
        .O(\xor_ln124_47_reg_32628[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_32628[5]_i_1 
       (.I0(\xor_ln124_47_reg_32628[5]_i_2_n_0 ),
        .I1(\xor_ln124_47_reg_32628_reg[5] ),
        .I2(DOADO[4]),
        .I3(q5_reg_0[4]),
        .I4(pt_q0[4]),
        .I5(\xor_ln124_47_reg_32628_reg[7]_1 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_32628[5]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_47_reg_32628_reg[7] [5]),
        .I2(Q[5]),
        .I3(\xor_ln124_47_reg_32628_reg[7]_0 [4]),
        .I4(q5_reg_0[3]),
        .I5(\xor_ln124_47_reg_32628_reg[7]_2 [4]),
        .O(\xor_ln124_47_reg_32628[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_47_reg_32628[6]_i_1 
       (.I0(Q[6]),
        .I1(\xor_ln124_47_reg_32628[6]_i_2_n_0 ),
        .I2(pt_q0[5]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [6]),
        .I4(\xor_ln124_47_reg_32628_reg[7]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_32628[6]_i_2 
       (.I0(\xor_ln124_47_reg_32628_reg[4] [3]),
        .I1(\xor_ln124_47_reg_32628_reg[7]_1 [5]),
        .I2(\xor_ln124_47_reg_32628_reg[7]_2 [5]),
        .I3(q5_reg_0[4]),
        .I4(q5_reg_0[5]),
        .I5(DOADO[5]),
        .O(\xor_ln124_47_reg_32628[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_47_reg_32628[7]_i_1 
       (.I0(Q[7]),
        .I1(\xor_ln124_47_reg_32628[7]_i_2_n_0 ),
        .I2(pt_q0[6]),
        .I3(\xor_ln124_47_reg_32628_reg[7] [7]),
        .I4(\xor_ln124_47_reg_32628_reg[7]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_32628[7]_i_2 
       (.I0(\xor_ln124_47_reg_32628_reg[4] [4]),
        .I1(\xor_ln124_47_reg_32628_reg[7]_1 [6]),
        .I2(\xor_ln124_47_reg_32628_reg[7]_2 [6]),
        .I3(q5_reg_0[5]),
        .I4(q5_reg_0[6]),
        .I5(DOADO[6]),
        .O(\xor_ln124_47_reg_32628[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[0]_i_1 
       (.I0(q3_reg_i_76_0[0]),
        .I1(x_assign_38_reg_32707[7]),
        .I2(q3_reg_i_105__0_0[0]),
        .I3(\xor_ln124_60_reg_32760[0]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_33470_reg[7]_0 [0]),
        .I5(q3_reg_i_76_1[0]),
        .O(\reg_2398_reg[2] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[0]_i_2 
       (.I0(x_assign_16_reg_32594[4]),
        .I1(x_assign_18_reg_32639[0]),
        .I2(or_ln134_26_reg_32723[0]),
        .I3(x_assign_38_reg_32707[0]),
        .I4(or_ln134_12_reg_32680[0]),
        .I5(q3_reg_i_25__0_0[0]),
        .O(\xor_ln124_60_reg_32760[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[2]_i_1 
       (.I0(q3_reg_i_76_0[2]),
        .I1(q3_reg_i_97__0_0[0]),
        .I2(q3_reg_i_105__0_0[2]),
        .I3(\xor_ln124_60_reg_32760[2]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_33470_reg[7]_0 [2]),
        .I5(q3_reg_i_76_1[2]),
        .O(\reg_2398_reg[2] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_32760[2]_i_2 
       (.I0(or_ln134_11_fu_5671_p3[0]),
        .I1(x_assign_18_reg_32639[2]),
        .I2(x_assign_36_reg_32696[1]),
        .I3(x_assign_38_reg_32707[2]),
        .I4(or_ln134_12_reg_32680[2]),
        .I5(q3_reg_i_25__0_0[2]),
        .O(\xor_ln124_60_reg_32760[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[0]_i_1 
       (.I0(\xor_ln124_47_reg_32628_reg[7] [0]),
        .I1(q3_reg_0[6]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_61_reg_32728[0]_i_2_n_0 ),
        .I4(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I5(q3_reg_0[5]),
        .O(q5_reg_7[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[0]_i_2 
       (.I0(\xor_ln124_37_reg_32686_reg[7] [0]),
        .I1(x_assign_18_reg_32639[0]),
        .I2(x_assign_18_reg_32639[6]),
        .I3(DOADO[7]),
        .I4(Q[0]),
        .I5(x_assign_21_reg_32548[6]),
        .O(\xor_ln124_61_reg_32728[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[1]_i_1 
       (.I0(\xor_ln124_47_reg_32628_reg[7] [1]),
        .I1(q3_reg_0[0]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_61_reg_32728[1]_i_2_n_0 ),
        .I4(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I5(q3_reg_0[6]),
        .O(q5_reg_7[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[1]_i_2 
       (.I0(\xor_ln124_37_reg_32686_reg[7] [1]),
        .I1(x_assign_18_reg_32639[1]),
        .I2(x_assign_18_reg_32639[7]),
        .I3(DOADO[0]),
        .I4(Q[1]),
        .I5(x_assign_21_reg_32548[7]),
        .O(\xor_ln124_61_reg_32728[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[2]_i_1 
       (.I0(\^q3_reg ),
        .I1(q3_reg_0[6]),
        .I2(\xor_ln124_61_reg_32728[2]_i_2_n_0 ),
        .I3(\xor_ln124_61_reg_32728[2]_i_3_n_0 ),
        .I4(\xor_ln124_47_reg_32628_reg[7] [2]),
        .I5(\xor_ln124_63_reg_32734_reg[7] [6]),
        .O(q5_reg_7[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[2]_i_2 
       (.I0(q3_reg_0[5]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [0]),
        .I2(q5_reg_0[1]),
        .I3(x_assign_18_reg_32639[2]),
        .I4(q3_reg_0[0]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_61_reg_32728[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[2]_i_3 
       (.I0(Q[2]),
        .I1(\xor_ln124_37_reg_32686_reg[7] [2]),
        .I2(DOADO[7]),
        .I3(DOADO[1]),
        .I4(\xor_ln124_37_reg_32686_reg[5] [0]),
        .I5(\xor_ln124_37_reg_32686_reg[5]_0 [0]),
        .O(\xor_ln124_61_reg_32728[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[3]_i_2 
       (.I0(q3_reg_0[5]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [1]),
        .I2(q5_reg_0[2]),
        .I3(x_assign_18_reg_32639[3]),
        .I4(\^q3_reg ),
        .I5(q5_reg_0[7]),
        .O(q3_reg_11));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[3]_i_3 
       (.I0(Q[3]),
        .I1(\xor_ln124_37_reg_32686_reg[7] [3]),
        .I2(DOADO[7]),
        .I3(DOADO[2]),
        .I4(\xor_ln124_37_reg_32686_reg[5] [1]),
        .I5(\xor_ln124_37_reg_32686_reg[5]_0 [1]),
        .O(\reg_2388_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[4]_i_2 
       (.I0(q3_reg_0[5]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [2]),
        .I2(q5_reg_0[3]),
        .I3(x_assign_18_reg_32639[4]),
        .I4(q3_reg_0[1]),
        .I5(q5_reg_0[7]),
        .O(q3_reg_10));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[4]_i_3 
       (.I0(Q[4]),
        .I1(\xor_ln124_37_reg_32686_reg[7] [4]),
        .I2(DOADO[7]),
        .I3(DOADO[3]),
        .I4(\xor_ln124_37_reg_32686_reg[5] [2]),
        .I5(\xor_ln124_37_reg_32686_reg[5]_0 [2]),
        .O(\reg_2388_reg[4] ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_61_reg_32728[5]_i_1 
       (.I0(\xor_ln124_61_reg_32728_reg[5] ),
        .I1(q3_reg_0[3]),
        .I2(\xor_ln124_61_reg_32728[5]_i_3_n_0 ),
        .O(q5_reg_7[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[5]_i_3 
       (.I0(\xor_ln124_37_reg_32686_reg[7] [5]),
        .I1(x_assign_18_reg_32639[5]),
        .I2(\xor_ln124_37_reg_32686_reg[5]_0 [3]),
        .I3(DOADO[4]),
        .I4(Q[5]),
        .I5(\xor_ln124_37_reg_32686_reg[5] [3]),
        .O(\xor_ln124_61_reg_32728[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[6]_i_1 
       (.I0(\xor_ln124_47_reg_32628_reg[7] [6]),
        .I1(q3_reg_0[4]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_61_reg_32728[6]_i_2_n_0 ),
        .I4(\xor_ln124_63_reg_32734_reg[7] [4]),
        .I5(q3_reg_0[3]),
        .O(q5_reg_7[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[6]_i_2 
       (.I0(\xor_ln124_37_reg_32686_reg[7] [6]),
        .I1(x_assign_18_reg_32639[6]),
        .I2(x_assign_18_reg_32639[4]),
        .I3(DOADO[5]),
        .I4(Q[6]),
        .I5(x_assign_21_reg_32548[4]),
        .O(\xor_ln124_61_reg_32728[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[7]_i_1 
       (.I0(\xor_ln124_47_reg_32628_reg[7] [7]),
        .I1(q3_reg_0[5]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_61_reg_32728[7]_i_2_n_0 ),
        .I4(\xor_ln124_63_reg_32734_reg[7] [5]),
        .I5(q3_reg_0[4]),
        .O(q5_reg_7[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[7]_i_2 
       (.I0(\xor_ln124_37_reg_32686_reg[7] [7]),
        .I1(x_assign_18_reg_32639[7]),
        .I2(x_assign_18_reg_32639[5]),
        .I3(DOADO[6]),
        .I4(Q[7]),
        .I5(x_assign_21_reg_32548[5]),
        .O(\xor_ln124_61_reg_32728[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[1]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_0 [1]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [1]),
        .I2(x_assign_16_reg_32594[1]),
        .I3(\xor_ln124_62_reg_32765[1]_i_2_n_0 ),
        .I4(x_assign_16_reg_32594[5]),
        .I5(or_ln134_12_reg_32680[1]),
        .O(\pt_load_2_reg_32129_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[1]_i_2 
       (.I0(or_ln134_26_reg_32723[0]),
        .I1(x_assign_21_reg_32548[1]),
        .I2(x_assign_36_reg_32696[0]),
        .I3(x_assign_38_reg_32707[1]),
        .I4(\xor_ln124_62_reg_32765_reg[7]_2 [1]),
        .I5(\xor_ln124_62_reg_32765_reg[7] [1]),
        .O(\xor_ln124_62_reg_32765[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[6]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_0 [6]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [6]),
        .I2(x_assign_16_reg_32594[4]),
        .I3(\xor_ln124_62_reg_32765[6]_i_2_n_0 ),
        .I4(or_ln134_11_fu_5671_p3[4]),
        .I5(or_ln134_12_reg_32680[6]),
        .O(\pt_load_2_reg_32129_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[6]_i_2 
       (.I0(or_ln134_26_reg_32723[5]),
        .I1(x_assign_21_reg_32548[6]),
        .I2(or_ln134_26_reg_32723[6]),
        .I3(x_assign_38_reg_32707[6]),
        .I4(\xor_ln124_62_reg_32765_reg[7]_2 [6]),
        .I5(\xor_ln124_62_reg_32765_reg[7] [6]),
        .O(\xor_ln124_62_reg_32765[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[7]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_0 [7]),
        .I1(\xor_ln124_62_reg_32765_reg[7]_1 [7]),
        .I2(x_assign_16_reg_32594[5]),
        .I3(\xor_ln124_62_reg_32765[7]_i_2_n_0 ),
        .I4(or_ln134_11_fu_5671_p3[5]),
        .I5(or_ln134_12_reg_32680[7]),
        .O(\pt_load_2_reg_32129_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_32765[7]_i_2 
       (.I0(or_ln134_26_reg_32723[6]),
        .I1(x_assign_21_reg_32548[7]),
        .I2(x_assign_36_reg_32696[3]),
        .I3(x_assign_38_reg_32707[7]),
        .I4(\xor_ln124_62_reg_32765_reg[7]_2 [7]),
        .I5(\xor_ln124_62_reg_32765_reg[7] [7]),
        .O(\xor_ln124_62_reg_32765[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[0]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [0]),
        .I2(x_assign_18_reg_32639[6]),
        .I3(\xor_ln124_63_reg_32734[0]_i_2_n_0 ),
        .I4(\xor_ln124_63_reg_32734_reg[7]_0 [0]),
        .I5(x_assign_21_reg_32548[6]),
        .O(q5_reg_5[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[0]_i_2 
       (.I0(x_assign_21_reg_32548[0]),
        .I1(x_assign_16_reg_32594[0]),
        .I2(\xor_ln124_47_reg_32628_reg[7] [6]),
        .I3(DOADO[7]),
        .I4(q3_reg_0[6]),
        .I5(DOADO[6]),
        .O(\xor_ln124_63_reg_32734[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[1]_i_1 
       (.I0(q5_reg_0[1]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [1]),
        .I2(x_assign_18_reg_32639[7]),
        .I3(\xor_ln124_63_reg_32734[1]_i_2_n_0 ),
        .I4(\xor_ln124_63_reg_32734_reg[7]_0 [1]),
        .I5(x_assign_21_reg_32548[7]),
        .O(q5_reg_5[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[1]_i_2 
       (.I0(x_assign_21_reg_32548[1]),
        .I1(x_assign_16_reg_32594[1]),
        .I2(\xor_ln124_47_reg_32628_reg[7] [7]),
        .I3(DOADO[0]),
        .I4(q3_reg_0[0]),
        .I5(DOADO[7]),
        .O(\xor_ln124_63_reg_32734[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_63_reg_32734[2]_i_1 
       (.I0(\xor_ln124_63_reg_32734[2]_i_2_n_0 ),
        .I1(\xor_ln124_63_reg_32734_reg[2] ),
        .I2(DOADO[0]),
        .I3(\xor_ln124_63_reg_32734_reg[7]_0 [2]),
        .I4(DOADO[6]),
        .O(q5_reg_5[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[2]_i_2 
       (.I0(x_assign_21_reg_32548[2]),
        .I1(x_assign_16_reg_32594[2]),
        .I2(q5_reg_0[2]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [2]),
        .I4(q3_reg_0[6]),
        .I5(\^q3_reg ),
        .O(\xor_ln124_63_reg_32734[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_63_reg_32734[3]_i_1 
       (.I0(\xor_ln124_63_reg_32734[3]_i_2_n_0 ),
        .I1(\xor_ln124_63_reg_32734_reg[3] ),
        .I2(DOADO[1]),
        .I3(\xor_ln124_63_reg_32734_reg[7]_0 [3]),
        .I4(DOADO[6]),
        .O(q5_reg_5[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[3]_i_2 
       (.I0(x_assign_21_reg_32548[3]),
        .I1(x_assign_16_reg_32594[3]),
        .I2(q5_reg_0[3]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [3]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[1]),
        .O(\xor_ln124_63_reg_32734[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_63_reg_32734[4]_i_1 
       (.I0(\xor_ln124_63_reg_32734[4]_i_2_n_0 ),
        .I1(\xor_ln124_63_reg_32734_reg[4] ),
        .I2(DOADO[2]),
        .I3(\xor_ln124_63_reg_32734_reg[7]_0 [4]),
        .I4(DOADO[6]),
        .O(q5_reg_5[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[4]_i_2 
       (.I0(x_assign_21_reg_32548[4]),
        .I1(or_ln134_11_fu_5671_p3[4]),
        .I2(q5_reg_0[4]),
        .I3(\xor_ln124_63_reg_32734_reg[7] [4]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[2]),
        .O(\xor_ln124_63_reg_32734[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_63_reg_32734[5]_i_1 
       (.I0(\pt_load_3_reg_32160_reg[7] [5]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [5]),
        .I2(\xor_ln124_63_reg_32734[5]_i_2_n_0 ),
        .O(q5_reg_5[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[5]_i_2 
       (.I0(DOADO[7]),
        .I1(q3_reg_0[3]),
        .I2(\xor_ln124_47_reg_32628_reg[7] [3]),
        .I3(DOADO[4]),
        .I4(DOADO[3]),
        .I5(\xor_ln124_47_reg_32628_reg[7] [7]),
        .O(\xor_ln124_63_reg_32734[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[6]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [6]),
        .I2(x_assign_18_reg_32639[4]),
        .I3(\xor_ln124_63_reg_32734[6]_i_2_n_0 ),
        .I4(\xor_ln124_63_reg_32734_reg[7]_0 [6]),
        .I5(x_assign_21_reg_32548[4]),
        .O(q5_reg_5[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[6]_i_2 
       (.I0(x_assign_21_reg_32548[6]),
        .I1(x_assign_16_reg_32594[4]),
        .I2(\xor_ln124_47_reg_32628_reg[7] [4]),
        .I3(DOADO[5]),
        .I4(q3_reg_0[4]),
        .I5(DOADO[4]),
        .O(\xor_ln124_63_reg_32734[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[7]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_63_reg_32734_reg[7] [7]),
        .I2(x_assign_18_reg_32639[5]),
        .I3(\xor_ln124_63_reg_32734[7]_i_2_n_0 ),
        .I4(\xor_ln124_63_reg_32734_reg[7]_0 [7]),
        .I5(x_assign_21_reg_32548[5]),
        .O(q5_reg_5[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[7]_i_2 
       (.I0(x_assign_21_reg_32548[7]),
        .I1(x_assign_16_reg_32594[5]),
        .I2(\xor_ln124_47_reg_32628_reg[7] [5]),
        .I3(DOADO[6]),
        .I4(q3_reg_0[5]),
        .I5(DOADO[5]),
        .O(\xor_ln124_63_reg_32734[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_64_reg_32277[0]_i_1 
       (.I0(\xor_ln124_64_reg_32277_reg[3] [0]),
        .I1(q3_reg_1[7]),
        .O(\trunc_ln134_17_reg_32242_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_64_reg_32277[1]_i_1 
       (.I0(\xor_ln124_64_reg_32277_reg[3] [1]),
        .I1(q3_reg_1[0]),
        .O(\trunc_ln134_17_reg_32242_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_64_reg_32277[2]_i_1 
       (.I0(\xor_ln124_64_reg_32277_reg[3] [2]),
        .I1(q3_reg_1[1]),
        .I2(q3_reg_1[7]),
        .O(\trunc_ln134_17_reg_32242_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_64_reg_32277[3]_i_1 
       (.I0(\xor_ln124_64_reg_32277_reg[3] [3]),
        .I1(q3_reg_1[2]),
        .I2(q3_reg_1[7]),
        .O(\trunc_ln134_17_reg_32242_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_64_reg_32277[4]_i_1 
       (.I0(\xor_ln124_64_reg_32277_reg[5] [2]),
        .I1(q3_reg_1[3]),
        .I2(q3_reg_1[7]),
        .O(\trunc_ln134_17_reg_32242_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_64_reg_32277[5]_i_1 
       (.I0(\xor_ln124_64_reg_32277_reg[5] [3]),
        .I1(q3_reg_1[4]),
        .O(\trunc_ln134_17_reg_32242_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_64_reg_32277[6]_i_1 
       (.I0(\xor_ln124_64_reg_32277_reg[5] [0]),
        .I1(q3_reg_1[5]),
        .O(\trunc_ln134_17_reg_32242_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_64_reg_32277[7]_i_1 
       (.I0(\xor_ln124_64_reg_32277_reg[5] [1]),
        .I1(q3_reg_1[6]),
        .O(\trunc_ln134_17_reg_32242_reg[0] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[0]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_1 [0]),
        .I1(q3_reg_i_75__0_0[0]),
        .I2(q3_reg_i_104__0_1[0]),
        .I3(\xor_ln124_76_reg_32922[0]_i_2_n_0 ),
        .I4(x_assign_31_reg_32808[6]),
        .I5(x_assign_28_reg_32790[6]),
        .O(\reg_2405_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[0]_i_2 
       (.I0(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I1(x_assign_31_reg_32808[0]),
        .I2(or_ln134_32_fu_6823_p3[1]),
        .I3(or_ln134_34_fu_6835_p3[1]),
        .I4(or_ln134_32_fu_6823_p3[0]),
        .I5(x_assign_49_reg_32844[4]),
        .O(\xor_ln124_76_reg_32922[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[2]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_1 [2]),
        .I1(q3_reg_i_75__0_0[2]),
        .I2(q3_reg_i_104__0_1[2]),
        .I3(\xor_ln124_76_reg_32922[2]_i_2_n_0 ),
        .I4(\xor_ln124_78_reg_32932_reg[5]_0 [0]),
        .I5(\xor_ln124_78_reg_32932_reg[5] [0]),
        .O(\reg_2405_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[2]_i_2 
       (.I0(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I1(x_assign_31_reg_32808[2]),
        .I2(q3_reg_i_41__0_0[1]),
        .I3(q3_reg_i_104__0_0[1]),
        .I4(or_ln134_32_fu_6823_p3[2]),
        .I5(\xor_ln124_76_reg_32922_reg[4] [0]),
        .O(\xor_ln124_76_reg_32922[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[4]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_1 [4]),
        .I1(q3_reg_i_75__0_0[4]),
        .I2(or_ln134_22_reg_32832[6]),
        .I3(\xor_ln124_76_reg_32922[4]_i_2_n_0 ),
        .I4(\xor_ln124_78_reg_32932_reg[5]_0 [2]),
        .I5(\xor_ln124_78_reg_32932_reg[5] [2]),
        .O(\reg_2405_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[4]_i_2 
       (.I0(\xor_ln124_190_reg_34225_reg[7] [4]),
        .I1(x_assign_31_reg_32808[4]),
        .I2(or_ln134_32_fu_6823_p3[5]),
        .I3(or_ln134_34_fu_6835_p3[5]),
        .I4(or_ln134_32_fu_6823_p3[4]),
        .I5(\xor_ln124_76_reg_32922_reg[4] [2]),
        .O(\xor_ln124_76_reg_32922[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[6]_i_1 
       (.I0(\xor_ln124_62_reg_32765_reg[7]_1 [6]),
        .I1(q3_reg_i_75__0_0[6]),
        .I2(or_ln134_22_reg_32832[0]),
        .I3(\xor_ln124_76_reg_32922[6]_i_2_n_0 ),
        .I4(x_assign_31_reg_32808[4]),
        .I5(x_assign_28_reg_32790[4]),
        .O(\reg_2405_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_32922[6]_i_2 
       (.I0(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I1(x_assign_31_reg_32808[6]),
        .I2(or_ln134_32_fu_6823_p3[7]),
        .I3(or_ln134_34_fu_6835_p3[7]),
        .I4(or_ln134_32_fu_6823_p3[6]),
        .I5(x_assign_49_reg_32844[2]),
        .O(\xor_ln124_76_reg_32922[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[0]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7]_0 [0]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [0]),
        .I2(x_assign_28_reg_32790[6]),
        .I3(\xor_ln124_78_reg_32932[0]_i_2_n_0 ),
        .I4(q0_reg_i_159__0_0[0]),
        .I5(x_assign_31_reg_32808[6]),
        .O(\reg_2412_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[0]_i_2 
       (.I0(x_assign_33_reg_32820[0]),
        .I1(x_assign_28_reg_32790[0]),
        .I2(or_ln134_32_fu_6823_p3[1]),
        .I3(or_ln134_34_fu_6835_p3[1]),
        .I4(x_assign_51_reg_32876),
        .I5(or_ln134_34_fu_6835_p3[0]),
        .O(\xor_ln124_78_reg_32932[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[2]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7]_0 [2]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [2]),
        .I2(\xor_ln124_78_reg_32932_reg[5] [0]),
        .I3(\xor_ln124_78_reg_32932[2]_i_2_n_0 ),
        .I4(q0_reg_i_159__0_0[2]),
        .I5(\xor_ln124_78_reg_32932_reg[5]_0 [0]),
        .O(\reg_2412_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[2]_i_2 
       (.I0(x_assign_33_reg_32820[2]),
        .I1(x_assign_28_reg_32790[2]),
        .I2(q3_reg_i_41__0_0[1]),
        .I3(q3_reg_i_104__0_0[1]),
        .I4(or_ln134_33_fu_6829_p3[1]),
        .I5(or_ln134_34_fu_6835_p3[2]),
        .O(\xor_ln124_78_reg_32932[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[5]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7]_0 [5]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [5]),
        .I2(\xor_ln124_78_reg_32932_reg[5] [3]),
        .I3(\xor_ln124_78_reg_32932[5]_i_2_n_0 ),
        .I4(q0_reg_i_159__0_0[5]),
        .I5(\xor_ln124_78_reg_32932_reg[5]_0 [3]),
        .O(\reg_2412_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[5]_i_2 
       (.I0(or_ln134_21_reg_32826[5]),
        .I1(x_assign_28_reg_32790[5]),
        .I2(or_ln134_32_fu_6823_p3[6]),
        .I3(or_ln134_34_fu_6835_p3[6]),
        .I4(or_ln134_33_fu_6829_p3[4]),
        .I5(or_ln134_34_fu_6835_p3[5]),
        .O(\xor_ln124_78_reg_32932[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[6]_i_1 
       (.I0(\xor_ln124_317_reg_35385_reg[7]_0 [6]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [6]),
        .I2(x_assign_28_reg_32790[4]),
        .I3(\xor_ln124_78_reg_32932[6]_i_2_n_0 ),
        .I4(q0_reg_i_159__0_0[6]),
        .I5(x_assign_31_reg_32808[4]),
        .O(\reg_2412_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_32932[6]_i_2 
       (.I0(x_assign_33_reg_32820[4]),
        .I1(x_assign_28_reg_32790[6]),
        .I2(or_ln134_32_fu_6823_p3[7]),
        .I3(or_ln134_34_fu_6835_p3[7]),
        .I4(or_ln134_33_fu_6829_p3[5]),
        .I5(or_ln134_34_fu_6835_p3[6]),
        .O(\xor_ln124_78_reg_32932[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[0]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7]_0 [0]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [0]),
        .I2(\xor_ln124_92_reg_33094_reg[3] [0]),
        .I3(\xor_ln124_92_reg_33094[0]_i_2_n_0 ),
        .I4(q5_reg_40[0]),
        .I5(x_assign_43_reg_32980[0]),
        .O(\reg_2427_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[0]_i_2 
       (.I0(x_assign_40_reg_32962[6]),
        .I1(x_assign_43_reg_32980[6]),
        .I2(or_ln134_40_fu_7955_p3[1]),
        .I3(or_ln134_42_fu_7967_p3[1]),
        .I4(or_ln134_40_fu_7955_p3[0]),
        .I5(x_assign_61_reg_33016[4]),
        .O(\xor_ln124_92_reg_33094[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[1]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7]_0 [1]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [1]),
        .I2(\xor_ln124_92_reg_33094_reg[3] [1]),
        .I3(\xor_ln124_92_reg_33094[1]_i_2_n_0 ),
        .I4(q5_reg_40[1]),
        .I5(x_assign_43_reg_32980[1]),
        .O(\reg_2427_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[1]_i_2 
       (.I0(x_assign_40_reg_32962[7]),
        .I1(x_assign_43_reg_32980[7]),
        .I2(\xor_ln124_94_reg_33104_reg[3] [0]),
        .I3(\xor_ln124_94_reg_33104_reg[3]_0 [0]),
        .I4(or_ln134_40_fu_7955_p3[1]),
        .I5(x_assign_61_reg_33016[0]),
        .O(\xor_ln124_92_reg_33094[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[2]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7]_0 [2]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [2]),
        .I2(\xor_ln124_92_reg_33094_reg[3] [2]),
        .I3(\xor_ln124_92_reg_33094[2]_i_2_n_0 ),
        .I4(q5_reg_40[2]),
        .I5(x_assign_43_reg_32980[2]),
        .O(\reg_2427_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[2]_i_2 
       (.I0(\xor_ln124_94_reg_33104_reg[5] [0]),
        .I1(\xor_ln124_94_reg_33104_reg[5]_0 [0]),
        .I2(\xor_ln124_94_reg_33104_reg[3] [1]),
        .I3(\xor_ln124_94_reg_33104_reg[3]_0 [1]),
        .I4(or_ln134_40_fu_7955_p3[2]),
        .I5(q3_reg_i_36__0_1[0]),
        .O(\xor_ln124_92_reg_33094[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[3]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7]_0 [3]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [3]),
        .I2(\xor_ln124_92_reg_33094_reg[3] [3]),
        .I3(\xor_ln124_92_reg_33094[3]_i_2_n_0 ),
        .I4(q5_reg_40[3]),
        .I5(x_assign_43_reg_32980[3]),
        .O(\reg_2427_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[3]_i_2 
       (.I0(\xor_ln124_94_reg_33104_reg[5] [1]),
        .I1(\xor_ln124_94_reg_33104_reg[5]_0 [1]),
        .I2(\xor_ln124_94_reg_33104_reg[3] [2]),
        .I3(\xor_ln124_94_reg_33104_reg[3]_0 [2]),
        .I4(or_ln134_40_fu_7955_p3[3]),
        .I5(q3_reg_i_36__0_1[1]),
        .O(\xor_ln124_92_reg_33094[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[6]_i_1 
       (.I0(\xor_ln124_189_reg_34219_reg[7]_0 [6]),
        .I1(\xor_ln124_190_reg_34225_reg[7] [6]),
        .I2(or_ln134_30_reg_33004[0]),
        .I3(\xor_ln124_92_reg_33094[6]_i_2_n_0 ),
        .I4(q5_reg_40[6]),
        .I5(x_assign_43_reg_32980[6]),
        .O(\reg_2427_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33094[6]_i_2 
       (.I0(x_assign_40_reg_32962[4]),
        .I1(x_assign_43_reg_32980[4]),
        .I2(or_ln134_40_fu_7955_p3[7]),
        .I3(or_ln134_42_fu_7967_p3[7]),
        .I4(or_ln134_40_fu_7955_p3[6]),
        .I5(x_assign_61_reg_33016[2]),
        .O(\xor_ln124_92_reg_33094[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[3]_i_1 
       (.I0(q4_reg_32[3]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [3]),
        .I2(x_assign_45_reg_32992[3]),
        .I3(\xor_ln124_94_reg_33104[3]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_33480_reg[7]_0 [3]),
        .I5(x_assign_40_reg_32962[3]),
        .O(\xor_ln124_30_reg_32515_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[3]_i_2 
       (.I0(\xor_ln124_94_reg_33104_reg[5] [1]),
        .I1(\xor_ln124_94_reg_33104_reg[5]_0 [1]),
        .I2(\xor_ln124_94_reg_33104_reg[3] [2]),
        .I3(\xor_ln124_94_reg_33104_reg[3]_0 [2]),
        .I4(or_ln134_42_fu_7967_p3[3]),
        .I5(or_ln134_41_fu_7961_p3[2]),
        .O(\xor_ln124_94_reg_33104[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[5]_i_1 
       (.I0(q4_reg_32[5]),
        .I1(\xor_ln124_187_reg_34207_reg[7]_0 [5]),
        .I2(or_ln134_29_reg_32998[5]),
        .I3(\xor_ln124_94_reg_33104[5]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_33480_reg[7]_0 [5]),
        .I5(x_assign_40_reg_32962[5]),
        .O(\xor_ln124_30_reg_32515_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33104[5]_i_2 
       (.I0(\xor_ln124_94_reg_33104_reg[5] [3]),
        .I1(\xor_ln124_94_reg_33104_reg[5]_0 [3]),
        .I2(or_ln134_40_fu_7955_p3[6]),
        .I3(or_ln134_42_fu_7967_p3[6]),
        .I4(or_ln134_42_fu_7967_p3[5]),
        .I5(or_ln134_41_fu_7961_p3[4]),
        .O(\xor_ln124_94_reg_33104[5]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s1_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    clefia_s0_ce2,
    q3_reg_0,
    q3_reg_1,
    q4_reg_0,
    q4_reg_1,
    q5_reg_0,
    D,
    ap_enable_reg_pp0_iter1_reg,
    clefia_s1_address2112_out,
    clefia_s1_address413_out,
    clefia_s1_address41,
    clefia_s1_address412_out,
    clefia_s1_address414_out,
    p_40_in,
    ce16,
    clefia_s1_address415_out,
    clefia_s1_address219_out,
    clefia_s1_address2110_out,
    clefia_s1_address416_out,
    q0_reg_0,
    \ap_CS_fsm_reg[9] ,
    q3_reg_2,
    q3_reg_3,
    q0_reg_1,
    ap_enable_reg_pp0_iter3_reg,
    q4_reg_2,
    \reg_2500_reg[7] ,
    \x_74_reg_33668_reg[7] ,
    \reg_2476_reg[7] ,
    \reg_2500_reg[7]_0 ,
    q4_reg_3,
    q4_reg_4,
    q4_reg_5,
    \trunc_ln134_294_reg_34776_reg[5] ,
    \trunc_ln134_259_reg_34546_reg[5] ,
    \trunc_ln134_317_reg_34920_reg[3] ,
    \trunc_ln134_239_reg_34413_reg[3] ,
    \trunc_ln134_274_reg_34648_reg[5] ,
    \trunc_ln134_219_reg_34285_reg[3] ,
    \xor_ln124_206_reg_34353_reg[5] ,
    \reg_2495_reg[5] ,
    \xor_ln124_174_reg_34050_reg[5] ,
    \xor_ln124_222_reg_34481_reg[5] ,
    \xor_ln124_158_reg_33861_reg[5] ,
    \xor_ln124_190_reg_34225_reg[5] ,
    \xor_ln124_20_reg_32455_reg[7] ,
    q5_reg_1,
    q4_reg_6,
    q5_reg_2,
    q4_reg_7,
    q5_reg_3,
    q5_reg_4,
    q5_reg_5,
    q5_reg_6,
    q5_reg_7,
    q5_reg_8,
    q5_reg_9,
    \reg_2489_reg[7] ,
    q5_reg_10,
    ap_enable_reg_pp0_iter3_reg_0,
    ap_enable_reg_pp0_iter4_reg,
    \reg_2444_reg[4] ,
    ct_address0127_out,
    clefia_s1_address0123_out,
    ct_ce08,
    \reg_2435_reg[5] ,
    \ap_CS_fsm_reg[1] ,
    ap_enable_reg_pp0_iter3_reg_1,
    ap_enable_reg_pp0_iter3_reg_2,
    \reg_2489_reg[7]_0 ,
    \xor_ln124_318_reg_35390_reg[7] ,
    \reg_2412_reg[1] ,
    \reg_2452_reg[6] ,
    \reg_2412_reg[3] ,
    \reg_2412_reg[4] ,
    \reg_2412_reg[5] ,
    \reg_2412_reg[6] ,
    \reg_2412_reg[7] ,
    clefia_s1_address0119_out,
    clefia_s1_address0120_out,
    clefia_s1_address0122_out,
    \ap_CS_fsm_reg[3] ,
    p_54_in,
    clefia_s1_address0116_out,
    \ap_CS_fsm_reg[15] ,
    q3_reg_4,
    ce011,
    \xor_ln124_93_reg_33099_reg[7] ,
    q4_reg_8,
    q4_reg_9,
    q4_reg_10,
    q4_reg_11,
    q4_reg_12,
    q4_reg_13,
    q5_reg_11,
    q5_reg_12,
    q4_reg_14,
    q5_reg_13,
    \xor_ln124_77_reg_32927_reg[7] ,
    \xor_ln124_61_reg_32728_reg[7] ,
    \xor_ln124_63_reg_32734_reg[7] ,
    \reg_2444_reg[3] ,
    \xor_ln124_79_reg_32937_reg[5] ,
    \reg_2398_reg[7] ,
    clefia_s1_address0117_out,
    \reg_2419_reg[7] ,
    clefia_s1_address0121_out,
    q3_reg_5,
    q3_reg_6,
    q3_reg_7,
    q3_reg_8,
    q4_reg_15,
    q4_reg_16,
    q4_reg_17,
    \z_102_reg_34487_reg[4] ,
    \reg_2500_reg[4] ,
    \z_102_reg_34487_reg[3] ,
    \reg_2500_reg[3] ,
    \xor_ln124_236_reg_34602_reg[6] ,
    \xor_ln124_238_reg_34614_reg[4] ,
    q4_reg_18,
    q4_reg_19,
    \reg_2495_reg[2] ,
    \reg_2412_reg[4]_0 ,
    \reg_2412_reg[3]_0 ,
    \pt_load_9_reg_32222_reg[7] ,
    \pt_load_11_reg_32288_reg[7] ,
    \reg_2435_reg[7] ,
    \reg_2419_reg[7]_0 ,
    \reg_2435_reg[7]_0 ,
    \xor_ln124_95_reg_33109_reg[7] ,
    \reg_2444_reg[7] ,
    \reg_2435_reg[7]_1 ,
    \xor_ln124_286_reg_34998_reg[7] ,
    \reg_2435_reg[6] ,
    \reg_2435_reg[6]_0 ,
    q4_reg_20,
    q4_reg_21,
    q4_reg_22,
    \pt_load_8_reg_32191_reg[7] ,
    \xor_ln124_156_reg_33851_reg[2] ,
    \reg_2452_reg[2] ,
    \xor_ln124_268_reg_34858_reg[5] ,
    clefia_s1_address0115_out,
    clefia_s1_address0113_out,
    clefia_s1_address0114_out,
    \reg_2435_reg[0] ,
    \reg_2398_reg[7]_0 ,
    \xor_ln124_111_reg_33297_reg[7] ,
    \reg_2495_reg[2]_0 ,
    \reg_2495_reg[2]_1 ,
    \xor_ln124_15_reg_32413_reg[6] ,
    \reg_2419_reg[5] ,
    \reg_2483_reg[2] ,
    clefia_s1_address01,
    x_assign_302_fu_30323_p3,
    q0_reg_2,
    q0_reg_3,
    x_assign_48_fu_6403_p3,
    q3_reg_9,
    q3_reg_10,
    x_assign_50_fu_6521_p3,
    q0_reg_4,
    q0_reg_5,
    q3_reg_11,
    ap_clk,
    clefia_s0_ce0,
    clefia_s1_ce6,
    ADDRBWRADDR,
    clefia_s1_ce5,
    \xor_ln124_47_reg_32628_reg[3] ,
    \xor_ln124_47_reg_32628_reg[3]_0 ,
    Q,
    q5_reg_i_15_0,
    q5_reg_i_15_1,
    q4_reg_23,
    q4_reg_24,
    q0_reg_i_284__0_0,
    q4_reg_i_31_0,
    q4_reg_i_31_1,
    q4_reg_25,
    clefia_s1_address2111_out,
    ce24,
    ce411,
    \reg_2405_reg[0] ,
    ap_enable_reg_pp0_iter2,
    clefia_s1_address21,
    clefia_s1_address217_out,
    q3_reg_i_283_0,
    q3_reg_i_216_0,
    \xor_ln124_316_reg_35380_reg[7] ,
    q4_reg_i_31_2,
    \xor_ln124_318_reg_35390_reg[7]_0 ,
    \xor_ln124_334_reg_35578_reg[7] ,
    reg_24761,
    reg_24891,
    q4_reg_26,
    ap_enable_reg_pp0_iter1,
    reg_246817_out,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter4,
    \reg_2459_reg[0] ,
    reg_2459112_out,
    reg_24681,
    \xor_ln124_253_reg_34736_reg[5] ,
    \xor_ln124_269_reg_34864_reg[7] ,
    \xor_ln124_269_reg_34864_reg[5] ,
    \xor_ln124_382_reg_36142_reg[7] ,
    \xor_ln124_285_reg_34992_reg[7] ,
    \xor_ln124_221_reg_34475_reg[7] ,
    \xor_ln124_46_reg_32622_reg[7] ,
    \xor_ln124_254_reg_34742_reg[4] ,
    \xor_ln124_46_reg_32622_reg[5] ,
    \xor_ln124_237_reg_34608_reg[5] ,
    \xor_ln124_268_reg_34858_reg[4] ,
    or_ln134_116_fu_19967_p3,
    \xor_ln124_270_reg_34870_reg[5] ,
    \xor_ln124_236_reg_34602_reg[4] ,
    or_ln134_102_fu_17692_p3,
    \xor_ln124_284_reg_34986_reg[4] ,
    or_ln134_125_fu_21117_p3,
    or_ln134_124_fu_21111_p3,
    \xor_ln124_220_reg_34469_reg[4] ,
    or_ln134_94_fu_16548_p3,
    or_ln134_92_fu_16536_p3,
    \xor_ln124_252_reg_34730_reg[4] ,
    or_ln134_108_fu_18823_p3,
    or_ln134_110_fu_18835_p3,
    \xor_ln124_204_reg_34341_reg[4] ,
    or_ln134_86_fu_15404_p3,
    \xor_ln124_270_reg_34870_reg[5]_0 ,
    \xor_ln124_206_reg_34353_reg[5]_0 ,
    \xor_ln124_238_reg_34614_reg[5] ,
    \xor_ln124_222_reg_34481_reg[5]_0 ,
    \xor_ln124_44_reg_32610_reg[7] ,
    \xor_ln124_44_reg_32610_reg[5] ,
    \xor_ln124_219_reg_34463_reg[7] ,
    x_assign_177_reg_34786,
    x_assign_172_reg_34748,
    or_ln134_115_fu_19961_p3,
    x_assign_129_reg_34269,
    x_assign_124_reg_34231,
    or_ln134_84_fu_15392_p3,
    \xor_ln124_235_reg_34596_reg[7] ,
    \xor_ln124_253_reg_34736_reg[7] ,
    x_assign_189_reg_34914,
    \xor_ln124_285_reg_34992_reg[2] ,
    or_ln134_123_fu_21105_p3,
    x_assign_141_reg_34397,
    x_assign_136_reg_34359,
    or_ln134_91_fu_16530_p3,
    x_assign_153_reg_34530,
    x_assign_148_reg_34492,
    or_ln134_107_fu_18817_p3,
    \xor_ln124_203_reg_34335_reg[5] ,
    \xor_ln124_251_reg_34724_reg[7] ,
    \xor_ln124_61_reg_32728_reg[5] ,
    \xor_ln124_61_reg_32728_reg[4] ,
    \xor_ln124_61_reg_32728_reg[4]_0 ,
    q3_reg_12,
    ct_address0129_out,
    q3_reg_13,
    q3_reg_14,
    q3_reg_15,
    q3_reg_16,
    q3_reg_17,
    q3_reg_18,
    q3_reg_19,
    xor_ln124_403_fu_31328_p2,
    p_43_in,
    reg_2427118_out,
    reg_24271,
    reg_24591,
    reg_2405121_out,
    reg_24051,
    reg_2392133_out,
    q3_reg_20,
    \xor_ln124_350_reg_35766_reg[7] ,
    reg_2412120_out,
    reg_24121,
    q4_reg_i_28__0_0,
    q5_reg_i_10_0,
    x_assign_16_reg_32594,
    x_assign_21_reg_32548,
    or_ln134_11_fu_5671_p3,
    or_ln134_12_reg_32680,
    \xor_ln124_254_reg_34742_reg[5] ,
    \xor_ln124_206_reg_34353_reg[5]_1 ,
    \xor_ln124_206_reg_34353_reg[5]_2 ,
    \xor_ln124_286_reg_34998_reg[5] ,
    \xor_ln124_286_reg_34998_reg[5]_0 ,
    \xor_ln124_63_reg_32734_reg[4] ,
    \xor_ln124_63_reg_32734_reg[4]_0 ,
    \xor_ln124_45_reg_32616_reg[4] ,
    \xor_ln124_61_reg_32728_reg[3] ,
    \xor_ln124_61_reg_32728_reg[3]_0 ,
    clefia_s1_address218_out,
    \xor_ln124_125_reg_33475_reg[7] ,
    \xor_ln124_125_reg_33475_reg[7]_0 ,
    or_ln134_45_fu_10049_p3,
    or_ln134_46_fu_10055_p3,
    x_assign_67_reg_33344,
    \xor_ln124_203_reg_34335_reg[7] ,
    x_assign_87_reg_33424,
    x_assign_85_reg_33392,
    or_ln134_56_fu_10219_p3,
    \xor_ln124_127_reg_33485_reg[7] ,
    \xor_ln124_127_reg_33485_reg[7]_0 ,
    x_assign_64_reg_33322,
    x_assign_69_reg_33360,
    or_ln134_57_fu_10225_p3,
    or_ln134_58_fu_10231_p3,
    \xor_ln124_158_reg_33861_reg[7] ,
    q4_reg_i_26_0,
    q4_reg_i_36__0_0,
    q4_reg_i_36__0_1,
    x_assign_165_reg_34658,
    \xor_ln124_254_reg_34742_reg[5]_0 ,
    \xor_ln124_254_reg_34742_reg[4]_0 ,
    \xor_ln124_254_reg_34742_reg[3] ,
    x_assign_160_reg_34620,
    \xor_ln124_316_reg_35380_reg[7]_0 ,
    or_ln134_140_fu_23688_p3,
    or_ln134_142_fu_23700_p3,
    or_ln134_141_fu_23694_p3,
    \xor_ln124_172_reg_34039_reg[7] ,
    x_assign_230_reg_35313,
    x_assign_229_reg_35297,
    x_assign_231_reg_35329,
    \xor_ln124_318_reg_35390_reg[7]_1 ,
    x_assign_208_reg_35227,
    x_assign_213_reg_35265,
    or_ln134_154_fu_23876_p3,
    or_ln134_153_fu_23870_p3,
    \xor_ln124_316_reg_35380_reg[3] ,
    \xor_ln124_316_reg_35380_reg[3]_0 ,
    \xor_ln124_382_reg_36142_reg[7]_0 ,
    or_ln134_174_fu_28228_p3,
    or_ln134_173_fu_28222_p3,
    x_assign_261_reg_36017,
    x_assign_256_reg_35979,
    x_assign_279_reg_36081,
    x_assign_277_reg_36049,
    or_ln134_186_fu_28404_p3,
    or_ln134_185_fu_28398_p3,
    q0_reg_i_193_0,
    or_ln134_172_fu_28216_p3,
    or_ln134_171_fu_28210_p3,
    q3_reg_i_280_0,
    x_assign_278_reg_36065,
    x_assign_258_reg_35995,
    x_assign_259_reg_36001,
    or_ln134_183_fu_28386_p3,
    or_ln134_184_fu_28392_p3,
    x_assign_276_reg_36043,
    \xor_ln124_29_reg_32509_reg[7] ,
    q5_reg_i_13_0,
    q5_reg_i_30_0,
    \xor_ln124_253_reg_34736_reg[7]_0 ,
    \xor_ln124_237_reg_34608_reg[7] ,
    \xor_ln124_237_reg_34608_reg[7]_0 ,
    or_ln134_100_fu_17680_p3,
    or_ln134_99_fu_17674_p3,
    q0_reg_i_194_0,
    \xor_ln124_425_reg_36508_reg[7] ,
    q3_reg_i_88_0,
    q3_reg_i_104_0,
    q3_reg_i_30__0_0,
    \xor_ln124_252_reg_34730_reg[3] ,
    \xor_ln124_252_reg_34730_reg[3]_0 ,
    \xor_ln124_316_reg_35380_reg[4] ,
    \xor_ln124_316_reg_35380_reg[4]_0 ,
    q3_reg_i_87_0,
    q3_reg_i_52__0_0,
    or_ln134_76_fu_14488_p3,
    or_ln134_78_fu_14500_p3,
    or_ln134_75_fu_14482_p3,
    \xor_ln124_187_reg_34207_reg[3] ,
    \xor_ln124_187_reg_34207_reg[3]_0 ,
    \xor_ln124_203_reg_34335_reg[7]_0 ,
    \xor_ln124_203_reg_34335_reg[7]_1 ,
    \xor_ln124_251_reg_34724_reg[7]_0 ,
    \xor_ln124_203_reg_34335_reg[6] ,
    \xor_ln124_251_reg_34724_reg[4] ,
    \xor_ln124_251_reg_34724_reg[3] ,
    \xor_ln124_251_reg_34724_reg[2] ,
    \xor_ln124_204_reg_34341_reg[3] ,
    \xor_ln124_203_reg_34335_reg[1] ,
    q3_reg_i_69_0,
    \xor_ln124_203_reg_34335_reg[0] ,
    \xor_ln124_29_reg_32509_reg[7]_0 ,
    x_assign_15_reg_32392,
    x_assign_13_reg_32466,
    \xor_ln124_31_reg_32521_reg[7] ,
    or_ln134_10_fu_3985_p3,
    or_ln134_8_fu_3979_p3,
    \xor_ln124_30_reg_32515_reg[7] ,
    \xor_ln124_29_reg_32509_reg[5] ,
    \xor_ln124_28_reg_32503_reg[4] ,
    \xor_ln124_30_reg_32515_reg[4] ,
    \xor_ln124_30_reg_32515_reg[3] ,
    \xor_ln124_30_reg_32515_reg[3]_0 ,
    \xor_ln124_29_reg_32509_reg[2] ,
    \xor_ln124_30_reg_32515_reg[2] ,
    \xor_ln124_93_reg_33099_reg[7]_0 ,
    or_ln134_30_reg_33004,
    x_assign_43_reg_32980,
    or_ln134_29_reg_32998,
    x_assign_63_reg_33048,
    x_assign_61_reg_33016,
    or_ln134_40_fu_7955_p3,
    \xor_ln124_95_reg_33109_reg[7]_0 ,
    x_assign_40_reg_32962,
    x_assign_45_reg_32992,
    or_ln134_42_fu_7967_p3,
    or_ln134_41_fu_7961_p3,
    q4_reg_i_26_1,
    q5_reg_i_20__0_0,
    q5_reg_i_20__0_1,
    \xor_ln124_158_reg_33861_reg[7]_0 ,
    x_assign_93_reg_33736,
    x_assign_88_reg_33698,
    x_assign_90_reg_33714,
    or_ln134_71_fu_12471_p3,
    or_ln134_73_fu_12483_p3,
    or_ln134_74_fu_12489_p3,
    or_ln134_59_fu_12295_p3,
    \xor_ln124_158_reg_33861_reg[5]_0 ,
    \xor_ln124_158_reg_33861_reg[5]_1 ,
    \xor_ln124_158_reg_33861_reg[3] ,
    \xor_ln124_158_reg_33861_reg[3]_0 ,
    x_assign_108_reg_33762,
    \xor_ln124_222_reg_34481_reg[5]_1 ,
    \xor_ln124_222_reg_34481_reg[4] ,
    \xor_ln124_222_reg_34481_reg[3] ,
    \xor_ln124_286_reg_34998_reg[4] ,
    \xor_ln124_238_reg_34614_reg[4]_0 ,
    \xor_ln124_206_reg_34353_reg[4] ,
    \xor_ln124_270_reg_34870_reg[4] ,
    \xor_ln124_286_reg_34998_reg[3] ,
    \xor_ln124_238_reg_34614_reg[3] ,
    \xor_ln124_206_reg_34353_reg[3] ,
    \xor_ln124_270_reg_34870_reg[3] ,
    or_ln134_158_fu_25964_p3,
    or_ln134_157_fu_25958_p3,
    x_assign_232_reg_35603,
    x_assign_237_reg_35641,
    x_assign_253_reg_35673,
    x_assign_255_reg_35705,
    or_ln134_169_fu_26134_p3,
    or_ln134_170_fu_26140_p3,
    q0_reg_i_193_1,
    or_ln134_156_fu_25952_p3,
    or_ln134_155_fu_25946_p3,
    or_ln134_167_fu_26122_p3,
    x_assign_254_reg_35689,
    \xor_ln124_425_reg_36508_reg[7]_0 ,
    or_ln134_188_fu_30481_p3,
    or_ln134_187_fu_30475_p3,
    x_assign_280_reg_36350,
    x_assign_285_reg_36388,
    or_ln134_189_fu_30487_p3,
    x_assign_283_reg_36372,
    \xor_ln124_28_reg_32503_reg[7] ,
    q5_reg_i_10_1,
    q3_reg_i_20__0_0,
    or_ln134_60_fu_12301_p3,
    \xor_ln124_221_reg_34475_reg[4] ,
    \xor_ln124_221_reg_34475_reg[3] ,
    \xor_ln124_283_reg_34980_reg[7] ,
    x_assign_186_reg_34892,
    x_assign_187_reg_34898,
    \xor_ln124_283_reg_34980_reg[4] ,
    \xor_ln124_205_reg_34347_reg[7] ,
    or_ln134_83_fu_15386_p3,
    \xor_ln124_285_reg_34992_reg[4] ,
    \xor_ln124_285_reg_34992_reg[3] ,
    q3_reg_i_87_1,
    x_assign_235_reg_35625,
    x_assign_234_reg_35619,
    q3_reg_i_153_0,
    x_assign_282_reg_36366,
    or_ln134_190_fu_30493_p3,
    q3_reg_i_117_0,
    q3_reg_i_31__0_0,
    \xor_ln124_156_reg_33851_reg[7] ,
    x_assign_110_reg_33784,
    q4_reg_i_29_0,
    \xor_ln124_156_reg_33851_reg[4] ,
    \xor_ln124_156_reg_33851_reg[3] ,
    \xor_ln124_220_reg_34469_reg[4]_0 ,
    \xor_ln124_220_reg_34469_reg[3] ,
    \xor_ln124_220_reg_34469_reg[3]_0 ,
    \xor_ln124_220_reg_34469_reg[3]_1 ,
    q0_reg_i_249_0,
    \xor_ln124_284_reg_34986_reg[3] ,
    or_ln134_168_fu_26128_p3,
    \xor_ln124_219_reg_34463_reg[7]_0 ,
    \xor_ln124_219_reg_34463_reg[3] ,
    x_assign_52_reg_33134,
    q4_reg_27,
    x_assign_57_reg_33172,
    or_ln134_37_fu_8917_p3,
    or_ln134_38_fu_8923_p3,
    x_assign_75_reg_33236,
    x_assign_73_reg_33204,
    or_ln134_49_fu_9093_p3,
    or_ln134_50_fu_9099_p3,
    q5_reg_14,
    x_assign_55_reg_33156,
    q3_reg_i_115__0_0,
    or_ln134_48_fu_9087_p3,
    or_ln134_70_fu_13445_p3,
    \xor_ln124_172_reg_34039_reg[7]_0 ,
    x_assign_103_reg_33908,
    or_ln134_69_fu_13439_p3,
    x_assign_121_reg_33956,
    x_assign_123_reg_33988,
    or_ln134_80_fu_13609_p3,
    \xor_ln124_174_reg_34050_reg[7] ,
    x_assign_100_reg_33886,
    x_assign_105_reg_33924,
    or_ln134_81_fu_13615_p3,
    or_ln134_82_fu_13621_p3,
    q0_reg_i_64__0_0,
    or_ln134_68_fu_13433_p3,
    q0_reg_i_73_0,
    q3_reg_i_181_0,
    q3_reg_i_64__0_0,
    \xor_ln124_238_reg_34614_reg[5]_0 ,
    or_ln134_133_fu_22562_p3,
    x_assign_196_reg_35055,
    or_ln134_134_fu_22568_p3,
    or_ln134_146_fu_22744_p3,
    or_ln134_145_fu_22738_p3,
    x_assign_217_reg_35109,
    q4_reg_i_31_3,
    q5_reg_i_23_0,
    q5_reg_i_23_1,
    \xor_ln124_366_reg_35954_reg[7] ,
    or_ln134_165_fu_27090_p3,
    x_assign_249_reg_35829,
    or_ln134_163_fu_27078_p3,
    x_assign_246_reg_35807,
    x_assign_267_reg_35893,
    or_ln134_175_fu_27254_p3,
    or_ln134_177_fu_27266_p3,
    x_assign_264_reg_35855,
    q0_reg_i_193_2,
    or_ln134_164_fu_27084_p3,
    q3_reg_i_282_0,
    \xor_ln124_364_reg_35944_reg[5] ,
    or_ln134_176_fu_27260_p3,
    \xor_ln124_366_reg_35954_reg[4] ,
    \xor_ln124_366_reg_35954_reg[3] ,
    \xor_ln124_366_reg_35954_reg[3]_0 ,
    x_assign_247_reg_35813,
    \xor_ln124_405_reg_36587_reg[7] ,
    x_assign_297_reg_36556,
    or_ln134_195_fu_31283_p3,
    or_ln134_196_fu_31289_p3,
    or_ln134_197_fu_31295_p3,
    \xor_ln124_405_reg_36587_reg[3] ,
    x_assign_295_reg_36540,
    \xor_ln124_46_reg_32622_reg[4] ,
    \xor_ln124_46_reg_32622_reg[3] ,
    q4_reg_i_26_2,
    q5_reg_i_22_0,
    q5_reg_i_22_1,
    q5_reg_i_13_1,
    x_assign_199_reg_35077,
    x_assign_201_reg_35019,
    q5_reg_i_15_2,
    q3_reg_i_87_2,
    \xor_ln124_236_reg_34602_reg[4]_0 ,
    or_ln134_118_fu_19979_p3,
    \xor_ln124_236_reg_34602_reg[3] ,
    \xor_ln124_236_reg_34602_reg[3]_0 ,
    \xor_ln124_268_reg_34858_reg[3] ,
    \xor_ln124_268_reg_34858_reg[3]_0 ,
    or_ln134_144_fu_22732_p3,
    \xor_ln124_300_reg_35192_reg[3] ,
    q3_reg_i_113_0,
    x_assign_219_reg_35141,
    q3_reg_i_20__0_1,
    q3_reg_i_67_0,
    q0_reg_i_189_0,
    or_ln134_22_reg_32832,
    x_assign_28_reg_32790,
    x_assign_33_reg_32820,
    or_ln134_21_reg_32826,
    or_ln134_33_fu_6829_p3,
    or_ln134_34_fu_6835_p3,
    x_assign_49_reg_32844,
    q4_reg_i_28__0_1,
    x_assign_31_reg_32808,
    x_assign_51_reg_32876,
    q5_reg_i_20__0_2,
    q5_reg_i_20__0_3,
    q0_reg_i_186__0_0,
    or_ln134_53_fu_11181_p3,
    x_assign_76_reg_33510,
    or_ln134_54_fu_11187_p3,
    x_assign_97_reg_33580,
    or_ln134_65_fu_11357_p3,
    or_ln134_66_fu_11363_p3,
    \xor_ln124_141_reg_33663_reg[7] ,
    x_assign_79_reg_33532,
    \xor_ln124_141_reg_33663_reg[3] ,
    x_assign_81_reg_33548,
    x_assign_99_reg_33612,
    or_ln134_64_fu_11351_p3,
    or_ln134_147_fu_24814_p3,
    or_ln134_149_fu_24826_p3,
    x_assign_222_reg_35431,
    x_assign_225_reg_35453,
    x_assign_243_reg_35517,
    or_ln134_159_fu_24990_p3,
    or_ln134_161_fu_25002_p3,
    x_assign_240_reg_35479,
    x_assign_223_reg_35437,
    or_ln134_160_fu_24996_p3,
    \xor_ln124_332_reg_35568_reg[5] ,
    or_ln134_148_fu_24820_p3,
    x_assign_242_reg_35501,
    q0_reg_i_223_0,
    q0_reg_i_249_1,
    x_assign_273_reg_36205,
    x_assign_270_reg_36183,
    or_ln134_181_fu_29354_p3,
    or_ln134_179_fu_29342_p3,
    or_ln134_193_fu_29530_p3,
    or_ln134_191_fu_29518_p3,
    x_assign_288_reg_36231,
    q3_reg_i_281_0,
    or_ln134_180_fu_29348_p3,
    q3_reg_i_294_0,
    or_ln134_192_fu_29524_p3,
    x_assign_271_reg_36189,
    x_assign_291_reg_36269,
    \xor_ln124_396_reg_36315_reg[3] ,
    q0_reg_i_158_0,
    q0_reg_i_147_0,
    x_assign_290_reg_36253,
    q4_reg_i_29_1,
    q5_reg_i_13_2,
    q5_reg_i_22_2,
    q5_reg_i_22_3,
    \xor_ln124_205_reg_34347_reg[4] ,
    \xor_ln124_204_reg_34341_reg[3]_0 ,
    \xor_ln124_204_reg_34341_reg[3]_1 ,
    \xor_ln124_269_reg_34864_reg[4] ,
    \xor_ln124_205_reg_34347_reg[3] ,
    \xor_ln124_269_reg_34864_reg[3] ,
    q0_reg_i_194_1,
    q0_reg_i_66_0,
    q3_reg_i_21__0_0,
    q3_reg_i_84__0_0,
    or_ln134_32_fu_6823_p3,
    q5_reg_i_10_2,
    \xor_ln124_77_reg_32927_reg[4] ,
    q3_reg_i_30__0_1,
    \xor_ln124_204_reg_34341_reg[4]_0 ,
    q3_reg_i_185__0_0,
    q5_reg_i_28__0_0,
    \xor_ln124_203_reg_34335_reg[4] ,
    \xor_ln124_203_reg_34335_reg[3] ,
    \xor_ln124_267_reg_34852_reg[7] ,
    \xor_ln124_267_reg_34852_reg[3] ,
    q3_reg_i_88_1,
    q0_reg_i_29__0_0,
    x_assign_117_reg_34108,
    x_assign_112_reg_34070,
    q0_reg_i_148_0,
    x_assign_252_reg_35667,
    q3_reg_i_30__0_2,
    x_assign_266_reg_35877,
    x_assign_122_reg_33972,
    x_assign_18_reg_32639,
    q5_reg_i_10_3,
    q5_reg_i_28__0_1,
    q4_reg_28,
    q3_reg_21);
  output [7:0]DOADO;
  output [4:0]DOBDO;
  output clefia_s0_ce2;
  output [4:0]q3_reg_0;
  output [7:0]q3_reg_1;
  output [7:0]q4_reg_0;
  output [6:0]q4_reg_1;
  output [7:0]q5_reg_0;
  output [0:0]D;
  output ap_enable_reg_pp0_iter1_reg;
  output clefia_s1_address2112_out;
  output clefia_s1_address413_out;
  output clefia_s1_address41;
  output clefia_s1_address412_out;
  output clefia_s1_address414_out;
  output p_40_in;
  output ce16;
  output clefia_s1_address415_out;
  output clefia_s1_address219_out;
  output clefia_s1_address2110_out;
  output clefia_s1_address416_out;
  output [7:0]q0_reg_0;
  output [7:0]\ap_CS_fsm_reg[9] ;
  output [7:0]q3_reg_2;
  output [7:0]q3_reg_3;
  output [7:0]q0_reg_1;
  output [7:0]ap_enable_reg_pp0_iter3_reg;
  output [5:0]q4_reg_2;
  output [7:0]\reg_2500_reg[7] ;
  output [7:0]\x_74_reg_33668_reg[7] ;
  output [7:0]\reg_2476_reg[7] ;
  output [7:0]\reg_2500_reg[7]_0 ;
  output [7:0]q4_reg_3;
  output q4_reg_4;
  output [5:0]q4_reg_5;
  output [1:0]\trunc_ln134_294_reg_34776_reg[5] ;
  output [1:0]\trunc_ln134_259_reg_34546_reg[5] ;
  output [1:0]\trunc_ln134_317_reg_34920_reg[3] ;
  output [1:0]\trunc_ln134_239_reg_34413_reg[3] ;
  output [1:0]\trunc_ln134_274_reg_34648_reg[5] ;
  output [1:0]\trunc_ln134_219_reg_34285_reg[3] ;
  output [2:0]\xor_ln124_206_reg_34353_reg[5] ;
  output [2:0]\reg_2495_reg[5] ;
  output [2:0]\xor_ln124_174_reg_34050_reg[5] ;
  output [2:0]\xor_ln124_222_reg_34481_reg[5] ;
  output [2:0]\xor_ln124_158_reg_33861_reg[5] ;
  output [2:0]\xor_ln124_190_reg_34225_reg[5] ;
  output [7:0]\xor_ln124_20_reg_32455_reg[7] ;
  output q5_reg_1;
  output q4_reg_6;
  output [3:0]q5_reg_2;
  output q4_reg_7;
  output [1:0]q5_reg_3;
  output [1:0]q5_reg_4;
  output [5:0]q5_reg_5;
  output [7:0]q5_reg_6;
  output [7:0]q5_reg_7;
  output [7:0]q5_reg_8;
  output [7:0]q5_reg_9;
  output [7:0]\reg_2489_reg[7] ;
  output [1:0]q5_reg_10;
  output ap_enable_reg_pp0_iter3_reg_0;
  output ap_enable_reg_pp0_iter4_reg;
  output [4:0]\reg_2444_reg[4] ;
  output ct_address0127_out;
  output clefia_s1_address0123_out;
  output ct_ce08;
  output [4:0]\reg_2435_reg[5] ;
  output \ap_CS_fsm_reg[1] ;
  output ap_enable_reg_pp0_iter3_reg_1;
  output ap_enable_reg_pp0_iter3_reg_2;
  output [7:0]\reg_2489_reg[7]_0 ;
  output [4:0]\xor_ln124_318_reg_35390_reg[7] ;
  output \reg_2412_reg[1] ;
  output [2:0]\reg_2452_reg[6] ;
  output \reg_2412_reg[3] ;
  output \reg_2412_reg[4] ;
  output \reg_2412_reg[5] ;
  output \reg_2412_reg[6] ;
  output \reg_2412_reg[7] ;
  output clefia_s1_address0119_out;
  output clefia_s1_address0120_out;
  output clefia_s1_address0122_out;
  output \ap_CS_fsm_reg[3] ;
  output p_54_in;
  output clefia_s1_address0116_out;
  output [7:0]\ap_CS_fsm_reg[15] ;
  output [7:0]q3_reg_4;
  output ce011;
  output [4:0]\xor_ln124_93_reg_33099_reg[7] ;
  output q4_reg_8;
  output q4_reg_9;
  output q4_reg_10;
  output q4_reg_11;
  output q4_reg_12;
  output q4_reg_13;
  output q5_reg_11;
  output q5_reg_12;
  output [1:0]q4_reg_14;
  output q5_reg_13;
  output [3:0]\xor_ln124_77_reg_32927_reg[7] ;
  output [3:0]\xor_ln124_61_reg_32728_reg[7] ;
  output [4:0]\xor_ln124_63_reg_32734_reg[7] ;
  output [1:0]\reg_2444_reg[3] ;
  output [2:0]\xor_ln124_79_reg_32937_reg[5] ;
  output [3:0]\reg_2398_reg[7] ;
  output clefia_s1_address0117_out;
  output [2:0]\reg_2419_reg[7] ;
  output clefia_s1_address0121_out;
  output q3_reg_5;
  output [2:0]q3_reg_6;
  output [1:0]q3_reg_7;
  output [2:0]q3_reg_8;
  output q4_reg_15;
  output [3:0]q4_reg_16;
  output [1:0]q4_reg_17;
  output \z_102_reg_34487_reg[4] ;
  output \reg_2500_reg[4] ;
  output \z_102_reg_34487_reg[3] ;
  output \reg_2500_reg[3] ;
  output [4:0]\xor_ln124_236_reg_34602_reg[6] ;
  output [0:0]\xor_ln124_238_reg_34614_reg[4] ;
  output [1:0]q4_reg_18;
  output q4_reg_19;
  output \reg_2495_reg[2] ;
  output \reg_2412_reg[4]_0 ;
  output [0:0]\reg_2412_reg[3]_0 ;
  output [7:0]\pt_load_9_reg_32222_reg[7] ;
  output [7:0]\pt_load_11_reg_32288_reg[7] ;
  output [7:0]\reg_2435_reg[7] ;
  output [2:0]\reg_2419_reg[7]_0 ;
  output [2:0]\reg_2435_reg[7]_0 ;
  output [4:0]\xor_ln124_95_reg_33109_reg[7] ;
  output [5:0]\reg_2444_reg[7] ;
  output [3:0]\reg_2435_reg[7]_1 ;
  output [3:0]\xor_ln124_286_reg_34998_reg[7] ;
  output [3:0]\reg_2435_reg[6] ;
  output [4:0]\reg_2435_reg[6]_0 ;
  output [2:0]q4_reg_20;
  output [1:0]q4_reg_21;
  output [2:0]q4_reg_22;
  output [7:0]\pt_load_8_reg_32191_reg[7] ;
  output \xor_ln124_156_reg_33851_reg[2] ;
  output \reg_2452_reg[2] ;
  output [4:0]\xor_ln124_268_reg_34858_reg[5] ;
  output clefia_s1_address0115_out;
  output clefia_s1_address0113_out;
  output clefia_s1_address0114_out;
  output [0:0]\reg_2435_reg[0] ;
  output [1:0]\reg_2398_reg[7]_0 ;
  output [5:0]\xor_ln124_111_reg_33297_reg[7] ;
  output \reg_2495_reg[2]_0 ;
  output \reg_2495_reg[2]_1 ;
  output [1:0]\xor_ln124_15_reg_32413_reg[6] ;
  output [1:0]\reg_2419_reg[5] ;
  output \reg_2483_reg[2] ;
  output clefia_s1_address01;
  output [2:0]x_assign_302_fu_30323_p3;
  output [3:0]q0_reg_2;
  output [1:0]q0_reg_3;
  output [2:0]x_assign_48_fu_6403_p3;
  output [2:0]q3_reg_9;
  output [2:0]q3_reg_10;
  output [2:0]x_assign_50_fu_6521_p3;
  output [3:0]q0_reg_4;
  output [1:0]q0_reg_5;
  output [7:0]q3_reg_11;
  input ap_clk;
  input clefia_s0_ce0;
  input clefia_s1_ce6;
  input [7:0]ADDRBWRADDR;
  input clefia_s1_ce5;
  input [0:0]\xor_ln124_47_reg_32628_reg[3] ;
  input \xor_ln124_47_reg_32628_reg[3]_0 ;
  input [7:0]Q;
  input [7:0]q5_reg_i_15_0;
  input [7:0]q5_reg_i_15_1;
  input q4_reg_23;
  input q4_reg_24;
  input [7:0]q0_reg_i_284__0_0;
  input [7:0]q4_reg_i_31_0;
  input [7:0]q4_reg_i_31_1;
  input q4_reg_25;
  input clefia_s1_address2111_out;
  input ce24;
  input ce411;
  input [15:0]\reg_2405_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input clefia_s1_address21;
  input clefia_s1_address217_out;
  input [7:0]q3_reg_i_283_0;
  input [7:0]q3_reg_i_216_0;
  input [7:0]\xor_ln124_316_reg_35380_reg[7] ;
  input [7:0]q4_reg_i_31_2;
  input [7:0]\xor_ln124_318_reg_35390_reg[7]_0 ;
  input [7:0]\xor_ln124_334_reg_35578_reg[7] ;
  input reg_24761;
  input reg_24891;
  input [7:0]q4_reg_26;
  input ap_enable_reg_pp0_iter1;
  input reg_246817_out;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter4;
  input \reg_2459_reg[0] ;
  input reg_2459112_out;
  input reg_24681;
  input \xor_ln124_253_reg_34736_reg[5] ;
  input [7:0]\xor_ln124_269_reg_34864_reg[7] ;
  input \xor_ln124_269_reg_34864_reg[5] ;
  input [7:0]\xor_ln124_382_reg_36142_reg[7] ;
  input [7:0]\xor_ln124_285_reg_34992_reg[7] ;
  input [7:0]\xor_ln124_221_reg_34475_reg[7] ;
  input [7:0]\xor_ln124_46_reg_32622_reg[7] ;
  input [7:0]\xor_ln124_254_reg_34742_reg[4] ;
  input \xor_ln124_46_reg_32622_reg[5] ;
  input \xor_ln124_237_reg_34608_reg[5] ;
  input \xor_ln124_268_reg_34858_reg[4] ;
  input [7:0]or_ln134_116_fu_19967_p3;
  input [3:0]\xor_ln124_270_reg_34870_reg[5] ;
  input \xor_ln124_236_reg_34602_reg[4] ;
  input [7:0]or_ln134_102_fu_17692_p3;
  input \xor_ln124_284_reg_34986_reg[4] ;
  input [4:0]or_ln134_125_fu_21117_p3;
  input [5:0]or_ln134_124_fu_21111_p3;
  input \xor_ln124_220_reg_34469_reg[4] ;
  input [6:0]or_ln134_94_fu_16548_p3;
  input [7:0]or_ln134_92_fu_16536_p3;
  input \xor_ln124_252_reg_34730_reg[4] ;
  input [7:0]or_ln134_108_fu_18823_p3;
  input [7:0]or_ln134_110_fu_18835_p3;
  input \xor_ln124_204_reg_34341_reg[4] ;
  input [6:0]or_ln134_86_fu_15404_p3;
  input \xor_ln124_270_reg_34870_reg[5]_0 ;
  input [3:0]\xor_ln124_206_reg_34353_reg[5]_0 ;
  input [3:0]\xor_ln124_238_reg_34614_reg[5] ;
  input [3:0]\xor_ln124_222_reg_34481_reg[5]_0 ;
  input [7:0]\xor_ln124_44_reg_32610_reg[7] ;
  input \xor_ln124_44_reg_32610_reg[5] ;
  input [7:0]\xor_ln124_219_reg_34463_reg[7] ;
  input [7:0]x_assign_177_reg_34786;
  input [5:0]x_assign_172_reg_34748;
  input [5:0]or_ln134_115_fu_19961_p3;
  input [7:0]x_assign_129_reg_34269;
  input [5:0]x_assign_124_reg_34231;
  input [7:0]or_ln134_84_fu_15392_p3;
  input [7:0]\xor_ln124_235_reg_34596_reg[7] ;
  input [7:0]\xor_ln124_253_reg_34736_reg[7] ;
  input [5:0]x_assign_189_reg_34914;
  input [2:0]\xor_ln124_285_reg_34992_reg[2] ;
  input [7:0]or_ln134_123_fu_21105_p3;
  input [7:0]x_assign_141_reg_34397;
  input [5:0]x_assign_136_reg_34359;
  input [5:0]or_ln134_91_fu_16530_p3;
  input [7:0]x_assign_153_reg_34530;
  input [5:0]x_assign_148_reg_34492;
  input [5:0]or_ln134_107_fu_18817_p3;
  input \xor_ln124_203_reg_34335_reg[5] ;
  input [7:0]\xor_ln124_251_reg_34724_reg[7] ;
  input [2:0]\xor_ln124_61_reg_32728_reg[5] ;
  input \xor_ln124_61_reg_32728_reg[4] ;
  input \xor_ln124_61_reg_32728_reg[4]_0 ;
  input q3_reg_12;
  input ct_address0129_out;
  input q3_reg_13;
  input q3_reg_14;
  input q3_reg_15;
  input q3_reg_16;
  input q3_reg_17;
  input q3_reg_18;
  input q3_reg_19;
  input [0:0]xor_ln124_403_fu_31328_p2;
  input p_43_in;
  input reg_2427118_out;
  input reg_24271;
  input reg_24591;
  input reg_2405121_out;
  input reg_24051;
  input reg_2392133_out;
  input [7:0]q3_reg_20;
  input [7:0]\xor_ln124_350_reg_35766_reg[7] ;
  input reg_2412120_out;
  input reg_24121;
  input [7:0]q4_reg_i_28__0_0;
  input [7:0]q5_reg_i_10_0;
  input [5:0]x_assign_16_reg_32594;
  input [7:0]x_assign_21_reg_32548;
  input [5:0]or_ln134_11_fu_5671_p3;
  input [7:0]or_ln134_12_reg_32680;
  input [3:0]\xor_ln124_254_reg_34742_reg[5] ;
  input [3:0]\xor_ln124_206_reg_34353_reg[5]_1 ;
  input [3:0]\xor_ln124_206_reg_34353_reg[5]_2 ;
  input [3:0]\xor_ln124_286_reg_34998_reg[5] ;
  input [3:0]\xor_ln124_286_reg_34998_reg[5]_0 ;
  input [2:0]\xor_ln124_63_reg_32734_reg[4] ;
  input [2:0]\xor_ln124_63_reg_32734_reg[4]_0 ;
  input [1:0]\xor_ln124_45_reg_32616_reg[4] ;
  input \xor_ln124_61_reg_32728_reg[3] ;
  input \xor_ln124_61_reg_32728_reg[3]_0 ;
  input clefia_s1_address218_out;
  input [7:0]\xor_ln124_125_reg_33475_reg[7] ;
  input [7:0]\xor_ln124_125_reg_33475_reg[7]_0 ;
  input [5:0]or_ln134_45_fu_10049_p3;
  input [7:0]or_ln134_46_fu_10055_p3;
  input [7:0]x_assign_67_reg_33344;
  input [7:0]\xor_ln124_203_reg_34335_reg[7] ;
  input [3:0]x_assign_87_reg_33424;
  input [7:0]x_assign_85_reg_33392;
  input [7:0]or_ln134_56_fu_10219_p3;
  input [7:0]\xor_ln124_127_reg_33485_reg[7] ;
  input [7:0]\xor_ln124_127_reg_33485_reg[7]_0 ;
  input [7:0]x_assign_64_reg_33322;
  input [5:0]x_assign_69_reg_33360;
  input [6:0]or_ln134_57_fu_10225_p3;
  input [7:0]or_ln134_58_fu_10231_p3;
  input [7:0]\xor_ln124_158_reg_33861_reg[7] ;
  input [7:0]q4_reg_i_26_0;
  input [3:0]q4_reg_i_36__0_0;
  input [3:0]q4_reg_i_36__0_1;
  input [7:0]x_assign_165_reg_34658;
  input [3:0]\xor_ln124_254_reg_34742_reg[5]_0 ;
  input \xor_ln124_254_reg_34742_reg[4]_0 ;
  input \xor_ln124_254_reg_34742_reg[3] ;
  input [5:0]x_assign_160_reg_34620;
  input [7:0]\xor_ln124_316_reg_35380_reg[7]_0 ;
  input [7:0]or_ln134_140_fu_23688_p3;
  input [7:0]or_ln134_142_fu_23700_p3;
  input [5:0]or_ln134_141_fu_23694_p3;
  input [7:0]\xor_ln124_172_reg_34039_reg[7] ;
  input [4:0]x_assign_230_reg_35313;
  input [7:0]x_assign_229_reg_35297;
  input [3:0]x_assign_231_reg_35329;
  input [7:0]\xor_ln124_318_reg_35390_reg[7]_1 ;
  input [7:0]x_assign_208_reg_35227;
  input [5:0]x_assign_213_reg_35265;
  input [7:0]or_ln134_154_fu_23876_p3;
  input [6:0]or_ln134_153_fu_23870_p3;
  input [3:0]\xor_ln124_316_reg_35380_reg[3] ;
  input [3:0]\xor_ln124_316_reg_35380_reg[3]_0 ;
  input [7:0]\xor_ln124_382_reg_36142_reg[7]_0 ;
  input [6:0]or_ln134_174_fu_28228_p3;
  input [5:0]or_ln134_173_fu_28222_p3;
  input [5:0]x_assign_261_reg_36017;
  input [6:0]x_assign_256_reg_35979;
  input [3:0]x_assign_279_reg_36081;
  input [6:0]x_assign_277_reg_36049;
  input [6:0]or_ln134_186_fu_28404_p3;
  input [6:0]or_ln134_185_fu_28398_p3;
  input [7:0]q0_reg_i_193_0;
  input [6:0]or_ln134_172_fu_28216_p3;
  input [4:0]or_ln134_171_fu_28210_p3;
  input [7:0]q3_reg_i_280_0;
  input [3:0]x_assign_278_reg_36065;
  input [4:0]x_assign_258_reg_35995;
  input [4:0]x_assign_259_reg_36001;
  input [3:0]or_ln134_183_fu_28386_p3;
  input [3:0]or_ln134_184_fu_28392_p3;
  input [0:0]x_assign_276_reg_36043;
  input [7:0]\xor_ln124_29_reg_32509_reg[7] ;
  input [7:0]q5_reg_i_13_0;
  input [3:0]q5_reg_i_30_0;
  input [7:0]\xor_ln124_253_reg_34736_reg[7]_0 ;
  input [7:0]\xor_ln124_237_reg_34608_reg[7] ;
  input [7:0]\xor_ln124_237_reg_34608_reg[7]_0 ;
  input [7:0]or_ln134_100_fu_17680_p3;
  input [5:0]or_ln134_99_fu_17674_p3;
  input [7:0]q0_reg_i_194_0;
  input [7:0]\xor_ln124_425_reg_36508_reg[7] ;
  input [7:0]q3_reg_i_88_0;
  input [3:0]q3_reg_i_104_0;
  input [2:0]q3_reg_i_30__0_0;
  input \xor_ln124_252_reg_34730_reg[3] ;
  input [3:0]\xor_ln124_252_reg_34730_reg[3]_0 ;
  input [2:0]\xor_ln124_316_reg_35380_reg[4] ;
  input [2:0]\xor_ln124_316_reg_35380_reg[4]_0 ;
  input [7:0]q3_reg_i_87_0;
  input [7:0]q3_reg_i_52__0_0;
  input [7:0]or_ln134_76_fu_14488_p3;
  input [3:0]or_ln134_78_fu_14500_p3;
  input [5:0]or_ln134_75_fu_14482_p3;
  input [3:0]\xor_ln124_187_reg_34207_reg[3] ;
  input [3:0]\xor_ln124_187_reg_34207_reg[3]_0 ;
  input \xor_ln124_203_reg_34335_reg[7]_0 ;
  input [7:0]\xor_ln124_203_reg_34335_reg[7]_1 ;
  input [7:0]\xor_ln124_251_reg_34724_reg[7]_0 ;
  input \xor_ln124_203_reg_34335_reg[6] ;
  input \xor_ln124_251_reg_34724_reg[4] ;
  input \xor_ln124_251_reg_34724_reg[3] ;
  input \xor_ln124_251_reg_34724_reg[2] ;
  input [3:0]\xor_ln124_204_reg_34341_reg[3] ;
  input \xor_ln124_203_reg_34335_reg[1] ;
  input [3:0]q3_reg_i_69_0;
  input \xor_ln124_203_reg_34335_reg[0] ;
  input [7:0]\xor_ln124_29_reg_32509_reg[7]_0 ;
  input [3:0]x_assign_15_reg_32392;
  input [7:0]x_assign_13_reg_32466;
  input [7:0]\xor_ln124_31_reg_32521_reg[7] ;
  input [7:0]or_ln134_10_fu_3985_p3;
  input [6:0]or_ln134_8_fu_3979_p3;
  input [7:0]\xor_ln124_30_reg_32515_reg[7] ;
  input \xor_ln124_29_reg_32509_reg[5] ;
  input [2:0]\xor_ln124_28_reg_32503_reg[4] ;
  input \xor_ln124_30_reg_32515_reg[4] ;
  input [2:0]\xor_ln124_30_reg_32515_reg[3] ;
  input \xor_ln124_30_reg_32515_reg[3]_0 ;
  input \xor_ln124_29_reg_32509_reg[2] ;
  input \xor_ln124_30_reg_32515_reg[2] ;
  input [7:0]\xor_ln124_93_reg_33099_reg[7]_0 ;
  input [7:0]or_ln134_30_reg_33004;
  input [7:0]x_assign_43_reg_32980;
  input [5:0]or_ln134_29_reg_32998;
  input [3:0]x_assign_63_reg_33048;
  input [7:0]x_assign_61_reg_33016;
  input [7:0]or_ln134_40_fu_7955_p3;
  input [7:0]\xor_ln124_95_reg_33109_reg[7]_0 ;
  input [7:0]x_assign_40_reg_32962;
  input [5:0]x_assign_45_reg_32992;
  input [7:0]or_ln134_42_fu_7967_p3;
  input [6:0]or_ln134_41_fu_7961_p3;
  input [7:0]q4_reg_i_26_1;
  input [3:0]q5_reg_i_20__0_0;
  input [3:0]q5_reg_i_20__0_1;
  input [7:0]\xor_ln124_158_reg_33861_reg[7]_0 ;
  input [7:0]x_assign_93_reg_33736;
  input [5:0]x_assign_88_reg_33698;
  input [7:0]x_assign_90_reg_33714;
  input [7:0]or_ln134_71_fu_12471_p3;
  input [7:0]or_ln134_73_fu_12483_p3;
  input [6:0]or_ln134_74_fu_12489_p3;
  input [5:0]or_ln134_59_fu_12295_p3;
  input [3:0]\xor_ln124_158_reg_33861_reg[5]_0 ;
  input [3:0]\xor_ln124_158_reg_33861_reg[5]_1 ;
  input [2:0]\xor_ln124_158_reg_33861_reg[3] ;
  input [2:0]\xor_ln124_158_reg_33861_reg[3]_0 ;
  input [0:0]x_assign_108_reg_33762;
  input [0:0]\xor_ln124_222_reg_34481_reg[5]_1 ;
  input \xor_ln124_222_reg_34481_reg[4] ;
  input \xor_ln124_222_reg_34481_reg[3] ;
  input \xor_ln124_286_reg_34998_reg[4] ;
  input \xor_ln124_238_reg_34614_reg[4]_0 ;
  input \xor_ln124_206_reg_34353_reg[4] ;
  input \xor_ln124_270_reg_34870_reg[4] ;
  input \xor_ln124_286_reg_34998_reg[3] ;
  input \xor_ln124_238_reg_34614_reg[3] ;
  input \xor_ln124_206_reg_34353_reg[3] ;
  input \xor_ln124_270_reg_34870_reg[3] ;
  input [6:0]or_ln134_158_fu_25964_p3;
  input [5:0]or_ln134_157_fu_25958_p3;
  input [6:0]x_assign_232_reg_35603;
  input [5:0]x_assign_237_reg_35641;
  input [6:0]x_assign_253_reg_35673;
  input [3:0]x_assign_255_reg_35705;
  input [6:0]or_ln134_169_fu_26134_p3;
  input [6:0]or_ln134_170_fu_26140_p3;
  input [7:0]q0_reg_i_193_1;
  input [6:0]or_ln134_156_fu_25952_p3;
  input [4:0]or_ln134_155_fu_25946_p3;
  input [3:0]or_ln134_167_fu_26122_p3;
  input [3:0]x_assign_254_reg_35689;
  input [7:0]\xor_ln124_425_reg_36508_reg[7]_0 ;
  input [5:0]or_ln134_188_fu_30481_p3;
  input [5:0]or_ln134_187_fu_30475_p3;
  input [5:0]x_assign_280_reg_36350;
  input [5:0]x_assign_285_reg_36388;
  input [1:0]or_ln134_189_fu_30487_p3;
  input [5:0]x_assign_283_reg_36372;
  input [7:0]\xor_ln124_28_reg_32503_reg[7] ;
  input [7:0]q5_reg_i_10_1;
  input [7:0]q3_reg_i_20__0_0;
  input [7:0]or_ln134_60_fu_12301_p3;
  input \xor_ln124_221_reg_34475_reg[4] ;
  input \xor_ln124_221_reg_34475_reg[3] ;
  input [7:0]\xor_ln124_283_reg_34980_reg[7] ;
  input [7:0]x_assign_186_reg_34892;
  input [5:0]x_assign_187_reg_34898;
  input \xor_ln124_283_reg_34980_reg[4] ;
  input [7:0]\xor_ln124_205_reg_34347_reg[7] ;
  input [5:0]or_ln134_83_fu_15386_p3;
  input \xor_ln124_285_reg_34992_reg[4] ;
  input \xor_ln124_285_reg_34992_reg[3] ;
  input [7:0]q3_reg_i_87_1;
  input [4:0]x_assign_235_reg_35625;
  input [4:0]x_assign_234_reg_35619;
  input [7:0]q3_reg_i_153_0;
  input [5:0]x_assign_282_reg_36366;
  input [1:0]or_ln134_190_fu_30493_p3;
  input [3:0]q3_reg_i_117_0;
  input [2:0]q3_reg_i_31__0_0;
  input [7:0]\xor_ln124_156_reg_33851_reg[7] ;
  input [4:0]x_assign_110_reg_33784;
  input [7:0]q4_reg_i_29_0;
  input [2:0]\xor_ln124_156_reg_33851_reg[4] ;
  input [3:0]\xor_ln124_156_reg_33851_reg[3] ;
  input [2:0]\xor_ln124_220_reg_34469_reg[4]_0 ;
  input \xor_ln124_220_reg_34469_reg[3] ;
  input [3:0]\xor_ln124_220_reg_34469_reg[3]_0 ;
  input [3:0]\xor_ln124_220_reg_34469_reg[3]_1 ;
  input [7:0]q0_reg_i_249_0;
  input \xor_ln124_284_reg_34986_reg[3] ;
  input [3:0]or_ln134_168_fu_26128_p3;
  input [7:0]\xor_ln124_219_reg_34463_reg[7]_0 ;
  input \xor_ln124_219_reg_34463_reg[3] ;
  input [7:0]x_assign_52_reg_33134;
  input [7:0]q4_reg_27;
  input [5:0]x_assign_57_reg_33172;
  input [5:0]or_ln134_37_fu_8917_p3;
  input [7:0]or_ln134_38_fu_8923_p3;
  input [3:0]x_assign_75_reg_33236;
  input [7:0]x_assign_73_reg_33204;
  input [6:0]or_ln134_49_fu_9093_p3;
  input [7:0]or_ln134_50_fu_9099_p3;
  input [7:0]q5_reg_14;
  input [7:0]x_assign_55_reg_33156;
  input [3:0]q3_reg_i_115__0_0;
  input [7:0]or_ln134_48_fu_9087_p3;
  input [7:0]or_ln134_70_fu_13445_p3;
  input [7:0]\xor_ln124_172_reg_34039_reg[7]_0 ;
  input [5:0]x_assign_103_reg_33908;
  input [5:0]or_ln134_69_fu_13439_p3;
  input [7:0]x_assign_121_reg_33956;
  input [3:0]x_assign_123_reg_33988;
  input [6:0]or_ln134_80_fu_13609_p3;
  input [7:0]\xor_ln124_174_reg_34050_reg[7] ;
  input [7:0]x_assign_100_reg_33886;
  input [5:0]x_assign_105_reg_33924;
  input [6:0]or_ln134_81_fu_13615_p3;
  input [7:0]or_ln134_82_fu_13621_p3;
  input [7:0]q0_reg_i_64__0_0;
  input [5:0]or_ln134_68_fu_13433_p3;
  input [3:0]q0_reg_i_73_0;
  input [3:0]q3_reg_i_181_0;
  input [2:0]q3_reg_i_64__0_0;
  input [3:0]\xor_ln124_238_reg_34614_reg[5]_0 ;
  input [5:0]or_ln134_133_fu_22562_p3;
  input [7:0]x_assign_196_reg_35055;
  input [7:0]or_ln134_134_fu_22568_p3;
  input [7:0]or_ln134_146_fu_22744_p3;
  input [6:0]or_ln134_145_fu_22738_p3;
  input [7:0]x_assign_217_reg_35109;
  input [7:0]q4_reg_i_31_3;
  input [3:0]q5_reg_i_23_0;
  input [3:0]q5_reg_i_23_1;
  input [7:0]\xor_ln124_366_reg_35954_reg[7] ;
  input [5:0]or_ln134_165_fu_27090_p3;
  input [5:0]x_assign_249_reg_35829;
  input [7:0]or_ln134_163_fu_27078_p3;
  input [7:0]x_assign_246_reg_35807;
  input [3:0]x_assign_267_reg_35893;
  input [7:0]or_ln134_175_fu_27254_p3;
  input [6:0]or_ln134_177_fu_27266_p3;
  input [4:0]x_assign_264_reg_35855;
  input [7:0]q0_reg_i_193_2;
  input [5:0]or_ln134_164_fu_27084_p3;
  input [7:0]q3_reg_i_282_0;
  input [3:0]\xor_ln124_364_reg_35944_reg[5] ;
  input [6:0]or_ln134_176_fu_27260_p3;
  input [2:0]\xor_ln124_366_reg_35954_reg[4] ;
  input [3:0]\xor_ln124_366_reg_35954_reg[3] ;
  input [2:0]\xor_ln124_366_reg_35954_reg[3]_0 ;
  input [5:0]x_assign_247_reg_35813;
  input [7:0]\xor_ln124_405_reg_36587_reg[7] ;
  input [5:0]x_assign_297_reg_36556;
  input [7:0]or_ln134_195_fu_31283_p3;
  input [5:0]or_ln134_196_fu_31289_p3;
  input [1:0]or_ln134_197_fu_31295_p3;
  input [3:0]\xor_ln124_405_reg_36587_reg[3] ;
  input [1:0]x_assign_295_reg_36540;
  input \xor_ln124_46_reg_32622_reg[4] ;
  input \xor_ln124_46_reg_32622_reg[3] ;
  input [7:0]q4_reg_i_26_2;
  input [3:0]q5_reg_i_22_0;
  input [3:0]q5_reg_i_22_1;
  input [7:0]q5_reg_i_13_1;
  input [7:0]x_assign_199_reg_35077;
  input [5:0]x_assign_201_reg_35019;
  input [7:0]q5_reg_i_15_2;
  input [7:0]q3_reg_i_87_2;
  input [2:0]\xor_ln124_236_reg_34602_reg[4]_0 ;
  input [7:0]or_ln134_118_fu_19979_p3;
  input \xor_ln124_236_reg_34602_reg[3] ;
  input [3:0]\xor_ln124_236_reg_34602_reg[3]_0 ;
  input \xor_ln124_268_reg_34858_reg[3] ;
  input [3:0]\xor_ln124_268_reg_34858_reg[3]_0 ;
  input [7:0]or_ln134_144_fu_22732_p3;
  input [3:0]\xor_ln124_300_reg_35192_reg[3] ;
  input [2:0]q3_reg_i_113_0;
  input [3:0]x_assign_219_reg_35141;
  input [7:0]q3_reg_i_20__0_1;
  input [3:0]q3_reg_i_67_0;
  input [7:0]q0_reg_i_189_0;
  input [7:0]or_ln134_22_reg_32832;
  input [7:0]x_assign_28_reg_32790;
  input [5:0]x_assign_33_reg_32820;
  input [5:0]or_ln134_21_reg_32826;
  input [6:0]or_ln134_33_fu_6829_p3;
  input [7:0]or_ln134_34_fu_6835_p3;
  input [7:0]x_assign_49_reg_32844;
  input [7:0]q4_reg_i_28__0_1;
  input [7:0]x_assign_31_reg_32808;
  input [3:0]x_assign_51_reg_32876;
  input [3:0]q5_reg_i_20__0_2;
  input [3:0]q5_reg_i_20__0_3;
  input [7:0]q0_reg_i_186__0_0;
  input [5:0]or_ln134_53_fu_11181_p3;
  input [7:0]x_assign_76_reg_33510;
  input [7:0]or_ln134_54_fu_11187_p3;
  input [7:0]x_assign_97_reg_33580;
  input [6:0]or_ln134_65_fu_11357_p3;
  input [7:0]or_ln134_66_fu_11363_p3;
  input [7:0]\xor_ln124_141_reg_33663_reg[7] ;
  input [7:0]x_assign_79_reg_33532;
  input [3:0]\xor_ln124_141_reg_33663_reg[3] ;
  input [5:0]x_assign_81_reg_33548;
  input [3:0]x_assign_99_reg_33612;
  input [7:0]or_ln134_64_fu_11351_p3;
  input [7:0]or_ln134_147_fu_24814_p3;
  input [5:0]or_ln134_149_fu_24826_p3;
  input [7:0]x_assign_222_reg_35431;
  input [5:0]x_assign_225_reg_35453;
  input [3:0]x_assign_243_reg_35517;
  input [7:0]or_ln134_159_fu_24990_p3;
  input [6:0]or_ln134_161_fu_25002_p3;
  input [4:0]x_assign_240_reg_35479;
  input [5:0]x_assign_223_reg_35437;
  input [6:0]or_ln134_160_fu_24996_p3;
  input [3:0]\xor_ln124_332_reg_35568_reg[5] ;
  input [5:0]or_ln134_148_fu_24820_p3;
  input [0:0]x_assign_242_reg_35501;
  input [3:0]q0_reg_i_223_0;
  input [7:0]q0_reg_i_249_1;
  input [5:0]x_assign_273_reg_36205;
  input [7:0]x_assign_270_reg_36183;
  input [5:0]or_ln134_181_fu_29354_p3;
  input [7:0]or_ln134_179_fu_29342_p3;
  input [6:0]or_ln134_193_fu_29530_p3;
  input [7:0]or_ln134_191_fu_29518_p3;
  input [4:0]x_assign_288_reg_36231;
  input [7:0]q3_reg_i_281_0;
  input [5:0]or_ln134_180_fu_29348_p3;
  input [3:0]q3_reg_i_294_0;
  input [6:0]or_ln134_192_fu_29524_p3;
  input [5:0]x_assign_271_reg_36189;
  input [3:0]x_assign_291_reg_36269;
  input [2:0]\xor_ln124_396_reg_36315_reg[3] ;
  input [3:0]q0_reg_i_158_0;
  input [2:0]q0_reg_i_147_0;
  input [0:0]x_assign_290_reg_36253;
  input [7:0]q4_reg_i_29_1;
  input [7:0]q5_reg_i_13_2;
  input [3:0]q5_reg_i_22_2;
  input [3:0]q5_reg_i_22_3;
  input \xor_ln124_205_reg_34347_reg[4] ;
  input \xor_ln124_204_reg_34341_reg[3]_0 ;
  input [3:0]\xor_ln124_204_reg_34341_reg[3]_1 ;
  input \xor_ln124_269_reg_34864_reg[4] ;
  input \xor_ln124_205_reg_34347_reg[3] ;
  input \xor_ln124_269_reg_34864_reg[3] ;
  input [7:0]q0_reg_i_194_1;
  input [7:0]q0_reg_i_66_0;
  input [7:0]q3_reg_i_21__0_0;
  input [7:0]q3_reg_i_84__0_0;
  input [7:0]or_ln134_32_fu_6823_p3;
  input [7:0]q5_reg_i_10_2;
  input [2:0]\xor_ln124_77_reg_32927_reg[4] ;
  input [2:0]q3_reg_i_30__0_1;
  input [2:0]\xor_ln124_204_reg_34341_reg[4]_0 ;
  input [2:0]q3_reg_i_185__0_0;
  input [3:0]q5_reg_i_28__0_0;
  input \xor_ln124_203_reg_34335_reg[4] ;
  input \xor_ln124_203_reg_34335_reg[3] ;
  input [7:0]\xor_ln124_267_reg_34852_reg[7] ;
  input [3:0]\xor_ln124_267_reg_34852_reg[3] ;
  input [7:0]q3_reg_i_88_1;
  input [7:0]q0_reg_i_29__0_0;
  input [7:0]x_assign_117_reg_34108;
  input [5:0]x_assign_112_reg_34070;
  input [2:0]q0_reg_i_148_0;
  input [0:0]x_assign_252_reg_35667;
  input [2:0]q3_reg_i_30__0_2;
  input [0:0]x_assign_266_reg_35877;
  input [0:0]x_assign_122_reg_33972;
  input [7:0]x_assign_18_reg_32639;
  input [7:0]q5_reg_i_10_3;
  input [3:0]q5_reg_i_28__0_1;
  input q4_reg_28;
  input q3_reg_21;

  wire [7:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DOADO;
  wire [4:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]\ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire [7:0]\ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire [7:0]ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_1;
  wire ap_enable_reg_pp0_iter3_reg_2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ce011;
  wire ce16;
  wire ce24;
  wire ce411;
  wire clefia_s0_ce0;
  wire clefia_s0_ce2;
  wire clefia_s1_address01;
  wire clefia_s1_address0113_out;
  wire clefia_s1_address0114_out;
  wire clefia_s1_address0115_out;
  wire clefia_s1_address0116_out;
  wire clefia_s1_address0117_out;
  wire clefia_s1_address0118_out;
  wire clefia_s1_address0119_out;
  wire clefia_s1_address0120_out;
  wire clefia_s1_address0121_out;
  wire clefia_s1_address0122_out;
  wire clefia_s1_address0123_out;
  wire clefia_s1_address21;
  wire clefia_s1_address2110_out;
  wire clefia_s1_address2111_out;
  wire clefia_s1_address2112_out;
  wire clefia_s1_address217_out;
  wire clefia_s1_address218_out;
  wire clefia_s1_address219_out;
  wire clefia_s1_address41;
  wire clefia_s1_address412_out;
  wire clefia_s1_address413_out;
  wire clefia_s1_address414_out;
  wire clefia_s1_address415_out;
  wire clefia_s1_address416_out;
  wire clefia_s1_address51;
  wire clefia_s1_ce0;
  wire clefia_s1_ce4;
  wire clefia_s1_ce5;
  wire clefia_s1_ce6;
  wire [3:3]clefia_s1_q6;
  wire ct_address0127_out;
  wire ct_address0129_out;
  wire ct_ce08;
  wire [7:0]or_ln134_100_fu_17680_p3;
  wire [7:0]or_ln134_102_fu_17692_p3;
  wire [5:0]or_ln134_107_fu_18817_p3;
  wire [7:0]or_ln134_108_fu_18823_p3;
  wire [7:0]or_ln134_10_fu_3985_p3;
  wire [7:0]or_ln134_110_fu_18835_p3;
  wire [5:0]or_ln134_115_fu_19961_p3;
  wire [7:0]or_ln134_116_fu_19967_p3;
  wire [7:0]or_ln134_118_fu_19979_p3;
  wire [5:0]or_ln134_11_fu_5671_p3;
  wire [7:0]or_ln134_123_fu_21105_p3;
  wire [5:0]or_ln134_124_fu_21111_p3;
  wire [4:0]or_ln134_125_fu_21117_p3;
  wire [7:0]or_ln134_12_reg_32680;
  wire [5:0]or_ln134_133_fu_22562_p3;
  wire [7:0]or_ln134_134_fu_22568_p3;
  wire [7:0]or_ln134_140_fu_23688_p3;
  wire [5:0]or_ln134_141_fu_23694_p3;
  wire [7:0]or_ln134_142_fu_23700_p3;
  wire [7:0]or_ln134_144_fu_22732_p3;
  wire [6:0]or_ln134_145_fu_22738_p3;
  wire [7:0]or_ln134_146_fu_22744_p3;
  wire [7:0]or_ln134_147_fu_24814_p3;
  wire [5:0]or_ln134_148_fu_24820_p3;
  wire [5:0]or_ln134_149_fu_24826_p3;
  wire [6:0]or_ln134_153_fu_23870_p3;
  wire [7:0]or_ln134_154_fu_23876_p3;
  wire [4:0]or_ln134_155_fu_25946_p3;
  wire [6:0]or_ln134_156_fu_25952_p3;
  wire [5:0]or_ln134_157_fu_25958_p3;
  wire [6:0]or_ln134_158_fu_25964_p3;
  wire [7:0]or_ln134_159_fu_24990_p3;
  wire [6:0]or_ln134_160_fu_24996_p3;
  wire [6:0]or_ln134_161_fu_25002_p3;
  wire [7:0]or_ln134_163_fu_27078_p3;
  wire [5:0]or_ln134_164_fu_27084_p3;
  wire [5:0]or_ln134_165_fu_27090_p3;
  wire [3:0]or_ln134_167_fu_26122_p3;
  wire [3:0]or_ln134_168_fu_26128_p3;
  wire [6:0]or_ln134_169_fu_26134_p3;
  wire [6:0]or_ln134_170_fu_26140_p3;
  wire [4:0]or_ln134_171_fu_28210_p3;
  wire [6:0]or_ln134_172_fu_28216_p3;
  wire [5:0]or_ln134_173_fu_28222_p3;
  wire [6:0]or_ln134_174_fu_28228_p3;
  wire [7:0]or_ln134_175_fu_27254_p3;
  wire [6:0]or_ln134_176_fu_27260_p3;
  wire [6:0]or_ln134_177_fu_27266_p3;
  wire [7:0]or_ln134_179_fu_29342_p3;
  wire [5:0]or_ln134_180_fu_29348_p3;
  wire [5:0]or_ln134_181_fu_29354_p3;
  wire [3:0]or_ln134_183_fu_28386_p3;
  wire [3:0]or_ln134_184_fu_28392_p3;
  wire [6:0]or_ln134_185_fu_28398_p3;
  wire [6:0]or_ln134_186_fu_28404_p3;
  wire [5:0]or_ln134_187_fu_30475_p3;
  wire [5:0]or_ln134_188_fu_30481_p3;
  wire [1:0]or_ln134_189_fu_30487_p3;
  wire [1:0]or_ln134_190_fu_30493_p3;
  wire [7:0]or_ln134_191_fu_29518_p3;
  wire [6:0]or_ln134_192_fu_29524_p3;
  wire [6:0]or_ln134_193_fu_29530_p3;
  wire [7:0]or_ln134_195_fu_31283_p3;
  wire [5:0]or_ln134_196_fu_31289_p3;
  wire [1:0]or_ln134_197_fu_31295_p3;
  wire [5:0]or_ln134_21_reg_32826;
  wire [7:0]or_ln134_22_reg_32832;
  wire [5:0]or_ln134_29_reg_32998;
  wire [7:0]or_ln134_30_reg_33004;
  wire [7:0]or_ln134_32_fu_6823_p3;
  wire [6:0]or_ln134_33_fu_6829_p3;
  wire [7:0]or_ln134_34_fu_6835_p3;
  wire [5:0]or_ln134_37_fu_8917_p3;
  wire [7:0]or_ln134_38_fu_8923_p3;
  wire [7:0]or_ln134_40_fu_7955_p3;
  wire [6:0]or_ln134_41_fu_7961_p3;
  wire [7:0]or_ln134_42_fu_7967_p3;
  wire [5:0]or_ln134_45_fu_10049_p3;
  wire [7:0]or_ln134_46_fu_10055_p3;
  wire [7:0]or_ln134_48_fu_9087_p3;
  wire [6:0]or_ln134_49_fu_9093_p3;
  wire [7:0]or_ln134_50_fu_9099_p3;
  wire [5:0]or_ln134_53_fu_11181_p3;
  wire [7:0]or_ln134_54_fu_11187_p3;
  wire [7:0]or_ln134_56_fu_10219_p3;
  wire [6:0]or_ln134_57_fu_10225_p3;
  wire [7:0]or_ln134_58_fu_10231_p3;
  wire [5:0]or_ln134_59_fu_12295_p3;
  wire [7:0]or_ln134_60_fu_12301_p3;
  wire [7:0]or_ln134_64_fu_11351_p3;
  wire [6:0]or_ln134_65_fu_11357_p3;
  wire [7:0]or_ln134_66_fu_11363_p3;
  wire [5:0]or_ln134_68_fu_13433_p3;
  wire [5:0]or_ln134_69_fu_13439_p3;
  wire [7:0]or_ln134_70_fu_13445_p3;
  wire [7:0]or_ln134_71_fu_12471_p3;
  wire [7:0]or_ln134_73_fu_12483_p3;
  wire [6:0]or_ln134_74_fu_12489_p3;
  wire [5:0]or_ln134_75_fu_14482_p3;
  wire [7:0]or_ln134_76_fu_14488_p3;
  wire [3:0]or_ln134_78_fu_14500_p3;
  wire [6:0]or_ln134_80_fu_13609_p3;
  wire [6:0]or_ln134_81_fu_13615_p3;
  wire [7:0]or_ln134_82_fu_13621_p3;
  wire [5:0]or_ln134_83_fu_15386_p3;
  wire [7:0]or_ln134_84_fu_15392_p3;
  wire [6:0]or_ln134_86_fu_15404_p3;
  wire [6:0]or_ln134_8_fu_3979_p3;
  wire [5:0]or_ln134_91_fu_16530_p3;
  wire [7:0]or_ln134_92_fu_16536_p3;
  wire [6:0]or_ln134_94_fu_16548_p3;
  wire [5:0]or_ln134_99_fu_17674_p3;
  wire [6:0]p_117_in;
  wire p_40_in;
  wire p_43_in;
  wire p_54_in;
  wire [7:0]\pt_load_11_reg_32288_reg[7] ;
  wire [7:0]\pt_load_8_reg_32191_reg[7] ;
  wire [7:0]\pt_load_9_reg_32222_reg[7] ;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [3:0]q0_reg_2;
  wire [1:0]q0_reg_3;
  wire [3:0]q0_reg_4;
  wire [1:0]q0_reg_5;
  wire q0_reg_i_104_n_0;
  wire q0_reg_i_105_n_0;
  wire q0_reg_i_10__0_n_0;
  wire q0_reg_i_110_n_0;
  wire q0_reg_i_113_n_0;
  wire q0_reg_i_118_n_0;
  wire q0_reg_i_119_n_0;
  wire q0_reg_i_11__0_n_0;
  wire q0_reg_i_122_n_0;
  wire q0_reg_i_124_n_0;
  wire q0_reg_i_125_n_0;
  wire q0_reg_i_127_n_0;
  wire q0_reg_i_128_n_0;
  wire q0_reg_i_12__0_n_0;
  wire q0_reg_i_130_n_0;
  wire q0_reg_i_132_n_0;
  wire q0_reg_i_133_n_0;
  wire q0_reg_i_134_n_0;
  wire q0_reg_i_135__0_n_0;
  wire q0_reg_i_137_n_0;
  wire q0_reg_i_138_n_0;
  wire q0_reg_i_13__0_n_0;
  wire q0_reg_i_140_n_0;
  wire q0_reg_i_142_n_0;
  wire q0_reg_i_143_n_0;
  wire q0_reg_i_144_n_0;
  wire q0_reg_i_145__0_n_0;
  wire [2:0]q0_reg_i_147_0;
  wire q0_reg_i_147_n_0;
  wire [2:0]q0_reg_i_148_0;
  wire q0_reg_i_148_n_0;
  wire q0_reg_i_14__0_n_0;
  wire q0_reg_i_150_n_0;
  wire q0_reg_i_153_n_0;
  wire q0_reg_i_154_n_0;
  wire q0_reg_i_155__0_n_0;
  wire q0_reg_i_156__0_n_0;
  wire q0_reg_i_157_n_0;
  wire [3:0]q0_reg_i_158_0;
  wire q0_reg_i_158_n_0;
  wire q0_reg_i_159_n_0;
  wire q0_reg_i_15__0_n_0;
  wire q0_reg_i_162__0_n_0;
  wire q0_reg_i_164__0_n_0;
  wire q0_reg_i_165_n_0;
  wire q0_reg_i_166__0_n_0;
  wire q0_reg_i_167_n_0;
  wire q0_reg_i_168_n_0;
  wire q0_reg_i_169__0_n_0;
  wire q0_reg_i_16__0_n_0;
  wire q0_reg_i_170__0_n_0;
  wire q0_reg_i_171__0_n_0;
  wire q0_reg_i_172_n_0;
  wire q0_reg_i_174_n_0;
  wire q0_reg_i_175__0_n_0;
  wire q0_reg_i_176_n_0;
  wire q0_reg_i_177__0_n_0;
  wire q0_reg_i_179__0_n_0;
  wire q0_reg_i_17_n_0;
  wire q0_reg_i_180_n_0;
  wire q0_reg_i_184_n_0;
  wire q0_reg_i_185_n_0;
  wire [7:0]q0_reg_i_186__0_0;
  wire q0_reg_i_186__0_n_0;
  wire q0_reg_i_187__0_n_0;
  wire [7:0]q0_reg_i_189_0;
  wire q0_reg_i_189_n_0;
  wire q0_reg_i_18_n_0;
  wire q0_reg_i_190_n_0;
  wire [7:0]q0_reg_i_193_0;
  wire [7:0]q0_reg_i_193_1;
  wire [7:0]q0_reg_i_193_2;
  wire q0_reg_i_193_n_0;
  wire [7:0]q0_reg_i_194_0;
  wire [7:0]q0_reg_i_194_1;
  wire q0_reg_i_194_n_0;
  wire q0_reg_i_196__0_n_0;
  wire q0_reg_i_197_n_0;
  wire q0_reg_i_198_n_0;
  wire q0_reg_i_199_n_0;
  wire q0_reg_i_200_n_0;
  wire q0_reg_i_201_n_0;
  wire q0_reg_i_202__0_n_0;
  wire q0_reg_i_203__0_n_0;
  wire q0_reg_i_204__0_n_0;
  wire q0_reg_i_205_n_0;
  wire q0_reg_i_206_n_0;
  wire q0_reg_i_207_n_0;
  wire q0_reg_i_208_n_0;
  wire q0_reg_i_209_n_0;
  wire q0_reg_i_211__0_n_0;
  wire q0_reg_i_212__0_n_0;
  wire q0_reg_i_213_n_0;
  wire q0_reg_i_214_n_0;
  wire q0_reg_i_216_n_0;
  wire q0_reg_i_217__0_n_0;
  wire q0_reg_i_218__0_n_0;
  wire q0_reg_i_219__0_n_0;
  wire q0_reg_i_21_n_0;
  wire q0_reg_i_220__0_n_0;
  wire q0_reg_i_222_n_0;
  wire [3:0]q0_reg_i_223_0;
  wire q0_reg_i_223_n_0;
  wire q0_reg_i_225_n_0;
  wire q0_reg_i_226__0_n_0;
  wire q0_reg_i_227_n_0;
  wire q0_reg_i_228_n_0;
  wire q0_reg_i_22_n_0;
  wire q0_reg_i_230_n_0;
  wire q0_reg_i_231_n_0;
  wire q0_reg_i_233_n_0;
  wire q0_reg_i_234_n_0;
  wire q0_reg_i_235_n_0;
  wire q0_reg_i_236_n_0;
  wire q0_reg_i_238_n_0;
  wire q0_reg_i_239_n_0;
  wire q0_reg_i_241__0_n_0;
  wire q0_reg_i_242_n_0;
  wire q0_reg_i_243_n_0;
  wire q0_reg_i_244_n_0;
  wire q0_reg_i_245_n_0;
  wire q0_reg_i_246_n_0;
  wire q0_reg_i_247_n_0;
  wire [7:0]q0_reg_i_249_0;
  wire [7:0]q0_reg_i_249_1;
  wire q0_reg_i_249_n_0;
  wire q0_reg_i_251_n_0;
  wire q0_reg_i_252_n_0;
  wire q0_reg_i_253__0_n_0;
  wire q0_reg_i_254_n_0;
  wire q0_reg_i_255__0_n_0;
  wire q0_reg_i_256__0_n_0;
  wire q0_reg_i_257__0_n_0;
  wire q0_reg_i_258__0_n_0;
  wire q0_reg_i_259__0_n_0;
  wire q0_reg_i_260_n_0;
  wire q0_reg_i_261__0_n_0;
  wire q0_reg_i_262__0_n_0;
  wire q0_reg_i_263__0_n_0;
  wire q0_reg_i_264_n_0;
  wire q0_reg_i_265__0_n_0;
  wire q0_reg_i_266_n_0;
  wire q0_reg_i_267_n_0;
  wire q0_reg_i_268_n_0;
  wire q0_reg_i_269_n_0;
  wire q0_reg_i_270__0_n_0;
  wire q0_reg_i_271__0_n_0;
  wire q0_reg_i_272_n_0;
  wire q0_reg_i_273__0_n_0;
  wire q0_reg_i_274_n_0;
  wire q0_reg_i_275_n_0;
  wire q0_reg_i_276_n_0;
  wire q0_reg_i_277_n_0;
  wire q0_reg_i_278__0_n_0;
  wire q0_reg_i_279__0_n_0;
  wire q0_reg_i_27__0_n_0;
  wire q0_reg_i_281_n_0;
  wire q0_reg_i_282_n_0;
  wire q0_reg_i_283__0_n_0;
  wire [7:0]q0_reg_i_284__0_0;
  wire q0_reg_i_284__0_n_0;
  wire q0_reg_i_285_n_0;
  wire q0_reg_i_286_n_0;
  wire q0_reg_i_287_n_0;
  wire q0_reg_i_288_n_0;
  wire q0_reg_i_289_n_0;
  wire q0_reg_i_28__0_n_0;
  wire q0_reg_i_290__0_n_0;
  wire q0_reg_i_292_n_0;
  wire q0_reg_i_293__0_n_0;
  wire q0_reg_i_294_n_0;
  wire q0_reg_i_295_n_0;
  wire q0_reg_i_296_n_0;
  wire q0_reg_i_297__0_n_0;
  wire q0_reg_i_298__0_n_0;
  wire q0_reg_i_299_n_0;
  wire [7:0]q0_reg_i_29__0_0;
  wire q0_reg_i_29__0_n_0;
  wire q0_reg_i_303_n_0;
  wire q0_reg_i_305_n_0;
  wire q0_reg_i_306__0_n_0;
  wire q0_reg_i_307__0_n_0;
  wire q0_reg_i_308__0_n_0;
  wire q0_reg_i_309_n_0;
  wire q0_reg_i_30_n_0;
  wire q0_reg_i_312_n_0;
  wire q0_reg_i_314__0_n_0;
  wire q0_reg_i_315__0_n_0;
  wire q0_reg_i_316_n_0;
  wire q0_reg_i_317_n_0;
  wire q0_reg_i_318_n_0;
  wire q0_reg_i_320__0_n_0;
  wire q0_reg_i_321__0_n_0;
  wire q0_reg_i_322_n_0;
  wire q0_reg_i_323_n_0;
  wire q0_reg_i_324__0_n_0;
  wire q0_reg_i_325_n_0;
  wire q0_reg_i_326_n_0;
  wire q0_reg_i_327_n_0;
  wire q0_reg_i_329_n_0;
  wire q0_reg_i_32__0_n_0;
  wire q0_reg_i_330__0_n_0;
  wire q0_reg_i_332_n_0;
  wire q0_reg_i_333_n_0;
  wire q0_reg_i_334_n_0;
  wire q0_reg_i_335__0_n_0;
  wire q0_reg_i_337_n_0;
  wire q0_reg_i_338_n_0;
  wire q0_reg_i_33_n_0;
  wire q0_reg_i_340_n_0;
  wire q0_reg_i_342_n_0;
  wire q0_reg_i_343_n_0;
  wire q0_reg_i_344_n_0;
  wire q0_reg_i_345_n_0;
  wire q0_reg_i_346_n_0;
  wire q0_reg_i_347_n_0;
  wire q0_reg_i_349_n_0;
  wire q0_reg_i_34_n_0;
  wire q0_reg_i_350_n_0;
  wire q0_reg_i_351_n_0;
  wire q0_reg_i_352_n_0;
  wire q0_reg_i_353_n_0;
  wire q0_reg_i_354_n_0;
  wire q0_reg_i_355_n_0;
  wire q0_reg_i_356_n_0;
  wire q0_reg_i_357_n_0;
  wire q0_reg_i_358_n_0;
  wire q0_reg_i_359_n_0;
  wire q0_reg_i_35_n_0;
  wire q0_reg_i_360_n_0;
  wire q0_reg_i_361_n_0;
  wire q0_reg_i_362_n_0;
  wire q0_reg_i_363_n_0;
  wire q0_reg_i_364_n_0;
  wire q0_reg_i_365_n_0;
  wire q0_reg_i_366_n_0;
  wire q0_reg_i_367_n_0;
  wire q0_reg_i_368_n_0;
  wire q0_reg_i_369_n_0;
  wire q0_reg_i_36__0_n_0;
  wire q0_reg_i_370_n_0;
  wire q0_reg_i_371_n_0;
  wire q0_reg_i_372_n_0;
  wire q0_reg_i_373_n_0;
  wire q0_reg_i_374_n_0;
  wire q0_reg_i_375_n_0;
  wire q0_reg_i_376_n_0;
  wire q0_reg_i_37_n_0;
  wire q0_reg_i_38__0_n_0;
  wire q0_reg_i_39__0_n_0;
  wire q0_reg_i_3__0_n_0;
  wire q0_reg_i_40__0_n_0;
  wire q0_reg_i_41_n_0;
  wire q0_reg_i_42_n_0;
  wire q0_reg_i_43_n_0;
  wire q0_reg_i_44__0_n_0;
  wire q0_reg_i_45_n_0;
  wire q0_reg_i_46_n_0;
  wire q0_reg_i_47__0_n_0;
  wire q0_reg_i_48__0_n_0;
  wire q0_reg_i_49__0_n_0;
  wire q0_reg_i_4__0_n_0;
  wire q0_reg_i_50__0_n_0;
  wire q0_reg_i_51__0_n_0;
  wire q0_reg_i_52__0_n_0;
  wire q0_reg_i_53__0_n_0;
  wire q0_reg_i_54__0_n_0;
  wire q0_reg_i_55__0_n_0;
  wire q0_reg_i_56__0_n_0;
  wire q0_reg_i_57__0_n_0;
  wire q0_reg_i_58__0_n_0;
  wire q0_reg_i_59__0_n_0;
  wire q0_reg_i_5__0_n_0;
  wire q0_reg_i_60__0_n_0;
  wire q0_reg_i_61_n_0;
  wire q0_reg_i_63__0_n_0;
  wire [7:0]q0_reg_i_64__0_0;
  wire q0_reg_i_64__0_n_0;
  wire [7:0]q0_reg_i_66_0;
  wire q0_reg_i_66_n_0;
  wire q0_reg_i_67__0_n_0;
  wire q0_reg_i_68__0_n_0;
  wire q0_reg_i_69_n_0;
  wire q0_reg_i_6__0_n_0;
  wire q0_reg_i_70_n_0;
  wire q0_reg_i_71__0_n_0;
  wire q0_reg_i_72__0_n_0;
  wire [3:0]q0_reg_i_73_0;
  wire q0_reg_i_73_n_0;
  wire q0_reg_i_74_n_0;
  wire q0_reg_i_75__0_n_0;
  wire q0_reg_i_76__0_n_0;
  wire q0_reg_i_77_n_0;
  wire q0_reg_i_78_n_0;
  wire q0_reg_i_79__0_n_0;
  wire q0_reg_i_7__0_n_0;
  wire q0_reg_i_80__0_n_0;
  wire q0_reg_i_81_n_0;
  wire q0_reg_i_82_n_0;
  wire q0_reg_i_83_n_0;
  wire q0_reg_i_84__0_n_0;
  wire q0_reg_i_85_n_0;
  wire q0_reg_i_86_n_0;
  wire q0_reg_i_87__0_n_0;
  wire q0_reg_i_88__0_n_0;
  wire q0_reg_i_89_n_0;
  wire q0_reg_i_8__0_n_0;
  wire q0_reg_i_90_n_0;
  wire q0_reg_i_91_n_0;
  wire q0_reg_i_92__0_n_0;
  wire q0_reg_i_93_n_0;
  wire q0_reg_i_94_n_0;
  wire q0_reg_i_95_n_0;
  wire q0_reg_i_98__0_n_0;
  wire q0_reg_i_9__0_n_0;
  wire [3:1]q2_reg;
  wire [3:1]\^q3_reg ;
  wire [4:0]q3_reg_0;
  wire [7:0]q3_reg_1;
  wire [2:0]q3_reg_10;
  wire [7:0]q3_reg_11;
  wire q3_reg_12;
  wire q3_reg_13;
  wire q3_reg_14;
  wire q3_reg_15;
  wire q3_reg_16;
  wire q3_reg_17;
  wire q3_reg_18;
  wire q3_reg_19;
  wire [7:0]q3_reg_2;
  wire [7:0]q3_reg_20;
  wire q3_reg_21;
  wire [7:0]q3_reg_3;
  wire [7:0]q3_reg_4;
  wire q3_reg_5;
  wire [2:0]q3_reg_6;
  wire [1:0]q3_reg_7;
  wire [2:0]q3_reg_8;
  wire [2:0]q3_reg_9;
  wire q3_reg_i_100__0_n_0;
  wire q3_reg_i_101__0_n_0;
  wire q3_reg_i_103_n_0;
  wire [3:0]q3_reg_i_104_0;
  wire q3_reg_i_104_n_0;
  wire q3_reg_i_105_n_0;
  wire q3_reg_i_106_n_0;
  wire q3_reg_i_107__0_n_0;
  wire q3_reg_i_108__0_n_0;
  wire q3_reg_i_109__0_n_0;
  wire q3_reg_i_10__0_n_0;
  wire q3_reg_i_110_n_0;
  wire q3_reg_i_112_n_0;
  wire [2:0]q3_reg_i_113_0;
  wire q3_reg_i_113_n_0;
  wire [3:0]q3_reg_i_115__0_0;
  wire q3_reg_i_115__0_n_0;
  wire q3_reg_i_116__0_n_0;
  wire [3:0]q3_reg_i_117_0;
  wire q3_reg_i_117_n_0;
  wire q3_reg_i_118_n_0;
  wire q3_reg_i_119_n_0;
  wire q3_reg_i_11__0_n_0;
  wire q3_reg_i_121_n_0;
  wire q3_reg_i_122__0_n_0;
  wire q3_reg_i_123_n_0;
  wire q3_reg_i_124__0_n_0;
  wire q3_reg_i_125__0_n_0;
  wire q3_reg_i_126_n_0;
  wire q3_reg_i_127__0_n_0;
  wire q3_reg_i_128_n_0;
  wire q3_reg_i_129__0_n_0;
  wire q3_reg_i_12__0_n_0;
  wire q3_reg_i_130__0_n_0;
  wire q3_reg_i_131__0_n_0;
  wire q3_reg_i_132__0_n_0;
  wire q3_reg_i_133__0_n_0;
  wire q3_reg_i_134_n_0;
  wire q3_reg_i_135_n_0;
  wire q3_reg_i_137__0_n_0;
  wire q3_reg_i_138_n_0;
  wire q3_reg_i_13__0_n_0;
  wire q3_reg_i_140__0_n_0;
  wire q3_reg_i_141__0_n_0;
  wire q3_reg_i_142_n_0;
  wire q3_reg_i_143_n_0;
  wire q3_reg_i_144__0_n_0;
  wire q3_reg_i_145__0_n_0;
  wire q3_reg_i_146_n_0;
  wire q3_reg_i_147_n_0;
  wire q3_reg_i_149_n_0;
  wire q3_reg_i_14__0_n_0;
  wire [7:0]q3_reg_i_153_0;
  wire q3_reg_i_153_n_0;
  wire q3_reg_i_154__0_n_0;
  wire q3_reg_i_155__0_n_0;
  wire q3_reg_i_157__0_n_0;
  wire q3_reg_i_158__0_n_0;
  wire q3_reg_i_159_n_0;
  wire q3_reg_i_15__0_n_0;
  wire q3_reg_i_160_n_0;
  wire q3_reg_i_161_n_0;
  wire q3_reg_i_162__0_n_0;
  wire q3_reg_i_164__0_n_0;
  wire q3_reg_i_165__0_n_0;
  wire q3_reg_i_167_n_0;
  wire q3_reg_i_168_n_0;
  wire q3_reg_i_169_n_0;
  wire q3_reg_i_16__0_n_0;
  wire q3_reg_i_170_n_0;
  wire q3_reg_i_172__0_n_0;
  wire q3_reg_i_173_n_0;
  wire q3_reg_i_176_n_0;
  wire q3_reg_i_177__0_n_0;
  wire q3_reg_i_178_n_0;
  wire q3_reg_i_17__0_n_0;
  wire [3:0]q3_reg_i_181_0;
  wire q3_reg_i_181_n_0;
  wire q3_reg_i_184_n_0;
  wire [2:0]q3_reg_i_185__0_0;
  wire q3_reg_i_185__0_n_0;
  wire q3_reg_i_186_n_0;
  wire q3_reg_i_187_n_0;
  wire q3_reg_i_188_n_0;
  wire q3_reg_i_189_n_0;
  wire q3_reg_i_18__0_n_0;
  wire q3_reg_i_190__0_n_0;
  wire q3_reg_i_191__0_n_0;
  wire q3_reg_i_192__0_n_0;
  wire q3_reg_i_193__0_n_0;
  wire q3_reg_i_194_n_0;
  wire q3_reg_i_195_n_0;
  wire q3_reg_i_196__0_n_0;
  wire q3_reg_i_197_n_0;
  wire q3_reg_i_198_n_0;
  wire q3_reg_i_199__0_n_0;
  wire q3_reg_i_19__0_n_0;
  wire q3_reg_i_200__0_n_0;
  wire q3_reg_i_202_n_0;
  wire q3_reg_i_203_n_0;
  wire q3_reg_i_204_n_0;
  wire q3_reg_i_205_n_0;
  wire q3_reg_i_206_n_0;
  wire q3_reg_i_208_n_0;
  wire q3_reg_i_209_n_0;
  wire [7:0]q3_reg_i_20__0_0;
  wire [7:0]q3_reg_i_20__0_1;
  wire q3_reg_i_20__0_n_0;
  wire q3_reg_i_210_n_0;
  wire q3_reg_i_211_n_0;
  wire q3_reg_i_213_n_0;
  wire q3_reg_i_215_n_0;
  wire [7:0]q3_reg_i_216_0;
  wire q3_reg_i_216_n_0;
  wire q3_reg_i_217_n_0;
  wire q3_reg_i_218_n_0;
  wire q3_reg_i_219_n_0;
  wire [7:0]q3_reg_i_21__0_0;
  wire q3_reg_i_21__0_n_0;
  wire q3_reg_i_220_n_0;
  wire q3_reg_i_221_n_0;
  wire q3_reg_i_224_n_0;
  wire q3_reg_i_227_n_0;
  wire q3_reg_i_228_n_0;
  wire q3_reg_i_22__0_n_0;
  wire q3_reg_i_233_n_0;
  wire q3_reg_i_234_n_0;
  wire q3_reg_i_235_n_0;
  wire q3_reg_i_236_n_0;
  wire q3_reg_i_237_n_0;
  wire q3_reg_i_23__0_n_0;
  wire q3_reg_i_241_n_0;
  wire q3_reg_i_242_n_0;
  wire q3_reg_i_244_n_0;
  wire q3_reg_i_245_n_0;
  wire q3_reg_i_246_n_0;
  wire q3_reg_i_247_n_0;
  wire q3_reg_i_249_n_0;
  wire q3_reg_i_24_n_0;
  wire q3_reg_i_252_n_0;
  wire q3_reg_i_253_n_0;
  wire q3_reg_i_254_n_0;
  wire q3_reg_i_255_n_0;
  wire q3_reg_i_256_n_0;
  wire q3_reg_i_259_n_0;
  wire q3_reg_i_25_n_0;
  wire q3_reg_i_260_n_0;
  wire q3_reg_i_261_n_0;
  wire q3_reg_i_262_n_0;
  wire q3_reg_i_263_n_0;
  wire q3_reg_i_264_n_0;
  wire q3_reg_i_266_n_0;
  wire q3_reg_i_268_n_0;
  wire q3_reg_i_269_n_0;
  wire q3_reg_i_26__0_n_0;
  wire q3_reg_i_270_n_0;
  wire q3_reg_i_271_n_0;
  wire q3_reg_i_272_n_0;
  wire q3_reg_i_273_n_0;
  wire q3_reg_i_275_n_0;
  wire q3_reg_i_277_n_0;
  wire q3_reg_i_27__0_n_0;
  wire [7:0]q3_reg_i_280_0;
  wire q3_reg_i_280_n_0;
  wire [7:0]q3_reg_i_281_0;
  wire q3_reg_i_281_n_0;
  wire [7:0]q3_reg_i_282_0;
  wire q3_reg_i_282_n_0;
  wire [7:0]q3_reg_i_283_0;
  wire q3_reg_i_283_n_0;
  wire q3_reg_i_284_n_0;
  wire q3_reg_i_285_n_0;
  wire q3_reg_i_286_n_0;
  wire q3_reg_i_287_n_0;
  wire q3_reg_i_288_n_0;
  wire q3_reg_i_289_n_0;
  wire q3_reg_i_28_n_0;
  wire q3_reg_i_290_n_0;
  wire q3_reg_i_291_n_0;
  wire q3_reg_i_292_n_0;
  wire [3:0]q3_reg_i_294_0;
  wire q3_reg_i_294_n_0;
  wire q3_reg_i_295_n_0;
  wire q3_reg_i_296_n_0;
  wire q3_reg_i_298_n_0;
  wire q3_reg_i_299_n_0;
  wire q3_reg_i_29_n_0;
  wire q3_reg_i_2__0_n_0;
  wire q3_reg_i_300_n_0;
  wire q3_reg_i_301_n_0;
  wire q3_reg_i_302_n_0;
  wire q3_reg_i_303_n_0;
  wire q3_reg_i_304_n_0;
  wire q3_reg_i_305_n_0;
  wire q3_reg_i_306_n_0;
  wire q3_reg_i_307_n_0;
  wire q3_reg_i_308_n_0;
  wire q3_reg_i_309_n_0;
  wire [2:0]q3_reg_i_30__0_0;
  wire [2:0]q3_reg_i_30__0_1;
  wire [2:0]q3_reg_i_30__0_2;
  wire q3_reg_i_30__0_n_0;
  wire q3_reg_i_310_n_0;
  wire q3_reg_i_311_n_0;
  wire q3_reg_i_312_n_0;
  wire q3_reg_i_313_n_0;
  wire q3_reg_i_314_n_0;
  wire q3_reg_i_315_n_0;
  wire q3_reg_i_316_n_0;
  wire q3_reg_i_317_n_0;
  wire q3_reg_i_318_n_0;
  wire q3_reg_i_319_n_0;
  wire [2:0]q3_reg_i_31__0_0;
  wire q3_reg_i_31__0_n_0;
  wire q3_reg_i_320_n_0;
  wire q3_reg_i_321_n_0;
  wire q3_reg_i_322_n_0;
  wire q3_reg_i_323_n_0;
  wire q3_reg_i_324_n_0;
  wire q3_reg_i_325_n_0;
  wire q3_reg_i_326_n_0;
  wire q3_reg_i_327_n_0;
  wire q3_reg_i_328_n_0;
  wire q3_reg_i_329_n_0;
  wire q3_reg_i_32_n_0;
  wire q3_reg_i_330_n_0;
  wire q3_reg_i_331_n_0;
  wire q3_reg_i_332_n_0;
  wire q3_reg_i_333_n_0;
  wire q3_reg_i_334_n_0;
  wire q3_reg_i_33_n_0;
  wire q3_reg_i_34__0_n_0;
  wire q3_reg_i_35__0_n_0;
  wire q3_reg_i_36_n_0;
  wire q3_reg_i_37_n_0;
  wire q3_reg_i_38__0_n_0;
  wire q3_reg_i_39__0_n_0;
  wire q3_reg_i_3__0_n_0;
  wire q3_reg_i_40_n_0;
  wire q3_reg_i_41_n_0;
  wire q3_reg_i_42__0_n_0;
  wire q3_reg_i_43__0_n_0;
  wire q3_reg_i_44_n_0;
  wire q3_reg_i_45_n_0;
  wire q3_reg_i_46__0_n_0;
  wire q3_reg_i_47__0_n_0;
  wire q3_reg_i_48_n_0;
  wire q3_reg_i_49_n_0;
  wire q3_reg_i_4__0_n_0;
  wire q3_reg_i_50__0_n_0;
  wire [7:0]q3_reg_i_52__0_0;
  wire q3_reg_i_52__0_n_0;
  wire q3_reg_i_53_n_0;
  wire q3_reg_i_54_n_0;
  wire q3_reg_i_55__0_n_0;
  wire q3_reg_i_56__0_n_0;
  wire q3_reg_i_57_n_0;
  wire q3_reg_i_58__0_n_0;
  wire q3_reg_i_59_n_0;
  wire q3_reg_i_5__0_n_0;
  wire q3_reg_i_60__0_n_0;
  wire q3_reg_i_61_n_0;
  wire q3_reg_i_62__0_n_0;
  wire q3_reg_i_63_n_0;
  wire [2:0]q3_reg_i_64__0_0;
  wire q3_reg_i_64__0_n_0;
  wire q3_reg_i_65_n_0;
  wire q3_reg_i_66__0_n_0;
  wire [3:0]q3_reg_i_67_0;
  wire q3_reg_i_67_n_0;
  wire q3_reg_i_68__0_n_0;
  wire [3:0]q3_reg_i_69_0;
  wire q3_reg_i_69_n_0;
  wire q3_reg_i_6__0_n_0;
  wire q3_reg_i_70__0_n_0;
  wire q3_reg_i_71_n_0;
  wire q3_reg_i_72__0_n_0;
  wire q3_reg_i_73__0_n_0;
  wire q3_reg_i_74_n_0;
  wire q3_reg_i_75_n_0;
  wire q3_reg_i_76__0_n_0;
  wire q3_reg_i_77__0_n_0;
  wire q3_reg_i_78_n_0;
  wire q3_reg_i_79__0_n_0;
  wire q3_reg_i_7__0_n_0;
  wire q3_reg_i_80__0_n_0;
  wire q3_reg_i_81_n_0;
  wire q3_reg_i_82_n_0;
  wire q3_reg_i_83__0_n_0;
  wire [7:0]q3_reg_i_84__0_0;
  wire q3_reg_i_84__0_n_0;
  wire [7:0]q3_reg_i_87_0;
  wire [7:0]q3_reg_i_87_1;
  wire [7:0]q3_reg_i_87_2;
  wire q3_reg_i_87_n_0;
  wire [7:0]q3_reg_i_88_0;
  wire [7:0]q3_reg_i_88_1;
  wire q3_reg_i_88_n_0;
  wire q3_reg_i_89_n_0;
  wire q3_reg_i_8__0_n_0;
  wire q3_reg_i_90_n_0;
  wire q3_reg_i_91__0_n_0;
  wire q3_reg_i_92__0_n_0;
  wire q3_reg_i_93__0_n_0;
  wire q3_reg_i_96_n_0;
  wire q3_reg_i_97_n_0;
  wire q3_reg_i_99__0_n_0;
  wire q3_reg_i_9__0_n_0;
  wire [7:0]q4_reg_0;
  wire [6:0]q4_reg_1;
  wire q4_reg_10;
  wire q4_reg_11;
  wire q4_reg_12;
  wire q4_reg_13;
  wire [1:0]q4_reg_14;
  wire q4_reg_15;
  wire [3:0]q4_reg_16;
  wire [1:0]q4_reg_17;
  wire [1:0]q4_reg_18;
  wire q4_reg_19;
  wire [5:0]q4_reg_2;
  wire [2:0]q4_reg_20;
  wire [1:0]q4_reg_21;
  wire [2:0]q4_reg_22;
  wire q4_reg_23;
  wire q4_reg_24;
  wire q4_reg_25;
  wire [7:0]q4_reg_26;
  wire [7:0]q4_reg_27;
  wire q4_reg_28;
  wire [7:0]q4_reg_3;
  wire q4_reg_4;
  wire [5:0]q4_reg_5;
  wire q4_reg_6;
  wire q4_reg_7;
  wire q4_reg_8;
  wire q4_reg_9;
  wire q4_reg_i_100__0_n_0;
  wire q4_reg_i_101_n_0;
  wire q4_reg_i_102_n_0;
  wire q4_reg_i_103_n_0;
  wire q4_reg_i_104__0_n_0;
  wire q4_reg_i_107__0_n_0;
  wire q4_reg_i_108__0_n_0;
  wire q4_reg_i_109_n_0;
  wire q4_reg_i_10_n_0;
  wire q4_reg_i_110__0_n_0;
  wire q4_reg_i_117_n_0;
  wire q4_reg_i_118_n_0;
  wire q4_reg_i_122_n_0;
  wire q4_reg_i_127_n_0;
  wire q4_reg_i_128_n_0;
  wire q4_reg_i_129_n_0;
  wire q4_reg_i_133_n_0;
  wire q4_reg_i_135_n_0;
  wire q4_reg_i_137_n_0;
  wire q4_reg_i_138_n_0;
  wire q4_reg_i_140__0_n_0;
  wire q4_reg_i_141_n_0;
  wire q4_reg_i_142__0_n_0;
  wire q4_reg_i_144_n_0;
  wire q4_reg_i_145__0_n_0;
  wire q4_reg_i_146__0_n_0;
  wire q4_reg_i_147__0_n_0;
  wire q4_reg_i_148__0_n_0;
  wire q4_reg_i_154__0_n_0;
  wire q4_reg_i_155_n_0;
  wire q4_reg_i_156_n_0;
  wire q4_reg_i_157_n_0;
  wire q4_reg_i_158_n_0;
  wire [7:0]q4_reg_i_26_0;
  wire [7:0]q4_reg_i_26_1;
  wire [7:0]q4_reg_i_26_2;
  wire q4_reg_i_26_n_0;
  wire q4_reg_i_27__0_n_0;
  wire [7:0]q4_reg_i_28__0_0;
  wire [7:0]q4_reg_i_28__0_1;
  wire q4_reg_i_28__0_n_0;
  wire [7:0]q4_reg_i_29_0;
  wire [7:0]q4_reg_i_29_1;
  wire q4_reg_i_29_n_0;
  wire [7:0]q4_reg_i_31_0;
  wire [7:0]q4_reg_i_31_1;
  wire [7:0]q4_reg_i_31_2;
  wire [7:0]q4_reg_i_31_3;
  wire q4_reg_i_31_n_0;
  wire q4_reg_i_32__0_n_0;
  wire q4_reg_i_33__0_n_0;
  wire q4_reg_i_34_n_0;
  wire q4_reg_i_35_n_0;
  wire [3:0]q4_reg_i_36__0_0;
  wire [3:0]q4_reg_i_36__0_1;
  wire q4_reg_i_36__0_n_0;
  wire q4_reg_i_37__0_n_0;
  wire q4_reg_i_38_n_0;
  wire q4_reg_i_39_n_0;
  wire q4_reg_i_3__0_n_0;
  wire q4_reg_i_40__0_n_0;
  wire q4_reg_i_41__0_n_0;
  wire q4_reg_i_42_n_0;
  wire q4_reg_i_43_n_0;
  wire q4_reg_i_44__0_n_0;
  wire q4_reg_i_45__0_n_0;
  wire q4_reg_i_46_n_0;
  wire q4_reg_i_47_n_0;
  wire q4_reg_i_48__0_n_0;
  wire q4_reg_i_49__0_n_0;
  wire q4_reg_i_4__0_n_0;
  wire q4_reg_i_50_n_0;
  wire q4_reg_i_51_n_0;
  wire q4_reg_i_52__0_n_0;
  wire q4_reg_i_53__0_n_0;
  wire q4_reg_i_54_n_0;
  wire q4_reg_i_55_n_0;
  wire q4_reg_i_56__0_n_0;
  wire q4_reg_i_57__0_n_0;
  wire q4_reg_i_58_n_0;
  wire q4_reg_i_59_n_0;
  wire q4_reg_i_5__0_n_0;
  wire q4_reg_i_6__0_n_0;
  wire q4_reg_i_76_n_0;
  wire q4_reg_i_78_n_0;
  wire q4_reg_i_79__0_n_0;
  wire q4_reg_i_7__0_n_0;
  wire q4_reg_i_80__0_n_0;
  wire q4_reg_i_81__0_n_0;
  wire q4_reg_i_87_n_0;
  wire q4_reg_i_88_n_0;
  wire q4_reg_i_89__0_n_0;
  wire q4_reg_i_8__0_n_0;
  wire q4_reg_i_90_n_0;
  wire q4_reg_i_95__0_n_0;
  wire q4_reg_i_97_n_0;
  wire q4_reg_i_98_n_0;
  wire q4_reg_i_9__0_n_0;
  wire [7:0]q5_reg_0;
  wire q5_reg_1;
  wire [1:0]q5_reg_10;
  wire q5_reg_11;
  wire q5_reg_12;
  wire q5_reg_13;
  wire [7:0]q5_reg_14;
  wire [3:0]q5_reg_2;
  wire [1:0]q5_reg_3;
  wire [1:0]q5_reg_4;
  wire [5:0]q5_reg_5;
  wire [7:0]q5_reg_6;
  wire [7:0]q5_reg_7;
  wire [7:0]q5_reg_8;
  wire [7:0]q5_reg_9;
  wire q5_reg_i_100__0_n_0;
  wire q5_reg_i_101_n_0;
  wire q5_reg_i_104__0_n_0;
  wire q5_reg_i_105_n_0;
  wire q5_reg_i_107_n_0;
  wire q5_reg_i_108_n_0;
  wire [7:0]q5_reg_i_10_0;
  wire [7:0]q5_reg_i_10_1;
  wire [7:0]q5_reg_i_10_2;
  wire [7:0]q5_reg_i_10_3;
  wire q5_reg_i_10_n_0;
  wire q5_reg_i_113_n_0;
  wire q5_reg_i_115_n_0;
  wire q5_reg_i_116_n_0;
  wire q5_reg_i_117_n_0;
  wire q5_reg_i_12__0_n_0;
  wire [7:0]q5_reg_i_13_0;
  wire [7:0]q5_reg_i_13_1;
  wire [7:0]q5_reg_i_13_2;
  wire q5_reg_i_13_n_0;
  wire q5_reg_i_14_n_0;
  wire [7:0]q5_reg_i_15_0;
  wire [7:0]q5_reg_i_15_1;
  wire [7:0]q5_reg_i_15_2;
  wire q5_reg_i_15_n_0;
  wire q5_reg_i_16__0_n_0;
  wire q5_reg_i_17__0_n_0;
  wire q5_reg_i_18_n_0;
  wire q5_reg_i_19_n_0;
  wire [3:0]q5_reg_i_20__0_0;
  wire [3:0]q5_reg_i_20__0_1;
  wire [3:0]q5_reg_i_20__0_2;
  wire [3:0]q5_reg_i_20__0_3;
  wire q5_reg_i_20__0_n_0;
  wire q5_reg_i_21__0_n_0;
  wire [3:0]q5_reg_i_22_0;
  wire [3:0]q5_reg_i_22_1;
  wire [3:0]q5_reg_i_22_2;
  wire [3:0]q5_reg_i_22_3;
  wire q5_reg_i_22_n_0;
  wire [3:0]q5_reg_i_23_0;
  wire [3:0]q5_reg_i_23_1;
  wire q5_reg_i_23_n_0;
  wire q5_reg_i_24__0_n_0;
  wire q5_reg_i_25__0_n_0;
  wire q5_reg_i_26_n_0;
  wire q5_reg_i_27_n_0;
  wire [3:0]q5_reg_i_28__0_0;
  wire [3:0]q5_reg_i_28__0_1;
  wire q5_reg_i_28__0_n_0;
  wire q5_reg_i_29__0_n_0;
  wire q5_reg_i_2__0_n_0;
  wire [3:0]q5_reg_i_30_0;
  wire q5_reg_i_30_n_0;
  wire q5_reg_i_31_n_0;
  wire q5_reg_i_32__0_n_0;
  wire q5_reg_i_33__0_n_0;
  wire q5_reg_i_34_n_0;
  wire q5_reg_i_35_n_0;
  wire q5_reg_i_36__0_n_0;
  wire q5_reg_i_37__0_n_0;
  wire q5_reg_i_38_n_0;
  wire q5_reg_i_39_n_0;
  wire q5_reg_i_3__0_n_0;
  wire q5_reg_i_40__0_n_0;
  wire q5_reg_i_41__0_n_0;
  wire q5_reg_i_42_n_0;
  wire q5_reg_i_43_n_0;
  wire q5_reg_i_45__0_n_0;
  wire q5_reg_i_48__0_n_0;
  wire q5_reg_i_49_n_0;
  wire q5_reg_i_4__0_n_0;
  wire q5_reg_i_50__0_n_0;
  wire q5_reg_i_51_n_0;
  wire q5_reg_i_52_n_0;
  wire q5_reg_i_53_n_0;
  wire q5_reg_i_54_n_0;
  wire q5_reg_i_58__0_n_0;
  wire q5_reg_i_5__0_n_0;
  wire q5_reg_i_62_n_0;
  wire q5_reg_i_63__0_n_0;
  wire q5_reg_i_64_n_0;
  wire q5_reg_i_67_n_0;
  wire q5_reg_i_68_n_0;
  wire q5_reg_i_6__0_n_0;
  wire q5_reg_i_71__0_n_0;
  wire q5_reg_i_72_n_0;
  wire q5_reg_i_73__0_n_0;
  wire q5_reg_i_76_n_0;
  wire q5_reg_i_77_n_0;
  wire q5_reg_i_7__0_n_0;
  wire q5_reg_i_80_n_0;
  wire q5_reg_i_81_n_0;
  wire q5_reg_i_83__0_n_0;
  wire q5_reg_i_84__0_n_0;
  wire q5_reg_i_85__0_n_0;
  wire q5_reg_i_87__0_n_0;
  wire q5_reg_i_88__0_n_0;
  wire q5_reg_i_89_n_0;
  wire q5_reg_i_8__0_n_0;
  wire q5_reg_i_90_n_0;
  wire q5_reg_i_91_n_0;
  wire q5_reg_i_92__0_n_0;
  wire q5_reg_i_94__0_n_0;
  wire q5_reg_i_95__0_n_0;
  wire q5_reg_i_96_n_0;
  wire q5_reg_i_97_n_0;
  wire q5_reg_i_98_n_0;
  wire q5_reg_i_99_n_0;
  wire q5_reg_i_9_n_0;
  wire reg_2392133_out;
  wire [3:0]\reg_2398_reg[7] ;
  wire [1:0]\reg_2398_reg[7]_0 ;
  wire reg_24051;
  wire reg_2405121_out;
  wire \reg_2405[0]_i_2_n_0 ;
  wire \reg_2405[1]_i_2_n_0 ;
  wire \reg_2405[2]_i_2_n_0 ;
  wire \reg_2405[3]_i_2_n_0 ;
  wire \reg_2405[4]_i_2_n_0 ;
  wire \reg_2405[5]_i_2_n_0 ;
  wire \reg_2405[6]_i_2_n_0 ;
  wire \reg_2405[7]_i_5_n_0 ;
  wire [15:0]\reg_2405_reg[0] ;
  wire reg_24121;
  wire reg_2412120_out;
  wire \reg_2412[0]_i_2_n_0 ;
  wire \reg_2412[1]_i_2_n_0 ;
  wire \reg_2412[2]_i_2_n_0 ;
  wire \reg_2412[3]_i_2_n_0 ;
  wire \reg_2412[4]_i_2_n_0 ;
  wire \reg_2412[5]_i_2_n_0 ;
  wire \reg_2412[6]_i_2_n_0 ;
  wire \reg_2412[7]_i_5_n_0 ;
  wire \reg_2412_reg[1] ;
  wire \reg_2412_reg[3] ;
  wire [0:0]\reg_2412_reg[3]_0 ;
  wire \reg_2412_reg[4] ;
  wire \reg_2412_reg[4]_0 ;
  wire \reg_2412_reg[5] ;
  wire \reg_2412_reg[6] ;
  wire \reg_2412_reg[7] ;
  wire [1:0]\reg_2419_reg[5] ;
  wire [2:0]\reg_2419_reg[7] ;
  wire [2:0]\reg_2419_reg[7]_0 ;
  wire reg_24271;
  wire reg_2427118_out;
  wire \reg_2427[0]_i_2_n_0 ;
  wire \reg_2427[1]_i_2_n_0 ;
  wire \reg_2427[2]_i_2_n_0 ;
  wire \reg_2427[3]_i_2_n_0 ;
  wire \reg_2427[4]_i_2_n_0 ;
  wire \reg_2427[5]_i_2_n_0 ;
  wire \reg_2427[6]_i_2_n_0 ;
  wire \reg_2427[7]_i_5_n_0 ;
  wire [0:0]\reg_2435_reg[0] ;
  wire [4:0]\reg_2435_reg[5] ;
  wire [3:0]\reg_2435_reg[6] ;
  wire [4:0]\reg_2435_reg[6]_0 ;
  wire [7:0]\reg_2435_reg[7] ;
  wire [2:0]\reg_2435_reg[7]_0 ;
  wire [3:0]\reg_2435_reg[7]_1 ;
  wire [1:0]\reg_2444_reg[3] ;
  wire [4:0]\reg_2444_reg[4] ;
  wire [5:0]\reg_2444_reg[7] ;
  wire \reg_2452_reg[2] ;
  wire [2:0]\reg_2452_reg[6] ;
  wire reg_24591;
  wire reg_2459112_out;
  wire \reg_2459[0]_i_2_n_0 ;
  wire \reg_2459[0]_i_3_n_0 ;
  wire \reg_2459[1]_i_2_n_0 ;
  wire \reg_2459[1]_i_3_n_0 ;
  wire \reg_2459[2]_i_2_n_0 ;
  wire \reg_2459[2]_i_3_n_0 ;
  wire \reg_2459[3]_i_2_n_0 ;
  wire \reg_2459[3]_i_3_n_0 ;
  wire \reg_2459[4]_i_2_n_0 ;
  wire \reg_2459[4]_i_3_n_0 ;
  wire \reg_2459[5]_i_2_n_0 ;
  wire \reg_2459[5]_i_3_n_0 ;
  wire \reg_2459[6]_i_2_n_0 ;
  wire \reg_2459[6]_i_3_n_0 ;
  wire \reg_2459[7]_i_6_n_0 ;
  wire \reg_2459[7]_i_8_n_0 ;
  wire \reg_2459_reg[0] ;
  wire reg_24681;
  wire reg_246817_out;
  wire \reg_2468[0]_i_2_n_0 ;
  wire \reg_2468[1]_i_2_n_0 ;
  wire \reg_2468[2]_i_2_n_0 ;
  wire \reg_2468[3]_i_2_n_0 ;
  wire \reg_2468[4]_i_2_n_0 ;
  wire \reg_2468[5]_i_2_n_0 ;
  wire \reg_2468[6]_i_2_n_0 ;
  wire \reg_2468[7]_i_4_n_0 ;
  wire reg_24761;
  wire \reg_2476[0]_i_2_n_0 ;
  wire \reg_2476[1]_i_2_n_0 ;
  wire \reg_2476[2]_i_2_n_0 ;
  wire \reg_2476[3]_i_2_n_0 ;
  wire \reg_2476[4]_i_2_n_0 ;
  wire \reg_2476[5]_i_2_n_0 ;
  wire \reg_2476[6]_i_2_n_0 ;
  wire \reg_2476[7]_i_7_n_0 ;
  wire [7:0]\reg_2476_reg[7] ;
  wire \reg_2483_reg[2] ;
  wire reg_24891;
  wire [7:0]\reg_2489_reg[7] ;
  wire [7:0]\reg_2489_reg[7]_0 ;
  wire \reg_2495_reg[2] ;
  wire \reg_2495_reg[2]_0 ;
  wire \reg_2495_reg[2]_1 ;
  wire [2:0]\reg_2495_reg[5] ;
  wire \reg_2500_reg[3] ;
  wire \reg_2500_reg[4] ;
  wire [7:0]\reg_2500_reg[7] ;
  wire [7:0]\reg_2500_reg[7]_0 ;
  wire [1:0]\trunc_ln134_219_reg_34285_reg[3] ;
  wire [1:0]\trunc_ln134_239_reg_34413_reg[3] ;
  wire [1:0]\trunc_ln134_259_reg_34546_reg[5] ;
  wire [1:0]\trunc_ln134_274_reg_34648_reg[5] ;
  wire [1:0]\trunc_ln134_294_reg_34776_reg[5] ;
  wire [1:0]\trunc_ln134_317_reg_34920_reg[3] ;
  wire [7:0]\x_74_reg_33668_reg[7] ;
  wire [7:0]x_assign_100_reg_33886;
  wire [5:0]x_assign_103_reg_33908;
  wire [5:0]x_assign_105_reg_33924;
  wire [0:0]x_assign_108_reg_33762;
  wire [4:0]x_assign_110_reg_33784;
  wire [5:0]x_assign_112_reg_34070;
  wire [7:0]x_assign_117_reg_34108;
  wire [7:0]x_assign_121_reg_33956;
  wire [0:0]x_assign_122_reg_33972;
  wire [3:0]x_assign_123_reg_33988;
  wire [5:0]x_assign_124_reg_34231;
  wire [7:0]x_assign_129_reg_34269;
  wire [5:0]x_assign_136_reg_34359;
  wire [7:0]x_assign_13_reg_32466;
  wire [7:0]x_assign_141_reg_34397;
  wire [5:0]x_assign_148_reg_34492;
  wire [7:0]x_assign_153_reg_34530;
  wire [3:0]x_assign_15_reg_32392;
  wire [5:0]x_assign_160_reg_34620;
  wire [7:0]x_assign_165_reg_34658;
  wire [5:0]x_assign_16_reg_32594;
  wire [5:0]x_assign_172_reg_34748;
  wire [7:0]x_assign_177_reg_34786;
  wire [7:0]x_assign_186_reg_34892;
  wire [5:0]x_assign_187_reg_34898;
  wire [5:0]x_assign_189_reg_34914;
  wire [7:0]x_assign_18_reg_32639;
  wire [7:0]x_assign_196_reg_35055;
  wire [7:0]x_assign_199_reg_35077;
  wire [5:0]x_assign_201_reg_35019;
  wire [7:0]x_assign_208_reg_35227;
  wire [5:0]x_assign_213_reg_35265;
  wire [7:0]x_assign_217_reg_35109;
  wire [3:0]x_assign_219_reg_35141;
  wire [7:0]x_assign_21_reg_32548;
  wire [7:0]x_assign_222_reg_35431;
  wire [5:0]x_assign_223_reg_35437;
  wire [5:0]x_assign_225_reg_35453;
  wire [7:0]x_assign_229_reg_35297;
  wire [4:0]x_assign_230_reg_35313;
  wire [3:0]x_assign_231_reg_35329;
  wire [6:0]x_assign_232_reg_35603;
  wire [4:0]x_assign_234_reg_35619;
  wire [4:0]x_assign_235_reg_35625;
  wire [5:0]x_assign_237_reg_35641;
  wire [4:0]x_assign_240_reg_35479;
  wire [0:0]x_assign_242_reg_35501;
  wire [3:0]x_assign_243_reg_35517;
  wire [7:0]x_assign_246_reg_35807;
  wire [5:0]x_assign_247_reg_35813;
  wire [5:0]x_assign_249_reg_35829;
  wire [0:0]x_assign_252_reg_35667;
  wire [6:0]x_assign_253_reg_35673;
  wire [3:0]x_assign_254_reg_35689;
  wire [3:0]x_assign_255_reg_35705;
  wire [6:0]x_assign_256_reg_35979;
  wire [4:0]x_assign_258_reg_35995;
  wire [4:0]x_assign_259_reg_36001;
  wire [5:0]x_assign_261_reg_36017;
  wire [4:0]x_assign_264_reg_35855;
  wire [0:0]x_assign_266_reg_35877;
  wire [3:0]x_assign_267_reg_35893;
  wire [7:0]x_assign_270_reg_36183;
  wire [5:0]x_assign_271_reg_36189;
  wire [5:0]x_assign_273_reg_36205;
  wire [0:0]x_assign_276_reg_36043;
  wire [6:0]x_assign_277_reg_36049;
  wire [3:0]x_assign_278_reg_36065;
  wire [3:0]x_assign_279_reg_36081;
  wire [5:0]x_assign_280_reg_36350;
  wire [5:0]x_assign_282_reg_36366;
  wire [5:0]x_assign_283_reg_36372;
  wire [5:0]x_assign_285_reg_36388;
  wire [4:0]x_assign_288_reg_36231;
  wire [7:0]x_assign_28_reg_32790;
  wire [0:0]x_assign_290_reg_36253;
  wire [3:0]x_assign_291_reg_36269;
  wire [1:0]x_assign_295_reg_36540;
  wire [5:0]x_assign_297_reg_36556;
  wire [2:0]x_assign_302_fu_30323_p3;
  wire [7:0]x_assign_31_reg_32808;
  wire [5:0]x_assign_33_reg_32820;
  wire [7:0]x_assign_40_reg_32962;
  wire [7:0]x_assign_43_reg_32980;
  wire [5:0]x_assign_45_reg_32992;
  wire [2:0]x_assign_48_fu_6403_p3;
  wire [7:0]x_assign_49_reg_32844;
  wire [2:0]x_assign_50_fu_6521_p3;
  wire [3:0]x_assign_51_reg_32876;
  wire [7:0]x_assign_52_reg_33134;
  wire [7:0]x_assign_55_reg_33156;
  wire [5:0]x_assign_57_reg_33172;
  wire [7:0]x_assign_61_reg_33016;
  wire [3:0]x_assign_63_reg_33048;
  wire [7:0]x_assign_64_reg_33322;
  wire [7:0]x_assign_67_reg_33344;
  wire [5:0]x_assign_69_reg_33360;
  wire [7:0]x_assign_73_reg_33204;
  wire [3:0]x_assign_75_reg_33236;
  wire [7:0]x_assign_76_reg_33510;
  wire [7:0]x_assign_79_reg_33532;
  wire [5:0]x_assign_81_reg_33548;
  wire [7:0]x_assign_85_reg_33392;
  wire [3:0]x_assign_87_reg_33424;
  wire [5:0]x_assign_88_reg_33698;
  wire [7:0]x_assign_90_reg_33714;
  wire [7:0]x_assign_93_reg_33736;
  wire [7:0]x_assign_97_reg_33580;
  wire [3:0]x_assign_99_reg_33612;
  wire [6:1]xor_ln124_100_fu_10082_p2;
  wire [3:0]xor_ln124_102_fu_10136_p2;
  wire \xor_ln124_109_reg_33287[0]_i_2_n_0 ;
  wire \xor_ln124_111_reg_33297[0]_i_2_n_0 ;
  wire \xor_ln124_111_reg_33297[3]_i_2_n_0 ;
  wire [5:0]\xor_ln124_111_reg_33297_reg[7] ;
  wire [6:3]xor_ln124_116_fu_11214_p2;
  wire [7:3]xor_ln124_118_fu_11268_p2;
  wire \xor_ln124_125_reg_33475[2]_i_2_n_0 ;
  wire \xor_ln124_125_reg_33475[5]_i_2_n_0 ;
  wire \xor_ln124_125_reg_33475[6]_i_2_n_0 ;
  wire \xor_ln124_125_reg_33475[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_125_reg_33475_reg[7] ;
  wire [7:0]\xor_ln124_125_reg_33475_reg[7]_0 ;
  wire \xor_ln124_127_reg_33485[0]_i_2_n_0 ;
  wire \xor_ln124_127_reg_33485[1]_i_2_n_0 ;
  wire \xor_ln124_127_reg_33485[3]_i_2_n_0 ;
  wire \xor_ln124_127_reg_33485[6]_i_2_n_0 ;
  wire \xor_ln124_127_reg_33485[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_127_reg_33485_reg[7] ;
  wire [7:0]\xor_ln124_127_reg_33485_reg[7]_0 ;
  wire [7:2]xor_ln124_132_fu_12340_p2;
  wire [7:6]xor_ln124_134_fu_12394_p2;
  wire \xor_ln124_141_reg_33663[1]_i_2_n_0 ;
  wire \xor_ln124_141_reg_33663[2]_i_2_n_0 ;
  wire \xor_ln124_141_reg_33663[3]_i_2_n_0 ;
  wire \xor_ln124_141_reg_33663[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_141_reg_33663_reg[3] ;
  wire [7:0]\xor_ln124_141_reg_33663_reg[7] ;
  wire \xor_ln124_143_reg_33673[1]_i_2_n_0 ;
  wire \xor_ln124_143_reg_33673[4]_i_2_n_0 ;
  wire \xor_ln124_143_reg_33673[5]_i_2_n_0 ;
  wire [7:1]xor_ln124_148_fu_13472_p2;
  wire [4:1]xor_ln124_150_fu_13526_p2;
  wire \xor_ln124_156_reg_33851[2]_i_2_n_0 ;
  wire \xor_ln124_156_reg_33851[3]_i_2_n_0 ;
  wire \xor_ln124_156_reg_33851[4]_i_2_n_0 ;
  wire \xor_ln124_156_reg_33851[6]_i_2_n_0 ;
  wire \xor_ln124_156_reg_33851[7]_i_2_n_0 ;
  wire \xor_ln124_156_reg_33851_reg[2] ;
  wire [3:0]\xor_ln124_156_reg_33851_reg[3] ;
  wire [2:0]\xor_ln124_156_reg_33851_reg[4] ;
  wire [7:0]\xor_ln124_156_reg_33851_reg[7] ;
  wire \xor_ln124_158_reg_33861[0]_i_2_n_0 ;
  wire \xor_ln124_158_reg_33861[3]_i_2_n_0 ;
  wire \xor_ln124_158_reg_33861[5]_i_2_n_0 ;
  wire \xor_ln124_158_reg_33861[6]_i_2_n_0 ;
  wire \xor_ln124_158_reg_33861[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_158_reg_33861_reg[3] ;
  wire [2:0]\xor_ln124_158_reg_33861_reg[3]_0 ;
  wire [2:0]\xor_ln124_158_reg_33861_reg[5] ;
  wire [3:0]\xor_ln124_158_reg_33861_reg[5]_0 ;
  wire [3:0]\xor_ln124_158_reg_33861_reg[5]_1 ;
  wire [7:0]\xor_ln124_158_reg_33861_reg[7] ;
  wire [7:0]\xor_ln124_158_reg_33861_reg[7]_0 ;
  wire [1:0]\xor_ln124_15_reg_32413_reg[6] ;
  wire [7:5]xor_ln124_163_fu_14527_p2;
  wire [7:0]xor_ln124_165_fu_14581_p2;
  wire \xor_ln124_172_reg_34039[2]_i_2_n_0 ;
  wire \xor_ln124_172_reg_34039[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_172_reg_34039_reg[7] ;
  wire [7:0]\xor_ln124_172_reg_34039_reg[7]_0 ;
  wire \xor_ln124_174_reg_34050[0]_i_2_n_0 ;
  wire \xor_ln124_174_reg_34050[1]_i_2_n_0 ;
  wire \xor_ln124_174_reg_34050[2]_i_2_n_0 ;
  wire \xor_ln124_174_reg_34050[4]_i_2_n_0 ;
  wire \xor_ln124_174_reg_34050[6]_i_2_n_0 ;
  wire \xor_ln124_174_reg_34050[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_174_reg_34050_reg[5] ;
  wire [7:0]\xor_ln124_174_reg_34050_reg[7] ;
  wire [3:3]xor_ln124_179_fu_15431_p2;
  wire [6:0]xor_ln124_181_fu_15485_p2;
  wire [3:0]\xor_ln124_187_reg_34207_reg[3] ;
  wire [3:0]\xor_ln124_187_reg_34207_reg[3]_0 ;
  wire [2:0]\xor_ln124_190_reg_34225_reg[5] ;
  wire [6:0]xor_ln124_195_fu_16575_p2;
  wire [6:2]xor_ln124_197_fu_16629_p2;
  wire \xor_ln124_203_reg_34335[2]_i_2_n_0 ;
  wire \xor_ln124_203_reg_34335[2]_i_3_n_0 ;
  wire \xor_ln124_203_reg_34335[3]_i_2_n_0 ;
  wire \xor_ln124_203_reg_34335[4]_i_2_n_0 ;
  wire \xor_ln124_203_reg_34335[5]_i_2_n_0 ;
  wire \xor_ln124_203_reg_34335_reg[0] ;
  wire \xor_ln124_203_reg_34335_reg[1] ;
  wire \xor_ln124_203_reg_34335_reg[3] ;
  wire \xor_ln124_203_reg_34335_reg[4] ;
  wire \xor_ln124_203_reg_34335_reg[5] ;
  wire \xor_ln124_203_reg_34335_reg[6] ;
  wire [7:0]\xor_ln124_203_reg_34335_reg[7] ;
  wire \xor_ln124_203_reg_34335_reg[7]_0 ;
  wire [7:0]\xor_ln124_203_reg_34335_reg[7]_1 ;
  wire \xor_ln124_204_reg_34341[3]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34341[4]_i_2_n_0 ;
  wire [3:0]\xor_ln124_204_reg_34341_reg[3] ;
  wire \xor_ln124_204_reg_34341_reg[3]_0 ;
  wire [3:0]\xor_ln124_204_reg_34341_reg[3]_1 ;
  wire \xor_ln124_204_reg_34341_reg[4] ;
  wire [2:0]\xor_ln124_204_reg_34341_reg[4]_0 ;
  wire \xor_ln124_205_reg_34347[0]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34347[1]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34347[2]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34347[2]_i_3_n_0 ;
  wire \xor_ln124_205_reg_34347[3]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34347[4]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34347[5]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34347[6]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34347[7]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34347_reg[3] ;
  wire \xor_ln124_205_reg_34347_reg[4] ;
  wire [7:0]\xor_ln124_205_reg_34347_reg[7] ;
  wire \xor_ln124_206_reg_34353[3]_i_2_n_0 ;
  wire \xor_ln124_206_reg_34353[4]_i_2_n_0 ;
  wire \xor_ln124_206_reg_34353[5]_i_2_n_0 ;
  wire \xor_ln124_206_reg_34353_reg[3] ;
  wire \xor_ln124_206_reg_34353_reg[4] ;
  wire [2:0]\xor_ln124_206_reg_34353_reg[5] ;
  wire [3:0]\xor_ln124_206_reg_34353_reg[5]_0 ;
  wire [3:0]\xor_ln124_206_reg_34353_reg[5]_1 ;
  wire [3:0]\xor_ln124_206_reg_34353_reg[5]_2 ;
  wire [7:0]\xor_ln124_20_reg_32455_reg[7] ;
  wire [7:0]xor_ln124_211_fu_17719_p2;
  wire [7:3]xor_ln124_213_fu_17772_p2;
  wire \xor_ln124_219_reg_34463[1]_i_2_n_0 ;
  wire \xor_ln124_219_reg_34463[2]_i_2_n_0 ;
  wire \xor_ln124_219_reg_34463[3]_i_2_n_0 ;
  wire \xor_ln124_219_reg_34463[4]_i_2_n_0 ;
  wire \xor_ln124_219_reg_34463[5]_i_2_n_0 ;
  wire \xor_ln124_219_reg_34463[7]_i_2_n_0 ;
  wire \xor_ln124_219_reg_34463_reg[3] ;
  wire [7:0]\xor_ln124_219_reg_34463_reg[7] ;
  wire [7:0]\xor_ln124_219_reg_34463_reg[7]_0 ;
  wire \xor_ln124_220_reg_34469[3]_i_2_n_0 ;
  wire \xor_ln124_220_reg_34469[4]_i_2_n_0 ;
  wire \xor_ln124_220_reg_34469_reg[3] ;
  wire [3:0]\xor_ln124_220_reg_34469_reg[3]_0 ;
  wire [3:0]\xor_ln124_220_reg_34469_reg[3]_1 ;
  wire \xor_ln124_220_reg_34469_reg[4] ;
  wire [2:0]\xor_ln124_220_reg_34469_reg[4]_0 ;
  wire \xor_ln124_221_reg_34475[0]_i_2_n_0 ;
  wire \xor_ln124_221_reg_34475[1]_i_2_n_0 ;
  wire \xor_ln124_221_reg_34475[2]_i_2_n_0 ;
  wire \xor_ln124_221_reg_34475[2]_i_3_n_0 ;
  wire \xor_ln124_221_reg_34475[3]_i_2_n_0 ;
  wire \xor_ln124_221_reg_34475[4]_i_2_n_0 ;
  wire \xor_ln124_221_reg_34475[5]_i_2_n_0 ;
  wire \xor_ln124_221_reg_34475[6]_i_2_n_0 ;
  wire \xor_ln124_221_reg_34475[7]_i_2_n_0 ;
  wire \xor_ln124_221_reg_34475_reg[3] ;
  wire \xor_ln124_221_reg_34475_reg[4] ;
  wire [7:0]\xor_ln124_221_reg_34475_reg[7] ;
  wire \xor_ln124_222_reg_34481[3]_i_2_n_0 ;
  wire \xor_ln124_222_reg_34481[4]_i_2_n_0 ;
  wire \xor_ln124_222_reg_34481[5]_i_2_n_0 ;
  wire \xor_ln124_222_reg_34481_reg[3] ;
  wire \xor_ln124_222_reg_34481_reg[4] ;
  wire [2:0]\xor_ln124_222_reg_34481_reg[5] ;
  wire [3:0]\xor_ln124_222_reg_34481_reg[5]_0 ;
  wire [0:0]\xor_ln124_222_reg_34481_reg[5]_1 ;
  wire [7:0]xor_ln124_227_fu_18862_p2;
  wire [6:0]xor_ln124_229_fu_18916_p2;
  wire \xor_ln124_235_reg_34596[1]_i_2_n_0 ;
  wire \xor_ln124_235_reg_34596[2]_i_2_n_0 ;
  wire \xor_ln124_235_reg_34596[2]_i_3_n_0 ;
  wire \xor_ln124_235_reg_34596[5]_i_2_n_0 ;
  wire \xor_ln124_235_reg_34596[5]_i_3_n_0 ;
  wire [7:0]\xor_ln124_235_reg_34596_reg[7] ;
  wire \xor_ln124_236_reg_34602[3]_i_2_n_0 ;
  wire \xor_ln124_236_reg_34602[4]_i_2_n_0 ;
  wire \xor_ln124_236_reg_34602_reg[3] ;
  wire [3:0]\xor_ln124_236_reg_34602_reg[3]_0 ;
  wire \xor_ln124_236_reg_34602_reg[4] ;
  wire [2:0]\xor_ln124_236_reg_34602_reg[4]_0 ;
  wire [4:0]\xor_ln124_236_reg_34602_reg[6] ;
  wire \xor_ln124_237_reg_34608[0]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34608[1]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34608[2]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34608[5]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34608[6]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34608[7]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34608_reg[5] ;
  wire [7:0]\xor_ln124_237_reg_34608_reg[7] ;
  wire [7:0]\xor_ln124_237_reg_34608_reg[7]_0 ;
  wire \xor_ln124_238_reg_34614[3]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34614[4]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34614[5]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34614_reg[3] ;
  wire [0:0]\xor_ln124_238_reg_34614_reg[4] ;
  wire \xor_ln124_238_reg_34614_reg[4]_0 ;
  wire [3:0]\xor_ln124_238_reg_34614_reg[5] ;
  wire [3:0]\xor_ln124_238_reg_34614_reg[5]_0 ;
  wire [7:3]xor_ln124_243_fu_20006_p2;
  wire [7:0]xor_ln124_245_fu_20060_p2;
  wire \xor_ln124_251_reg_34724[0]_i_2_n_0 ;
  wire \xor_ln124_251_reg_34724[1]_i_2_n_0 ;
  wire \xor_ln124_251_reg_34724[2]_i_2_n_0 ;
  wire \xor_ln124_251_reg_34724[3]_i_2_n_0 ;
  wire \xor_ln124_251_reg_34724[4]_i_2_n_0 ;
  wire \xor_ln124_251_reg_34724[5]_i_2_n_0 ;
  wire \xor_ln124_251_reg_34724[6]_i_2_n_0 ;
  wire \xor_ln124_251_reg_34724[7]_i_2_n_0 ;
  wire \xor_ln124_251_reg_34724_reg[2] ;
  wire \xor_ln124_251_reg_34724_reg[3] ;
  wire \xor_ln124_251_reg_34724_reg[4] ;
  wire [7:0]\xor_ln124_251_reg_34724_reg[7] ;
  wire [7:0]\xor_ln124_251_reg_34724_reg[7]_0 ;
  wire \xor_ln124_252_reg_34730[3]_i_2_n_0 ;
  wire \xor_ln124_252_reg_34730[4]_i_2_n_0 ;
  wire \xor_ln124_252_reg_34730_reg[3] ;
  wire [3:0]\xor_ln124_252_reg_34730_reg[3]_0 ;
  wire \xor_ln124_252_reg_34730_reg[4] ;
  wire \xor_ln124_253_reg_34736[0]_i_2_n_0 ;
  wire \xor_ln124_253_reg_34736[1]_i_2_n_0 ;
  wire \xor_ln124_253_reg_34736[2]_i_2_n_0 ;
  wire \xor_ln124_253_reg_34736[2]_i_3_n_0 ;
  wire \xor_ln124_253_reg_34736[5]_i_2_n_0 ;
  wire \xor_ln124_253_reg_34736[6]_i_2_n_0 ;
  wire \xor_ln124_253_reg_34736[7]_i_2_n_0 ;
  wire \xor_ln124_253_reg_34736_reg[5] ;
  wire [7:0]\xor_ln124_253_reg_34736_reg[7] ;
  wire [7:0]\xor_ln124_253_reg_34736_reg[7]_0 ;
  wire \xor_ln124_254_reg_34742[3]_i_2_n_0 ;
  wire \xor_ln124_254_reg_34742[4]_i_2_n_0 ;
  wire \xor_ln124_254_reg_34742[5]_i_2_n_0 ;
  wire \xor_ln124_254_reg_34742_reg[3] ;
  wire [7:0]\xor_ln124_254_reg_34742_reg[4] ;
  wire \xor_ln124_254_reg_34742_reg[4]_0 ;
  wire [3:0]\xor_ln124_254_reg_34742_reg[5] ;
  wire [3:0]\xor_ln124_254_reg_34742_reg[5]_0 ;
  wire [6:0]xor_ln124_259_fu_21150_p2;
  wire \xor_ln124_267_reg_34852[0]_i_2_n_0 ;
  wire \xor_ln124_267_reg_34852[1]_i_2_n_0 ;
  wire \xor_ln124_267_reg_34852[2]_i_2_n_0 ;
  wire \xor_ln124_267_reg_34852[3]_i_2_n_0 ;
  wire \xor_ln124_267_reg_34852[4]_i_2_n_0 ;
  wire \xor_ln124_267_reg_34852[6]_i_2_n_0 ;
  wire [3:0]\xor_ln124_267_reg_34852_reg[3] ;
  wire [7:0]\xor_ln124_267_reg_34852_reg[7] ;
  wire \xor_ln124_268_reg_34858[3]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34858[4]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34858_reg[3] ;
  wire [3:0]\xor_ln124_268_reg_34858_reg[3]_0 ;
  wire \xor_ln124_268_reg_34858_reg[4] ;
  wire [4:0]\xor_ln124_268_reg_34858_reg[5] ;
  wire \xor_ln124_269_reg_34864[0]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34864[1]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34864[2]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34864[2]_i_3_n_0 ;
  wire \xor_ln124_269_reg_34864[3]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34864[4]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34864[5]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34864[6]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34864[7]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34864_reg[3] ;
  wire \xor_ln124_269_reg_34864_reg[4] ;
  wire \xor_ln124_269_reg_34864_reg[5] ;
  wire [7:0]\xor_ln124_269_reg_34864_reg[7] ;
  wire \xor_ln124_270_reg_34870[3]_i_2_n_0 ;
  wire \xor_ln124_270_reg_34870[4]_i_2_n_0 ;
  wire \xor_ln124_270_reg_34870[5]_i_2_n_0 ;
  wire \xor_ln124_270_reg_34870_reg[3] ;
  wire \xor_ln124_270_reg_34870_reg[4] ;
  wire [3:0]\xor_ln124_270_reg_34870_reg[5] ;
  wire \xor_ln124_270_reg_34870_reg[5]_0 ;
  wire [7:0]xor_ln124_275_fu_22595_p2;
  wire [6:0]xor_ln124_277_fu_22649_p2;
  wire \xor_ln124_283_reg_34980[2]_i_2_n_0 ;
  wire \xor_ln124_283_reg_34980[2]_i_3_n_0 ;
  wire \xor_ln124_283_reg_34980[3]_i_3_n_0 ;
  wire \xor_ln124_283_reg_34980[4]_i_3_n_0 ;
  wire \xor_ln124_283_reg_34980[5]_i_2_n_0 ;
  wire \xor_ln124_283_reg_34980[5]_i_3_n_0 ;
  wire \xor_ln124_283_reg_34980[7]_i_2_n_0 ;
  wire \xor_ln124_283_reg_34980_reg[4] ;
  wire [7:0]\xor_ln124_283_reg_34980_reg[7] ;
  wire \xor_ln124_284_reg_34986[3]_i_2_n_0 ;
  wire \xor_ln124_284_reg_34986[4]_i_2_n_0 ;
  wire \xor_ln124_284_reg_34986_reg[3] ;
  wire \xor_ln124_284_reg_34986_reg[4] ;
  wire \xor_ln124_285_reg_34992[0]_i_2_n_0 ;
  wire \xor_ln124_285_reg_34992[1]_i_2_n_0 ;
  wire \xor_ln124_285_reg_34992[2]_i_2_n_0 ;
  wire \xor_ln124_285_reg_34992[2]_i_3_n_0 ;
  wire \xor_ln124_285_reg_34992[3]_i_2_n_0 ;
  wire \xor_ln124_285_reg_34992[4]_i_2_n_0 ;
  wire \xor_ln124_285_reg_34992[5]_i_2_n_0 ;
  wire \xor_ln124_285_reg_34992[6]_i_2_n_0 ;
  wire \xor_ln124_285_reg_34992[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_285_reg_34992_reg[2] ;
  wire \xor_ln124_285_reg_34992_reg[3] ;
  wire \xor_ln124_285_reg_34992_reg[4] ;
  wire [7:0]\xor_ln124_285_reg_34992_reg[7] ;
  wire \xor_ln124_286_reg_34998[3]_i_2_n_0 ;
  wire \xor_ln124_286_reg_34998[4]_i_2_n_0 ;
  wire \xor_ln124_286_reg_34998[5]_i_2_n_0 ;
  wire \xor_ln124_286_reg_34998_reg[3] ;
  wire \xor_ln124_286_reg_34998_reg[4] ;
  wire [3:0]\xor_ln124_286_reg_34998_reg[5] ;
  wire [3:0]\xor_ln124_286_reg_34998_reg[5]_0 ;
  wire [3:0]\xor_ln124_286_reg_34998_reg[7] ;
  wire \xor_ln124_28_reg_32503[2]_i_2_n_0 ;
  wire \xor_ln124_28_reg_32503[3]_i_2_n_0 ;
  wire \xor_ln124_28_reg_32503[4]_i_2_n_0 ;
  wire \xor_ln124_28_reg_32503[5]_i_2_n_0 ;
  wire [2:0]\xor_ln124_28_reg_32503_reg[4] ;
  wire [7:0]\xor_ln124_28_reg_32503_reg[7] ;
  wire [6:0]xor_ln124_291_fu_23727_p2;
  wire [5:1]xor_ln124_293_fu_23781_p2;
  wire \xor_ln124_29_reg_32509[3]_i_2_n_0 ;
  wire \xor_ln124_29_reg_32509[4]_i_2_n_0 ;
  wire \xor_ln124_29_reg_32509_reg[2] ;
  wire \xor_ln124_29_reg_32509_reg[5] ;
  wire [7:0]\xor_ln124_29_reg_32509_reg[7] ;
  wire [7:0]\xor_ln124_29_reg_32509_reg[7]_0 ;
  wire \xor_ln124_300_reg_35192[1]_i_2_n_0 ;
  wire \xor_ln124_300_reg_35192[2]_i_2_n_0 ;
  wire \xor_ln124_300_reg_35192[3]_i_2_n_0 ;
  wire \xor_ln124_300_reg_35192[5]_i_2_n_0 ;
  wire \xor_ln124_300_reg_35192[6]_i_2_n_0 ;
  wire [3:0]\xor_ln124_300_reg_35192_reg[3] ;
  wire \xor_ln124_302_reg_35202[4]_i_2_n_0 ;
  wire [6:0]xor_ln124_307_fu_24859_p2;
  wire [6:1]xor_ln124_309_fu_24913_p2;
  wire \xor_ln124_30_reg_32515_reg[2] ;
  wire [2:0]\xor_ln124_30_reg_32515_reg[3] ;
  wire \xor_ln124_30_reg_32515_reg[3]_0 ;
  wire \xor_ln124_30_reg_32515_reg[4] ;
  wire [7:0]\xor_ln124_30_reg_32515_reg[7] ;
  wire \xor_ln124_316_reg_35380[0]_i_2_n_0 ;
  wire \xor_ln124_316_reg_35380[3]_i_2_n_0 ;
  wire \xor_ln124_316_reg_35380[4]_i_2_n_0 ;
  wire \xor_ln124_316_reg_35380[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_316_reg_35380_reg[3] ;
  wire [3:0]\xor_ln124_316_reg_35380_reg[3]_0 ;
  wire [2:0]\xor_ln124_316_reg_35380_reg[4] ;
  wire [2:0]\xor_ln124_316_reg_35380_reg[4]_0 ;
  wire [7:0]\xor_ln124_316_reg_35380_reg[7] ;
  wire [7:0]\xor_ln124_316_reg_35380_reg[7]_0 ;
  wire \xor_ln124_318_reg_35390[0]_i_2_n_0 ;
  wire \xor_ln124_318_reg_35390[2]_i_2_n_0 ;
  wire \xor_ln124_318_reg_35390[7]_i_2_n_0 ;
  wire [4:0]\xor_ln124_318_reg_35390_reg[7] ;
  wire [7:0]\xor_ln124_318_reg_35390_reg[7]_0 ;
  wire [7:0]\xor_ln124_318_reg_35390_reg[7]_1 ;
  wire [7:0]\xor_ln124_31_reg_32521_reg[7] ;
  wire [6:0]xor_ln124_323_fu_25991_p2;
  wire [5:4]xor_ln124_325_fu_26045_p2;
  wire \xor_ln124_332_reg_35568[0]_i_2_n_0 ;
  wire \xor_ln124_332_reg_35568[1]_i_2_n_0 ;
  wire \xor_ln124_332_reg_35568[2]_i_2_n_0 ;
  wire \xor_ln124_332_reg_35568[4]_i_2_n_0 ;
  wire \xor_ln124_332_reg_35568[5]_i_2_n_0 ;
  wire [3:0]\xor_ln124_332_reg_35568_reg[5] ;
  wire \xor_ln124_334_reg_35578[0]_i_2_n_0 ;
  wire \xor_ln124_334_reg_35578[5]_i_2_n_0 ;
  wire \xor_ln124_334_reg_35578[6]_i_2_n_0 ;
  wire \xor_ln124_334_reg_35578[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_334_reg_35578_reg[7] ;
  wire [7:2]xor_ln124_339_fu_27123_p2;
  wire [5:0]xor_ln124_341_fu_27177_p2;
  wire \xor_ln124_348_reg_35756[0]_i_2_n_0 ;
  wire \xor_ln124_348_reg_35756[1]_i_2_n_0 ;
  wire \xor_ln124_348_reg_35756[4]_i_2_n_0 ;
  wire \xor_ln124_348_reg_35756[5]_i_2_n_0 ;
  wire \xor_ln124_348_reg_35756[6]_i_2_n_0 ;
  wire \xor_ln124_350_reg_35766[2]_i_2_n_0 ;
  wire \xor_ln124_350_reg_35766[3]_i_2_n_0 ;
  wire \xor_ln124_350_reg_35766[6]_i_2_n_0 ;
  wire \xor_ln124_350_reg_35766[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_350_reg_35766_reg[7] ;
  wire [7:3]xor_ln124_355_fu_28255_p2;
  wire [7:1]xor_ln124_357_fu_28309_p2;
  wire \xor_ln124_364_reg_35944[1]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35944[4]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35944[5]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35944[6]_i_2_n_0 ;
  wire [3:0]\xor_ln124_364_reg_35944_reg[5] ;
  wire \xor_ln124_366_reg_35954[0]_i_2_n_0 ;
  wire \xor_ln124_366_reg_35954[1]_i_2_n_0 ;
  wire \xor_ln124_366_reg_35954[2]_i_2_n_0 ;
  wire \xor_ln124_366_reg_35954[3]_i_2_n_0 ;
  wire \xor_ln124_366_reg_35954[4]_i_2_n_0 ;
  wire \xor_ln124_366_reg_35954[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_366_reg_35954_reg[3] ;
  wire [2:0]\xor_ln124_366_reg_35954_reg[3]_0 ;
  wire [2:0]\xor_ln124_366_reg_35954_reg[4] ;
  wire [7:0]\xor_ln124_366_reg_35954_reg[7] ;
  wire [6:0]xor_ln124_36_fu_5697_p2;
  wire [7:0]xor_ln124_373_fu_29441_p2;
  wire \xor_ln124_380_reg_36132[1]_i_2_n_0 ;
  wire \xor_ln124_380_reg_36132[2]_i_2_n_0 ;
  wire \xor_ln124_380_reg_36132[3]_i_2_n_0 ;
  wire \xor_ln124_380_reg_36132[4]_i_2_n_0 ;
  wire \xor_ln124_380_reg_36132[5]_i_2_n_0 ;
  wire \xor_ln124_382_reg_36142[0]_i_2_n_0 ;
  wire \xor_ln124_382_reg_36142[1]_i_2_n_0 ;
  wire \xor_ln124_382_reg_36142[2]_i_2_n_0 ;
  wire \xor_ln124_382_reg_36142[5]_i_2_n_0 ;
  wire \xor_ln124_382_reg_36142[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_382_reg_36142_reg[7] ;
  wire [7:0]\xor_ln124_382_reg_36142_reg[7]_0 ;
  wire [7:4]xor_ln124_387_fu_30520_p2;
  wire [7:2]xor_ln124_38_fu_5723_p2;
  wire \xor_ln124_396_reg_36315[0]_i_2_n_0 ;
  wire \xor_ln124_396_reg_36315[1]_i_2_n_0 ;
  wire \xor_ln124_396_reg_36315[2]_i_2_n_0 ;
  wire \xor_ln124_396_reg_36315[3]_i_2_n_0 ;
  wire \xor_ln124_396_reg_36315[4]_i_2_n_0 ;
  wire [2:0]\xor_ln124_396_reg_36315_reg[3] ;
  wire \xor_ln124_398_reg_36325[1]_i_2_n_0 ;
  wire \xor_ln124_398_reg_36325[2]_i_2_n_0 ;
  wire \xor_ln124_398_reg_36325[6]_i_2_n_0 ;
  wire [0:0]xor_ln124_403_fu_31328_p2;
  wire [3:0]\xor_ln124_405_reg_36587_reg[3] ;
  wire [7:0]\xor_ln124_405_reg_36587_reg[7] ;
  wire [7:0]\xor_ln124_425_reg_36508_reg[7] ;
  wire [7:0]\xor_ln124_425_reg_36508_reg[7]_0 ;
  wire \xor_ln124_44_reg_32610[2]_i_2_n_0 ;
  wire \xor_ln124_44_reg_32610[3]_i_2_n_0 ;
  wire \xor_ln124_44_reg_32610[4]_i_2_n_0 ;
  wire \xor_ln124_44_reg_32610_reg[5] ;
  wire [7:0]\xor_ln124_44_reg_32610_reg[7] ;
  wire \xor_ln124_45_reg_32616[3]_i_2_n_0 ;
  wire \xor_ln124_45_reg_32616[4]_i_2_n_0 ;
  wire [1:0]\xor_ln124_45_reg_32616_reg[4] ;
  wire \xor_ln124_46_reg_32622[2]_i_2_n_0 ;
  wire \xor_ln124_46_reg_32622_reg[3] ;
  wire \xor_ln124_46_reg_32622_reg[4] ;
  wire \xor_ln124_46_reg_32622_reg[5] ;
  wire [7:0]\xor_ln124_46_reg_32622_reg[7] ;
  wire [0:0]\xor_ln124_47_reg_32628_reg[3] ;
  wire \xor_ln124_47_reg_32628_reg[3]_0 ;
  wire [7:0]xor_ln124_52_fu_6692_p2;
  wire [6:0]xor_ln124_54_fu_6742_p2;
  wire \xor_ln124_61_reg_32728_reg[3] ;
  wire \xor_ln124_61_reg_32728_reg[3]_0 ;
  wire \xor_ln124_61_reg_32728_reg[4] ;
  wire \xor_ln124_61_reg_32728_reg[4]_0 ;
  wire [2:0]\xor_ln124_61_reg_32728_reg[5] ;
  wire [3:0]\xor_ln124_61_reg_32728_reg[7] ;
  wire [2:0]\xor_ln124_63_reg_32734_reg[4] ;
  wire [2:0]\xor_ln124_63_reg_32734_reg[4]_0 ;
  wire [4:0]\xor_ln124_63_reg_32734_reg[7] ;
  wire [7:0]xor_ln124_68_fu_7824_p2;
  wire [6:0]xor_ln124_70_fu_7874_p2;
  wire \xor_ln124_77_reg_32927[4]_i_2_n_0 ;
  wire \xor_ln124_77_reg_32927[5]_i_2_n_0 ;
  wire [2:0]\xor_ln124_77_reg_32927_reg[4] ;
  wire [3:0]\xor_ln124_77_reg_32927_reg[7] ;
  wire \xor_ln124_79_reg_32937[2]_i_2_n_0 ;
  wire \xor_ln124_79_reg_32937[6]_i_2_n_0 ;
  wire [2:0]\xor_ln124_79_reg_32937_reg[5] ;
  wire [6:0]xor_ln124_84_fu_8950_p2;
  wire [6:0]xor_ln124_86_fu_9004_p2;
  wire \xor_ln124_93_reg_33099[2]_i_2_n_0 ;
  wire \xor_ln124_93_reg_33099[5]_i_2_n_0 ;
  wire \xor_ln124_93_reg_33099[7]_i_2_n_0 ;
  wire [4:0]\xor_ln124_93_reg_33099_reg[7] ;
  wire [7:0]\xor_ln124_93_reg_33099_reg[7]_0 ;
  wire \xor_ln124_95_reg_33109[3]_i_2_n_0 ;
  wire \xor_ln124_95_reg_33109[6]_i_2_n_0 ;
  wire \xor_ln124_95_reg_33109[7]_i_2_n_0 ;
  wire [4:0]\xor_ln124_95_reg_33109_reg[7] ;
  wire [7:0]\xor_ln124_95_reg_33109_reg[7]_0 ;
  wire \z_102_reg_34487_reg[3] ;
  wire \z_102_reg_34487_reg[4] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q4_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q4_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q4_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q4_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q5_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q5_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q5_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q5_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_24
       (.I0(\reg_2405_reg[0] [0]),
        .I1(ap_enable_reg_pp0_iter4),
        .O(ct_address0127_out));
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_24_reg_32713[2]_i_1 
       (.I0(q4_reg_0[6]),
        .I1(q4_reg_0[0]),
        .O(q4_reg_18[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln134_24_reg_32713[3]_i_1 
       (.I0(q4_reg_0[6]),
        .I1(q4_reg_0[1]),
        .I2(q4_reg_0[7]),
        .O(q4_reg_18[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_26_reg_32723[2]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q5_reg_0[0]),
        .O(q5_reg_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln134_26_reg_32723[3]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q5_reg_0[1]),
        .I2(q5_reg_0[7]),
        .O(q5_reg_4[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_3__0_n_0,q0_reg_i_4__0_n_0,q0_reg_i_5__0_n_0,q0_reg_i_6__0_n_0,q0_reg_i_7__0_n_0,q0_reg_i_8__0_n_0,q0_reg_i_9__0_n_0,q0_reg_i_10__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_i_11__0_n_0,q0_reg_i_12__0_n_0,q0_reg_i_13__0_n_0,q0_reg_i_14__0_n_0,q0_reg_i_15__0_n_0,q0_reg_i_16__0_n_0,q0_reg_i_17_n_0,q0_reg_i_18_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO[4:1],q2_reg,DOBDO[0]}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce0),
        .ENBWREN(clefia_s0_ce2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_102
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [13]),
        .O(clefia_s1_address2110_out));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_103
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\reg_2405_reg[0] [6]),
        .O(clefia_s1_address0120_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_104
       (.I0(\xor_ln124_253_reg_34736_reg[7] [7]),
        .I1(\xor_ln124_253_reg_34736_reg[7]_0 [7]),
        .I2(or_ln134_107_fu_18817_p3[5]),
        .I3(or_ln134_108_fu_18823_p3[7]),
        .I4(x_assign_160_reg_34620[5]),
        .I5(x_assign_165_reg_34658[7]),
        .O(q0_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_105
       (.I0(\xor_ln124_253_reg_34736_reg[7] [7]),
        .I1(\xor_ln124_221_reg_34475_reg[7] [7]),
        .I2(or_ln134_91_fu_16530_p3[5]),
        .I3(or_ln134_92_fu_16536_p3[7]),
        .I4(x_assign_141_reg_34397[7]),
        .I5(x_assign_136_reg_34359[5]),
        .O(q0_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_106
       (.I0(\xor_ln124_237_reg_34608_reg[7] [7]),
        .I1(\xor_ln124_237_reg_34608_reg[7]_0 [7]),
        .I2(x_assign_148_reg_34492[5]),
        .I3(x_assign_153_reg_34530[7]),
        .I4(or_ln134_100_fu_17680_p3[7]),
        .I5(or_ln134_99_fu_17674_p3[5]),
        .O(xor_ln124_213_fu_17772_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_107__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\reg_2405_reg[0] [7]),
        .O(clefia_s1_address0114_out));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_108__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\reg_2405_reg[0] [9]),
        .O(clefia_s1_address0115_out));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_109
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\reg_2405_reg[0] [5]),
        .O(clefia_s1_address0113_out));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_10__0
       (.I0(q0_reg_i_57__0_n_0),
        .I1(q0_reg_i_28__0_n_0),
        .I2(q0_reg_i_58__0_n_0),
        .I3(q0_reg_i_59__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q0_reg_i_60__0_n_0),
        .O(q0_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_110
       (.I0(\xor_ln124_205_reg_34347_reg[7] [7]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [7]),
        .I2(or_ln134_84_fu_15392_p3[7]),
        .I3(or_ln134_83_fu_15386_p3[5]),
        .I4(x_assign_129_reg_34269[7]),
        .I5(x_assign_124_reg_34231[5]),
        .O(q0_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_111
       (.I0(q0_reg_i_29__0_0[7]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [7]),
        .I2(x_assign_117_reg_34108[7]),
        .I3(x_assign_112_reg_34070[5]),
        .I4(or_ln134_76_fu_14488_p3[7]),
        .I5(or_ln134_75_fu_14482_p3[5]),
        .O(xor_ln124_165_fu_14581_p2[7]));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_112
       (.I0(\reg_2405_reg[0] [3]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address01));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    q0_reg_i_113
       (.I0(\reg_2405_reg[0] [9]),
        .I1(\reg_2405_reg[0] [7]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_2405_reg[0] [11]),
        .O(q0_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_114
       (.I0(\xor_ln124_253_reg_34736_reg[7] [7]),
        .I1(\xor_ln124_269_reg_34864_reg[7] [7]),
        .I2(or_ln134_115_fu_19961_p3[5]),
        .I3(or_ln134_116_fu_19967_p3[7]),
        .I4(x_assign_177_reg_34786[7]),
        .I5(x_assign_172_reg_34748[5]),
        .O(xor_ln124_245_fu_20060_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_115__0
       (.I0(\reg_2405_reg[0] [13]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address0117_out));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_116__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\reg_2405_reg[0] [15]),
        .O(clefia_s1_address0118_out));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    q0_reg_i_117
       (.I0(ct_ce08),
        .I1(clefia_s1_address0123_out),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\reg_2405_reg[0] [0]),
        .O(ap_enable_reg_pp0_iter4_reg));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_118
       (.I0(\reg_2412_reg[7] ),
        .I1(\xor_ln124_318_reg_35390_reg[7] [4]),
        .I2(q0_reg_i_249_n_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_119
       (.I0(\reg_2444_reg[7] [5]),
        .I1(\reg_2435_reg[7]_1 [3]),
        .I2(\xor_ln124_286_reg_34998_reg[7] [3]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_11__0
       (.I0(q0_reg_i_61_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q0_reg_i_63__0_n_0),
        .I3(q0_reg_i_64__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q0_reg_i_66_n_0),
        .O(q0_reg_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_120
       (.I0(\xor_ln124_253_reg_34736_reg[7] [6]),
        .I1(\xor_ln124_253_reg_34736_reg[7]_0 [6]),
        .I2(or_ln134_107_fu_18817_p3[4]),
        .I3(or_ln134_108_fu_18823_p3[6]),
        .I4(x_assign_160_reg_34620[4]),
        .I5(x_assign_165_reg_34658[6]),
        .O(xor_ln124_229_fu_18916_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_121
       (.I0(\xor_ln124_253_reg_34736_reg[7] [6]),
        .I1(\xor_ln124_221_reg_34475_reg[7] [6]),
        .I2(or_ln134_91_fu_16530_p3[4]),
        .I3(or_ln134_92_fu_16536_p3[6]),
        .I4(x_assign_141_reg_34397[6]),
        .I5(x_assign_136_reg_34359[4]),
        .O(xor_ln124_197_fu_16629_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_122
       (.I0(\xor_ln124_237_reg_34608_reg[7] [6]),
        .I1(\xor_ln124_237_reg_34608_reg[7]_0 [6]),
        .I2(x_assign_148_reg_34492[4]),
        .I3(x_assign_153_reg_34530[6]),
        .I4(or_ln134_100_fu_17680_p3[6]),
        .I5(or_ln134_99_fu_17674_p3[4]),
        .O(q0_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_123
       (.I0(\xor_ln124_205_reg_34347_reg[7] [6]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [6]),
        .I2(or_ln134_84_fu_15392_p3[6]),
        .I3(or_ln134_83_fu_15386_p3[4]),
        .I4(x_assign_129_reg_34269[6]),
        .I5(x_assign_124_reg_34231[4]),
        .O(xor_ln124_181_fu_15485_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_124
       (.I0(q0_reg_i_29__0_0[6]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [6]),
        .I2(x_assign_117_reg_34108[6]),
        .I3(x_assign_112_reg_34070[4]),
        .I4(or_ln134_76_fu_14488_p3[6]),
        .I5(or_ln134_75_fu_14482_p3[4]),
        .O(q0_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_125
       (.I0(x_assign_213_reg_35265[4]),
        .I1(x_assign_229_reg_35297[6]),
        .I2(or_ln134_153_fu_23870_p3[5]),
        .I3(q0_reg_i_251_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I5(or_ln134_154_fu_23876_p3[6]),
        .O(q0_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_126__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [6]),
        .I1(\xor_ln124_269_reg_34864_reg[7] [6]),
        .I2(or_ln134_115_fu_19961_p3[4]),
        .I3(or_ln134_116_fu_19967_p3[6]),
        .I4(x_assign_177_reg_34786[6]),
        .I5(x_assign_172_reg_34748[4]),
        .O(xor_ln124_245_fu_20060_p2[6]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_127
       (.I0(\reg_2412_reg[6] ),
        .I1(q0_reg_i_252_n_0),
        .I2(\reg_2452_reg[6] [2]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_128
       (.I0(q0_reg_i_253__0_n_0),
        .I1(\reg_2435_reg[7]_1 [2]),
        .I2(\xor_ln124_286_reg_34998_reg[7] [2]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_129
       (.I0(\xor_ln124_253_reg_34736_reg[7] [5]),
        .I1(\xor_ln124_253_reg_34736_reg[7]_0 [5]),
        .I2(or_ln134_107_fu_18817_p3[3]),
        .I3(or_ln134_108_fu_18823_p3[5]),
        .I4(or_ln134_107_fu_18817_p3[5]),
        .I5(x_assign_165_reg_34658[5]),
        .O(xor_ln124_229_fu_18916_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_12__0
       (.I0(q0_reg_i_67__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q0_reg_i_68__0_n_0),
        .I3(q0_reg_i_69_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q0_reg_i_70_n_0),
        .O(q0_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_130
       (.I0(\xor_ln124_253_reg_34736_reg[7] [5]),
        .I1(\xor_ln124_221_reg_34475_reg[7] [5]),
        .I2(or_ln134_91_fu_16530_p3[3]),
        .I3(or_ln134_92_fu_16536_p3[5]),
        .I4(x_assign_141_reg_34397[5]),
        .I5(or_ln134_91_fu_16530_p3[5]),
        .O(q0_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_131
       (.I0(\xor_ln124_237_reg_34608_reg[7] [5]),
        .I1(\xor_ln124_237_reg_34608_reg[7]_0 [5]),
        .I2(or_ln134_99_fu_17674_p3[5]),
        .I3(x_assign_153_reg_34530[5]),
        .I4(or_ln134_100_fu_17680_p3[5]),
        .I5(or_ln134_99_fu_17674_p3[3]),
        .O(xor_ln124_213_fu_17772_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_132
       (.I0(\xor_ln124_205_reg_34347_reg[7] [5]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [5]),
        .I2(or_ln134_84_fu_15392_p3[5]),
        .I3(or_ln134_83_fu_15386_p3[3]),
        .I4(x_assign_129_reg_34269[5]),
        .I5(or_ln134_83_fu_15386_p3[5]),
        .O(q0_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_133
       (.I0(or_ln134_70_fu_13445_p3[5]),
        .I1(x_assign_121_reg_33956[5]),
        .I2(or_ln134_82_fu_13621_p3[5]),
        .I3(q0_reg_i_254_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I5(or_ln134_81_fu_13615_p3[4]),
        .O(q0_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_134
       (.I0(q0_reg_i_29__0_0[5]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [5]),
        .I2(x_assign_117_reg_34108[5]),
        .I3(or_ln134_75_fu_14482_p3[5]),
        .I4(or_ln134_76_fu_14488_p3[5]),
        .I5(or_ln134_75_fu_14482_p3[3]),
        .O(q0_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_135__0
       (.I0(or_ln134_141_fu_23694_p3[5]),
        .I1(x_assign_229_reg_35297[5]),
        .I2(or_ln134_153_fu_23870_p3[4]),
        .I3(q0_reg_i_255__0_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I5(or_ln134_154_fu_23876_p3[5]),
        .O(q0_reg_i_135__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_136__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [5]),
        .I1(\xor_ln124_269_reg_34864_reg[7] [5]),
        .I2(or_ln134_115_fu_19961_p3[3]),
        .I3(or_ln134_116_fu_19967_p3[5]),
        .I4(x_assign_177_reg_34786[5]),
        .I5(or_ln134_115_fu_19961_p3[5]),
        .O(xor_ln124_245_fu_20060_p2[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_137
       (.I0(\reg_2412_reg[5] ),
        .I1(\xor_ln124_318_reg_35390_reg[7] [3]),
        .I2(q0_reg_i_256__0_n_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_138
       (.I0(q0_reg_i_257__0_n_0),
        .I1(\reg_2435_reg[7]_1 [1]),
        .I2(q0_reg_i_258__0_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_139
       (.I0(\xor_ln124_253_reg_34736_reg[7] [4]),
        .I1(\xor_ln124_253_reg_34736_reg[7]_0 [4]),
        .I2(or_ln134_107_fu_18817_p3[2]),
        .I3(or_ln134_108_fu_18823_p3[4]),
        .I4(or_ln134_107_fu_18817_p3[4]),
        .I5(x_assign_165_reg_34658[4]),
        .O(xor_ln124_229_fu_18916_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_13__0
       (.I0(q0_reg_i_71__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q0_reg_i_72__0_n_0),
        .I3(q0_reg_i_73_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q0_reg_i_74_n_0),
        .O(q0_reg_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_140
       (.I0(\xor_ln124_253_reg_34736_reg[7] [4]),
        .I1(\xor_ln124_221_reg_34475_reg[7] [4]),
        .I2(or_ln134_91_fu_16530_p3[2]),
        .I3(or_ln134_92_fu_16536_p3[4]),
        .I4(x_assign_141_reg_34397[4]),
        .I5(or_ln134_91_fu_16530_p3[4]),
        .O(q0_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_141
       (.I0(\xor_ln124_237_reg_34608_reg[7] [4]),
        .I1(\xor_ln124_237_reg_34608_reg[7]_0 [4]),
        .I2(or_ln134_99_fu_17674_p3[4]),
        .I3(x_assign_153_reg_34530[4]),
        .I4(or_ln134_100_fu_17680_p3[4]),
        .I5(or_ln134_99_fu_17674_p3[2]),
        .O(xor_ln124_213_fu_17772_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_142
       (.I0(\xor_ln124_205_reg_34347_reg[7] [4]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [4]),
        .I2(or_ln134_84_fu_15392_p3[4]),
        .I3(or_ln134_83_fu_15386_p3[2]),
        .I4(x_assign_129_reg_34269[4]),
        .I5(or_ln134_83_fu_15386_p3[4]),
        .O(q0_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_143
       (.I0(q0_reg_i_29__0_0[4]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [4]),
        .I2(x_assign_117_reg_34108[4]),
        .I3(or_ln134_75_fu_14482_p3[4]),
        .I4(or_ln134_76_fu_14488_p3[4]),
        .I5(or_ln134_75_fu_14482_p3[2]),
        .O(q0_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_144
       (.I0(or_ln134_141_fu_23694_p3[4]),
        .I1(x_assign_229_reg_35297[4]),
        .I2(or_ln134_153_fu_23870_p3[3]),
        .I3(q0_reg_i_259__0_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I5(or_ln134_154_fu_23876_p3[4]),
        .O(q0_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_145__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [4]),
        .I1(\xor_ln124_269_reg_34864_reg[7] [4]),
        .I2(or_ln134_115_fu_19961_p3[2]),
        .I3(or_ln134_116_fu_19967_p3[4]),
        .I4(x_assign_177_reg_34786[4]),
        .I5(or_ln134_115_fu_19961_p3[4]),
        .O(q0_reg_i_145__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_146
       (.I0(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I1(\xor_ln124_283_reg_34980_reg[7] [4]),
        .I2(x_assign_186_reg_34892[4]),
        .I3(or_ln134_124_fu_21111_p3[4]),
        .I4(or_ln134_123_fu_21105_p3[4]),
        .I5(or_ln134_124_fu_21111_p3[2]),
        .O(xor_ln124_259_fu_21150_p2[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_147
       (.I0(\reg_2412_reg[4] ),
        .I1(q0_reg_i_260_n_0),
        .I2(q0_reg_i_261__0_n_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_148
       (.I0(\reg_2444_reg[7] [4]),
        .I1(q0_reg_i_262__0_n_0),
        .I2(q0_reg_i_263__0_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_149
       (.I0(\xor_ln124_253_reg_34736_reg[7] [3]),
        .I1(\xor_ln124_253_reg_34736_reg[7]_0 [3]),
        .I2(or_ln134_107_fu_18817_p3[1]),
        .I3(or_ln134_108_fu_18823_p3[3]),
        .I4(x_assign_160_reg_34620[3]),
        .I5(x_assign_165_reg_34658[3]),
        .O(xor_ln124_229_fu_18916_p2[3]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_14__0
       (.I0(q0_reg_i_75__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q0_reg_i_76__0_n_0),
        .I3(q0_reg_i_77_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q0_reg_i_78_n_0),
        .O(q0_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_150
       (.I0(\xor_ln124_253_reg_34736_reg[7] [3]),
        .I1(\xor_ln124_221_reg_34475_reg[7] [3]),
        .I2(or_ln134_91_fu_16530_p3[1]),
        .I3(or_ln134_92_fu_16536_p3[3]),
        .I4(x_assign_141_reg_34397[3]),
        .I5(x_assign_136_reg_34359[3]),
        .O(q0_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_151
       (.I0(\xor_ln124_237_reg_34608_reg[7] [3]),
        .I1(\xor_ln124_237_reg_34608_reg[7]_0 [3]),
        .I2(x_assign_148_reg_34492[3]),
        .I3(x_assign_153_reg_34530[3]),
        .I4(or_ln134_100_fu_17680_p3[3]),
        .I5(or_ln134_99_fu_17674_p3[1]),
        .O(xor_ln124_213_fu_17772_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_152
       (.I0(\xor_ln124_205_reg_34347_reg[7] [3]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [3]),
        .I2(or_ln134_84_fu_15392_p3[3]),
        .I3(or_ln134_83_fu_15386_p3[1]),
        .I4(x_assign_129_reg_34269[3]),
        .I5(x_assign_124_reg_34231[3]),
        .O(xor_ln124_181_fu_15485_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_153
       (.I0(or_ln134_70_fu_13445_p3[3]),
        .I1(x_assign_121_reg_33956[3]),
        .I2(or_ln134_82_fu_13621_p3[3]),
        .I3(q0_reg_i_264_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I5(or_ln134_81_fu_13615_p3[2]),
        .O(q0_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_154
       (.I0(q0_reg_i_29__0_0[3]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [3]),
        .I2(x_assign_117_reg_34108[3]),
        .I3(x_assign_112_reg_34070[3]),
        .I4(or_ln134_76_fu_14488_p3[3]),
        .I5(or_ln134_75_fu_14482_p3[1]),
        .O(q0_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_155__0
       (.I0(x_assign_213_reg_35265[3]),
        .I1(x_assign_229_reg_35297[3]),
        .I2(or_ln134_153_fu_23870_p3[2]),
        .I3(q0_reg_i_265__0_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I5(or_ln134_154_fu_23876_p3[3]),
        .O(q0_reg_i_155__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_156__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [3]),
        .I1(\xor_ln124_269_reg_34864_reg[7] [3]),
        .I2(or_ln134_115_fu_19961_p3[1]),
        .I3(or_ln134_116_fu_19967_p3[3]),
        .I4(x_assign_177_reg_34786[3]),
        .I5(x_assign_172_reg_34748[3]),
        .O(q0_reg_i_156__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_157
       (.I0(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I1(\xor_ln124_283_reg_34980_reg[7] [3]),
        .I2(x_assign_186_reg_34892[3]),
        .I3(x_assign_187_reg_34898[3]),
        .I4(or_ln134_123_fu_21105_p3[3]),
        .I5(or_ln134_124_fu_21111_p3[1]),
        .O(q0_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_158
       (.I0(\reg_2412_reg[3] ),
        .I1(q0_reg_i_266_n_0),
        .I2(q0_reg_i_267_n_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_159
       (.I0(\reg_2444_reg[7] [3]),
        .I1(q0_reg_i_268_n_0),
        .I2(\xor_ln124_286_reg_34998_reg[7] [1]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_15__0
       (.I0(q0_reg_i_79__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q0_reg_i_80__0_n_0),
        .I3(q0_reg_i_81_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q0_reg_i_82_n_0),
        .O(q0_reg_i_15__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_160__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [2]),
        .I1(\xor_ln124_253_reg_34736_reg[7]_0 [2]),
        .I2(or_ln134_107_fu_18817_p3[0]),
        .I3(or_ln134_108_fu_18823_p3[2]),
        .I4(x_assign_160_reg_34620[2]),
        .I5(x_assign_165_reg_34658[2]),
        .O(xor_ln124_229_fu_18916_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_161
       (.I0(\xor_ln124_253_reg_34736_reg[7] [2]),
        .I1(\xor_ln124_221_reg_34475_reg[7] [2]),
        .I2(or_ln134_91_fu_16530_p3[0]),
        .I3(or_ln134_92_fu_16536_p3[2]),
        .I4(x_assign_141_reg_34397[2]),
        .I5(x_assign_136_reg_34359[2]),
        .O(xor_ln124_197_fu_16629_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_162__0
       (.I0(\xor_ln124_237_reg_34608_reg[7] [2]),
        .I1(\xor_ln124_237_reg_34608_reg[7]_0 [2]),
        .I2(x_assign_148_reg_34492[2]),
        .I3(x_assign_153_reg_34530[2]),
        .I4(or_ln134_100_fu_17680_p3[2]),
        .I5(or_ln134_99_fu_17674_p3[0]),
        .O(q0_reg_i_162__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_163__0
       (.I0(\xor_ln124_205_reg_34347_reg[7] [2]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [2]),
        .I2(or_ln134_84_fu_15392_p3[2]),
        .I3(or_ln134_83_fu_15386_p3[0]),
        .I4(x_assign_129_reg_34269[2]),
        .I5(x_assign_124_reg_34231[2]),
        .O(xor_ln124_181_fu_15485_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_164__0
       (.I0(q0_reg_i_29__0_0[2]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [2]),
        .I2(x_assign_117_reg_34108[2]),
        .I3(x_assign_112_reg_34070[2]),
        .I4(or_ln134_76_fu_14488_p3[2]),
        .I5(or_ln134_75_fu_14482_p3[0]),
        .O(q0_reg_i_164__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_165
       (.I0(\xor_ln124_253_reg_34736_reg[7] [2]),
        .I1(\xor_ln124_269_reg_34864_reg[7] [2]),
        .I2(or_ln134_115_fu_19961_p3[0]),
        .I3(or_ln134_116_fu_19967_p3[2]),
        .I4(x_assign_177_reg_34786[2]),
        .I5(x_assign_172_reg_34748[2]),
        .O(q0_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_166__0
       (.I0(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I1(\xor_ln124_283_reg_34980_reg[7] [2]),
        .I2(x_assign_186_reg_34892[2]),
        .I3(x_assign_187_reg_34898[2]),
        .I4(or_ln134_123_fu_21105_p3[2]),
        .I5(or_ln134_124_fu_21111_p3[0]),
        .O(q0_reg_i_166__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_167
       (.I0(q0_reg_i_269_n_0),
        .I1(\xor_ln124_318_reg_35390_reg[7] [2]),
        .I2(\reg_2452_reg[6] [1]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_168
       (.I0(\reg_2444_reg[7] [2]),
        .I1(q0_reg_i_270__0_n_0),
        .I2(\xor_ln124_286_reg_34998_reg[7] [0]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_169__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [1]),
        .I1(\xor_ln124_253_reg_34736_reg[7]_0 [1]),
        .I2(x_assign_160_reg_34620[5]),
        .I3(or_ln134_108_fu_18823_p3[1]),
        .I4(x_assign_160_reg_34620[1]),
        .I5(x_assign_165_reg_34658[1]),
        .O(q0_reg_i_169__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_16__0
       (.I0(q0_reg_i_83_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q0_reg_i_84__0_n_0),
        .I3(q0_reg_i_85_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q0_reg_i_86_n_0),
        .O(q0_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_17
       (.I0(q0_reg_i_87__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q0_reg_i_88__0_n_0),
        .I3(q0_reg_i_89_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q0_reg_i_90_n_0),
        .O(q0_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_170__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [1]),
        .I1(\xor_ln124_221_reg_34475_reg[7] [1]),
        .I2(x_assign_136_reg_34359[5]),
        .I3(or_ln134_92_fu_16536_p3[1]),
        .I4(x_assign_141_reg_34397[1]),
        .I5(x_assign_136_reg_34359[1]),
        .O(q0_reg_i_170__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_171__0
       (.I0(\xor_ln124_237_reg_34608_reg[7] [1]),
        .I1(\xor_ln124_237_reg_34608_reg[7]_0 [1]),
        .I2(x_assign_148_reg_34492[1]),
        .I3(x_assign_153_reg_34530[1]),
        .I4(or_ln134_100_fu_17680_p3[1]),
        .I5(x_assign_148_reg_34492[5]),
        .O(q0_reg_i_171__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_172
       (.I0(\xor_ln124_205_reg_34347_reg[7] [1]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [1]),
        .I2(or_ln134_84_fu_15392_p3[1]),
        .I3(x_assign_124_reg_34231[5]),
        .I4(x_assign_129_reg_34269[1]),
        .I5(x_assign_124_reg_34231[1]),
        .O(q0_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_173
       (.I0(q0_reg_i_29__0_0[1]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [1]),
        .I2(x_assign_117_reg_34108[1]),
        .I3(x_assign_112_reg_34070[1]),
        .I4(or_ln134_76_fu_14488_p3[1]),
        .I5(x_assign_112_reg_34070[5]),
        .O(xor_ln124_165_fu_14581_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_174
       (.I0(x_assign_213_reg_35265[1]),
        .I1(x_assign_229_reg_35297[1]),
        .I2(or_ln134_153_fu_23870_p3[0]),
        .I3(q0_reg_i_271__0_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I5(or_ln134_154_fu_23876_p3[1]),
        .O(q0_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_175__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [1]),
        .I1(\xor_ln124_269_reg_34864_reg[7] [1]),
        .I2(x_assign_172_reg_34748[5]),
        .I3(or_ln134_116_fu_19967_p3[1]),
        .I4(x_assign_177_reg_34786[1]),
        .I5(x_assign_172_reg_34748[1]),
        .O(q0_reg_i_175__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_176
       (.I0(\reg_2412_reg[1] ),
        .I1(\xor_ln124_318_reg_35390_reg[7] [1]),
        .I2(\reg_2452_reg[6] [0]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_177__0
       (.I0(\reg_2444_reg[7] [1]),
        .I1(q0_reg_i_272_n_0),
        .I2(q0_reg_i_273__0_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_177__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_178__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [0]),
        .I1(\xor_ln124_253_reg_34736_reg[7]_0 [0]),
        .I2(x_assign_160_reg_34620[4]),
        .I3(or_ln134_108_fu_18823_p3[0]),
        .I4(x_assign_160_reg_34620[0]),
        .I5(x_assign_165_reg_34658[0]),
        .O(xor_ln124_229_fu_18916_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_179__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [0]),
        .I1(\xor_ln124_221_reg_34475_reg[7] [0]),
        .I2(x_assign_136_reg_34359[4]),
        .I3(or_ln134_92_fu_16536_p3[0]),
        .I4(x_assign_141_reg_34397[0]),
        .I5(x_assign_136_reg_34359[0]),
        .O(q0_reg_i_179__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_18
       (.I0(q0_reg_i_91_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q0_reg_i_92__0_n_0),
        .I3(q0_reg_i_93_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q0_reg_i_94_n_0),
        .O(q0_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_180
       (.I0(\xor_ln124_237_reg_34608_reg[7] [0]),
        .I1(\xor_ln124_237_reg_34608_reg[7]_0 [0]),
        .I2(x_assign_148_reg_34492[0]),
        .I3(x_assign_153_reg_34530[0]),
        .I4(or_ln134_100_fu_17680_p3[0]),
        .I5(x_assign_148_reg_34492[4]),
        .O(q0_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_181
       (.I0(\xor_ln124_205_reg_34347_reg[7] [0]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [0]),
        .I2(or_ln134_84_fu_15392_p3[0]),
        .I3(x_assign_124_reg_34231[4]),
        .I4(x_assign_129_reg_34269[0]),
        .I5(x_assign_124_reg_34231[0]),
        .O(xor_ln124_181_fu_15485_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_182
       (.I0(q0_reg_i_29__0_0[0]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [0]),
        .I2(x_assign_117_reg_34108[0]),
        .I3(x_assign_112_reg_34070[0]),
        .I4(or_ln134_76_fu_14488_p3[0]),
        .I5(x_assign_112_reg_34070[4]),
        .O(xor_ln124_165_fu_14581_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_183__0
       (.I0(\xor_ln124_253_reg_34736_reg[7] [0]),
        .I1(\xor_ln124_269_reg_34864_reg[7] [0]),
        .I2(x_assign_172_reg_34748[4]),
        .I3(or_ln134_116_fu_19967_p3[0]),
        .I4(x_assign_177_reg_34786[0]),
        .I5(x_assign_172_reg_34748[0]),
        .O(xor_ln124_245_fu_20060_p2[0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_184
       (.I0(q0_reg_i_274_n_0),
        .I1(\xor_ln124_318_reg_35390_reg[7] [0]),
        .I2(q0_reg_i_275_n_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q0_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_185
       (.I0(\reg_2444_reg[7] [0]),
        .I1(\reg_2435_reg[7]_1 [0]),
        .I2(q0_reg_i_276_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q0_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_186__0
       (.I0(or_ln134_53_fu_11181_p3[5]),
        .I1(x_assign_97_reg_33580[7]),
        .I2(or_ln134_66_fu_11363_p3[7]),
        .I3(q0_reg_i_277_n_0),
        .I4(or_ln134_54_fu_11187_p3[7]),
        .I5(or_ln134_65_fu_11357_p3[6]),
        .O(q0_reg_i_186__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_187__0
       (.I0(or_ln134_38_fu_8923_p3[7]),
        .I1(x_assign_75_reg_33236[3]),
        .I2(or_ln134_50_fu_9099_p3[7]),
        .I3(q0_reg_i_278__0_n_0),
        .I4(or_ln134_37_fu_8917_p3[5]),
        .I5(or_ln134_49_fu_9093_p3[6]),
        .O(q0_reg_i_187__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_189
       (.I0(or_ln134_21_reg_32826[5]),
        .I1(or_ln134_33_fu_6829_p3[6]),
        .I2(x_assign_51_reg_32876[3]),
        .I3(q0_reg_i_279__0_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I5(x_assign_49_reg_32844[7]),
        .O(q0_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    q0_reg_i_19
       (.I0(\reg_2405_reg[0] [3]),
        .I1(\reg_2405_reg[0] [9]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(clefia_s1_address0123_out),
        .I4(ct_address0127_out),
        .I5(ct_address0129_out),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_190
       (.I0(q0_reg_i_64__0_0[7]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [7]),
        .I2(or_ln134_68_fu_13433_p3[5]),
        .I3(x_assign_100_reg_33886[5]),
        .I4(x_assign_100_reg_33886[7]),
        .I5(x_assign_105_reg_33924[5]),
        .O(q0_reg_i_190_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_191
       (.I0(\reg_2405_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ce011));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    q0_reg_i_192__0
       (.I0(clefia_s1_address0122_out),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2405_reg[0] [8]),
        .I3(clefia_s1_address0123_out),
        .O(ap_enable_reg_pp0_iter3_reg_2));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_193
       (.I0(xor_ln124_357_fu_28309_p2[7]),
        .I1(q0_reg_i_281_n_0),
        .I2(q0_reg_i_282_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_194
       (.I0(q0_reg_i_283__0_n_0),
        .I1(q0_reg_i_284__0_n_0),
        .I2(q0_reg_i_285_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_195__0
       (.I0(q0_reg_i_66_0[7]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [7]),
        .I2(x_assign_273_reg_36205[5]),
        .I3(or_ln134_179_fu_29342_p3[1]),
        .I4(or_ln134_179_fu_29342_p3[7]),
        .I5(or_ln134_180_fu_29348_p3[5]),
        .O(xor_ln124_373_fu_29441_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_196__0
       (.I0(or_ln134_53_fu_11181_p3[4]),
        .I1(x_assign_97_reg_33580[6]),
        .I2(or_ln134_66_fu_11363_p3[6]),
        .I3(q0_reg_i_286_n_0),
        .I4(or_ln134_54_fu_11187_p3[6]),
        .I5(or_ln134_65_fu_11357_p3[5]),
        .O(q0_reg_i_196__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_197
       (.I0(or_ln134_38_fu_8923_p3[6]),
        .I1(or_ln134_49_fu_9093_p3[6]),
        .I2(or_ln134_50_fu_9099_p3[6]),
        .I3(q0_reg_i_287_n_0),
        .I4(or_ln134_37_fu_8917_p3[4]),
        .I5(or_ln134_49_fu_9093_p3[5]),
        .O(q0_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_198
       (.I0(q0_reg_i_64__0_0[6]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [6]),
        .I2(or_ln134_68_fu_13433_p3[4]),
        .I3(x_assign_100_reg_33886[4]),
        .I4(x_assign_100_reg_33886[6]),
        .I5(x_assign_105_reg_33924[4]),
        .O(q0_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_199
       (.I0(q0_reg_i_288_n_0),
        .I1(q0_reg_i_289_n_0),
        .I2(q0_reg_i_290__0_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_199_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    q0_reg_i_1__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\reg_2405_reg[0] [15]),
        .I3(p_54_in),
        .O(clefia_s1_ce0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_200
       (.I0(xor_ln124_309_fu_24913_p2[6]),
        .I1(q0_reg_i_292_n_0),
        .I2(q0_reg_i_293__0_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_201
       (.I0(q0_reg_i_66_0[6]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [6]),
        .I2(x_assign_273_reg_36205[4]),
        .I3(or_ln134_179_fu_29342_p3[0]),
        .I4(or_ln134_179_fu_29342_p3[6]),
        .I5(or_ln134_180_fu_29348_p3[4]),
        .O(q0_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_202__0
       (.I0(or_ln134_38_fu_8923_p3[5]),
        .I1(or_ln134_49_fu_9093_p3[5]),
        .I2(or_ln134_50_fu_9099_p3[5]),
        .I3(q0_reg_i_294_n_0),
        .I4(or_ln134_37_fu_8917_p3[3]),
        .I5(or_ln134_49_fu_9093_p3[4]),
        .O(q0_reg_i_202__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_203__0
       (.I0(or_ln134_46_fu_10055_p3[5]),
        .I1(or_ln134_57_fu_10225_p3[5]),
        .I2(or_ln134_58_fu_10231_p3[5]),
        .I3(q0_reg_i_295_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [5]),
        .I5(or_ln134_57_fu_10225_p3[4]),
        .O(q0_reg_i_203__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_204__0
       (.I0(or_ln134_29_reg_32998[3]),
        .I1(or_ln134_41_fu_7961_p3[5]),
        .I2(or_ln134_41_fu_7961_p3[4]),
        .I3(q0_reg_i_296_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [5]),
        .I5(or_ln134_42_fu_7967_p3[5]),
        .O(q0_reg_i_204__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_205
       (.I0(or_ln134_21_reg_32826[3]),
        .I1(or_ln134_33_fu_6829_p3[4]),
        .I2(or_ln134_33_fu_6829_p3[5]),
        .I3(q0_reg_i_297__0_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I5(x_assign_49_reg_32844[5]),
        .O(q0_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_206
       (.I0(\xor_ln124_158_reg_33861_reg[5]_0 [3]),
        .I1(or_ln134_71_fu_12471_p3[6]),
        .I2(x_assign_110_reg_33784[1]),
        .I3(q0_reg_i_298__0_n_0),
        .I4(\xor_ln124_425_reg_36508_reg[7] [5]),
        .I5(or_ln134_71_fu_12471_p3[5]),
        .O(q0_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_207
       (.I0(q0_reg_i_64__0_0[5]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [5]),
        .I2(or_ln134_68_fu_13433_p3[3]),
        .I3(q0_reg_i_73_0[3]),
        .I4(x_assign_100_reg_33886[5]),
        .I5(or_ln134_69_fu_13439_p3[5]),
        .O(q0_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_208
       (.I0(q0_reg_i_299_n_0),
        .I1(xor_ln124_325_fu_26045_p2[5]),
        .I2(xor_ln124_341_fu_27177_p2[5]),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_209
       (.I0(xor_ln124_309_fu_24913_p2[5]),
        .I1(q0_reg_i_303_n_0),
        .I2(xor_ln124_293_fu_23781_p2[5]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_20__0
       (.I0(q0_reg_i_95_n_0),
        .I1(clefia_s1_address0119_out),
        .I2(clefia_s1_address0116_out),
        .I3(clefia_s1_address0122_out),
        .I4(ct_ce08),
        .I5(q0_reg_i_98__0_n_0),
        .O(p_54_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    q0_reg_i_21
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [9]),
        .I2(clefia_s1_address2112_out),
        .I3(\reg_2405_reg[0] [1]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(clefia_s1_address2111_out),
        .O(q0_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_210__0
       (.I0(q0_reg_i_66_0[5]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [5]),
        .I2(or_ln134_181_fu_29354_p3[5]),
        .I3(or_ln134_179_fu_29342_p3[7]),
        .I4(or_ln134_179_fu_29342_p3[5]),
        .I5(or_ln134_180_fu_29348_p3[3]),
        .O(xor_ln124_373_fu_29441_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_211__0
       (.I0(or_ln134_38_fu_8923_p3[4]),
        .I1(or_ln134_49_fu_9093_p3[4]),
        .I2(or_ln134_50_fu_9099_p3[4]),
        .I3(q0_reg_i_305_n_0),
        .I4(or_ln134_37_fu_8917_p3[2]),
        .I5(or_ln134_49_fu_9093_p3[3]),
        .O(q0_reg_i_211__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_212__0
       (.I0(or_ln134_46_fu_10055_p3[4]),
        .I1(or_ln134_57_fu_10225_p3[4]),
        .I2(or_ln134_58_fu_10231_p3[4]),
        .I3(q0_reg_i_306__0_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [4]),
        .I5(or_ln134_57_fu_10225_p3[3]),
        .O(q0_reg_i_212__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_213
       (.I0(or_ln134_29_reg_32998[2]),
        .I1(or_ln134_41_fu_7961_p3[4]),
        .I2(or_ln134_41_fu_7961_p3[3]),
        .I3(q0_reg_i_307__0_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [4]),
        .I5(or_ln134_42_fu_7967_p3[4]),
        .O(q0_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_214
       (.I0(or_ln134_21_reg_32826[2]),
        .I1(or_ln134_33_fu_6829_p3[3]),
        .I2(or_ln134_33_fu_6829_p3[4]),
        .I3(q0_reg_i_308__0_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I5(x_assign_49_reg_32844[4]),
        .O(q0_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_215__0
       (.I0(q0_reg_i_64__0_0[4]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [4]),
        .I2(or_ln134_68_fu_13433_p3[2]),
        .I3(q0_reg_i_73_0[2]),
        .I4(x_assign_100_reg_33886[4]),
        .I5(or_ln134_69_fu_13439_p3[4]),
        .O(xor_ln124_150_fu_13526_p2[4]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_216
       (.I0(q0_reg_i_309_n_0),
        .I1(xor_ln124_325_fu_26045_p2[4]),
        .I2(xor_ln124_341_fu_27177_p2[4]),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_217__0
       (.I0(q0_reg_i_312_n_0),
        .I1(\xor_ln124_238_reg_34614_reg[4] ),
        .I2(xor_ln124_293_fu_23781_p2[4]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_217__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_218__0
       (.I0(q0_reg_i_66_0[4]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [4]),
        .I2(or_ln134_181_fu_29354_p3[4]),
        .I3(or_ln134_179_fu_29342_p3[6]),
        .I4(or_ln134_179_fu_29342_p3[4]),
        .I5(or_ln134_180_fu_29348_p3[2]),
        .O(q0_reg_i_218__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_219__0
       (.I0(or_ln134_53_fu_11181_p3[1]),
        .I1(x_assign_97_reg_33580[3]),
        .I2(or_ln134_66_fu_11363_p3[3]),
        .I3(q0_reg_i_314__0_n_0),
        .I4(or_ln134_54_fu_11187_p3[3]),
        .I5(or_ln134_65_fu_11357_p3[2]),
        .O(q0_reg_i_219__0_n_0));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    q0_reg_i_22
       (.I0(clefia_s1_address219_out),
        .I1(clefia_s1_address0122_out),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\reg_2405_reg[0] [3]),
        .I4(\reg_2405_reg[0] [15]),
        .O(q0_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_220__0
       (.I0(or_ln134_21_reg_32826[1]),
        .I1(or_ln134_33_fu_6829_p3[2]),
        .I2(x_assign_51_reg_32876[2]),
        .I3(q0_reg_i_315__0_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I5(x_assign_49_reg_32844[3]),
        .O(q0_reg_i_220__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_221__0
       (.I0(q0_reg_i_64__0_0[3]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [3]),
        .I2(or_ln134_68_fu_13433_p3[1]),
        .I3(q0_reg_i_73_0[1]),
        .I4(x_assign_100_reg_33886[3]),
        .I5(x_assign_105_reg_33924[3]),
        .O(xor_ln124_150_fu_13526_p2[3]));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_222
       (.I0(q0_reg_i_316_n_0),
        .I1(q0_reg_i_317_n_0),
        .I2(q0_reg_i_318_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_223
       (.I0(xor_ln124_309_fu_24913_p2[3]),
        .I1(q0_reg_i_320__0_n_0),
        .I2(q0_reg_i_321__0_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_224
       (.I0(q0_reg_i_66_0[3]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [3]),
        .I2(x_assign_273_reg_36205[3]),
        .I3(q0_reg_i_158_0[3]),
        .I4(or_ln134_179_fu_29342_p3[3]),
        .I5(or_ln134_180_fu_29348_p3[1]),
        .O(xor_ln124_373_fu_29441_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_225
       (.I0(or_ln134_53_fu_11181_p3[0]),
        .I1(x_assign_97_reg_33580[2]),
        .I2(or_ln134_66_fu_11363_p3[2]),
        .I3(q0_reg_i_322_n_0),
        .I4(or_ln134_54_fu_11187_p3[2]),
        .I5(or_ln134_65_fu_11357_p3[1]),
        .O(q0_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_226__0
       (.I0(or_ln134_38_fu_8923_p3[2]),
        .I1(x_assign_75_reg_33236[1]),
        .I2(or_ln134_50_fu_9099_p3[2]),
        .I3(q0_reg_i_323_n_0),
        .I4(or_ln134_37_fu_8917_p3[0]),
        .I5(or_ln134_49_fu_9093_p3[1]),
        .O(q0_reg_i_226__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_227
       (.I0(or_ln134_46_fu_10055_p3[2]),
        .I1(x_assign_87_reg_33424[1]),
        .I2(or_ln134_58_fu_10231_p3[2]),
        .I3(q0_reg_i_324__0_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [2]),
        .I5(or_ln134_57_fu_10225_p3[1]),
        .O(q0_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_228
       (.I0(or_ln134_29_reg_32998[0]),
        .I1(x_assign_63_reg_33048[1]),
        .I2(or_ln134_41_fu_7961_p3[1]),
        .I3(q0_reg_i_325_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [2]),
        .I5(or_ln134_42_fu_7967_p3[2]),
        .O(q0_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_229
       (.I0(q0_reg_i_64__0_0[2]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [2]),
        .I2(or_ln134_68_fu_13433_p3[0]),
        .I3(q0_reg_i_73_0[0]),
        .I4(x_assign_100_reg_33886[2]),
        .I5(x_assign_105_reg_33924[2]),
        .O(xor_ln124_150_fu_13526_p2[2]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_230
       (.I0(q0_reg_i_326_n_0),
        .I1(q0_reg_i_327_n_0),
        .I2(xor_ln124_341_fu_27177_p2[2]),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_231
       (.I0(q0_reg_i_329_n_0),
        .I1(q0_reg_i_330__0_n_0),
        .I2(xor_ln124_293_fu_23781_p2[2]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_232
       (.I0(q0_reg_i_66_0[2]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [2]),
        .I2(x_assign_273_reg_36205[2]),
        .I3(q0_reg_i_158_0[2]),
        .I4(or_ln134_179_fu_29342_p3[2]),
        .I5(or_ln134_180_fu_29348_p3[0]),
        .O(xor_ln124_373_fu_29441_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_233
       (.I0(or_ln134_38_fu_8923_p3[1]),
        .I1(x_assign_75_reg_33236[0]),
        .I2(or_ln134_50_fu_9099_p3[1]),
        .I3(q0_reg_i_332_n_0),
        .I4(x_assign_57_reg_33172[5]),
        .I5(or_ln134_49_fu_9093_p3[0]),
        .O(q0_reg_i_233_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_234
       (.I0(x_assign_45_reg_32992[5]),
        .I1(x_assign_63_reg_33048[0]),
        .I2(or_ln134_41_fu_7961_p3[0]),
        .I3(q0_reg_i_333_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [1]),
        .I5(or_ln134_42_fu_7967_p3[1]),
        .O(q0_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_235
       (.I0(x_assign_33_reg_32820[5]),
        .I1(or_ln134_33_fu_6829_p3[0]),
        .I2(x_assign_51_reg_32876[0]),
        .I3(q0_reg_i_334_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I5(x_assign_49_reg_32844[1]),
        .O(q0_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_236
       (.I0(x_assign_90_reg_33714[7]),
        .I1(\xor_ln124_158_reg_33861_reg[3] [0]),
        .I2(x_assign_110_reg_33784[0]),
        .I3(q0_reg_i_335__0_n_0),
        .I4(\xor_ln124_425_reg_36508_reg[7] [1]),
        .I5(or_ln134_71_fu_12471_p3[1]),
        .O(q0_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_237
       (.I0(q0_reg_i_64__0_0[1]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [1]),
        .I2(x_assign_103_reg_33908[5]),
        .I3(x_assign_100_reg_33886[7]),
        .I4(x_assign_100_reg_33886[1]),
        .I5(x_assign_105_reg_33924[1]),
        .O(xor_ln124_150_fu_13526_p2[1]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_238
       (.I0(xor_ln124_357_fu_28309_p2[1]),
        .I1(q0_reg_i_337_n_0),
        .I2(q0_reg_i_338_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_239
       (.I0(xor_ln124_309_fu_24913_p2[1]),
        .I1(q0_reg_i_340_n_0),
        .I2(xor_ln124_293_fu_23781_p2[1]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_239_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_23__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\reg_2405_reg[0] [4]),
        .O(clefia_s1_address0119_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_240
       (.I0(q0_reg_i_66_0[1]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [1]),
        .I2(x_assign_273_reg_36205[1]),
        .I3(q0_reg_i_158_0[1]),
        .I4(or_ln134_179_fu_29342_p3[1]),
        .I5(x_assign_271_reg_36189[5]),
        .O(xor_ln124_373_fu_29441_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_241__0
       (.I0(x_assign_81_reg_33548[4]),
        .I1(x_assign_97_reg_33580[0]),
        .I2(or_ln134_66_fu_11363_p3[0]),
        .I3(q0_reg_i_342_n_0),
        .I4(or_ln134_54_fu_11187_p3[0]),
        .I5(x_assign_99_reg_33612[3]),
        .O(q0_reg_i_241__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_242
       (.I0(x_assign_45_reg_32992[4]),
        .I1(or_ln134_41_fu_7961_p3[0]),
        .I2(x_assign_63_reg_33048[3]),
        .I3(q0_reg_i_343_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [0]),
        .I5(or_ln134_42_fu_7967_p3[0]),
        .O(q0_reg_i_242_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_243
       (.I0(x_assign_33_reg_32820[4]),
        .I1(x_assign_51_reg_32876[3]),
        .I2(or_ln134_33_fu_6829_p3[0]),
        .I3(q0_reg_i_344_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I5(x_assign_49_reg_32844[0]),
        .O(q0_reg_i_243_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_244
       (.I0(x_assign_90_reg_33714[6]),
        .I1(or_ln134_71_fu_12471_p3[1]),
        .I2(x_assign_110_reg_33784[4]),
        .I3(q0_reg_i_345_n_0),
        .I4(\xor_ln124_425_reg_36508_reg[7] [0]),
        .I5(or_ln134_71_fu_12471_p3[0]),
        .O(q0_reg_i_244_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_245
       (.I0(q0_reg_i_64__0_0[0]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [0]),
        .I2(x_assign_103_reg_33908[4]),
        .I3(x_assign_100_reg_33886[6]),
        .I4(x_assign_100_reg_33886[0]),
        .I5(x_assign_105_reg_33924[0]),
        .O(q0_reg_i_245_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_246
       (.I0(q0_reg_i_346_n_0),
        .I1(q0_reg_i_347_n_0),
        .I2(xor_ln124_341_fu_27177_p2[0]),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q0_reg_i_246_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_247
       (.I0(q0_reg_i_349_n_0),
        .I1(q0_reg_i_350_n_0),
        .I2(q0_reg_i_351_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q0_reg_i_247_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_248
       (.I0(q0_reg_i_66_0[0]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [0]),
        .I2(x_assign_273_reg_36205[0]),
        .I3(q0_reg_i_158_0[0]),
        .I4(or_ln134_179_fu_29342_p3[0]),
        .I5(x_assign_271_reg_36189[4]),
        .O(xor_ln124_373_fu_29441_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_249
       (.I0(or_ln134_179_fu_29342_p3[1]),
        .I1(x_assign_291_reg_36269[3]),
        .I2(x_assign_288_reg_36231[3]),
        .I3(q0_reg_i_352_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [7]),
        .I5(or_ln134_193_fu_29530_p3[6]),
        .O(q0_reg_i_249_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_25
       (.I0(\reg_2405_reg[0] [14]),
        .I1(ap_enable_reg_pp0_iter3),
        .O(ct_ce08));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_250
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\reg_2405_reg[0] [8]),
        .O(clefia_s1_address0121_out));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_251
       (.I0(or_ln134_153_fu_23870_p3[6]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [6]),
        .I2(or_ln134_142_fu_23700_p3[6]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_0 [6]),
        .I4(x_assign_208_reg_35227[6]),
        .I5(or_ln134_141_fu_23694_p3[4]),
        .O(q0_reg_i_251_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_252
       (.I0(x_assign_256_reg_35979[5]),
        .I1(or_ln134_185_fu_28398_p3[6]),
        .I2(or_ln134_185_fu_28398_p3[5]),
        .I3(q0_reg_i_353_n_0),
        .I4(x_assign_261_reg_36017[4]),
        .I5(or_ln134_186_fu_28404_p3[5]),
        .O(q0_reg_i_252_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_253__0
       (.I0(x_assign_246_reg_35807[4]),
        .I1(or_ln134_177_fu_27266_p3[6]),
        .I2(x_assign_264_reg_35855[2]),
        .I3(q0_reg_i_354_n_0),
        .I4(\xor_ln124_251_reg_34724_reg[7]_0 [6]),
        .I5(or_ln134_177_fu_27266_p3[5]),
        .O(q0_reg_i_253__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_254
       (.I0(or_ln134_81_fu_13615_p3[5]),
        .I1(\xor_ln124_174_reg_34050_reg[7] [5]),
        .I2(x_assign_100_reg_33886[5]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_1 [5]),
        .I4(or_ln134_69_fu_13439_p3[3]),
        .I5(or_ln134_69_fu_13439_p3[5]),
        .O(q0_reg_i_254_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_255__0
       (.I0(or_ln134_153_fu_23870_p3[5]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [5]),
        .I2(or_ln134_142_fu_23700_p3[5]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_0 [5]),
        .I4(x_assign_208_reg_35227[5]),
        .I5(or_ln134_141_fu_23694_p3[3]),
        .O(q0_reg_i_255__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_256__0
       (.I0(or_ln134_179_fu_29342_p3[7]),
        .I1(or_ln134_193_fu_29530_p3[5]),
        .I2(x_assign_288_reg_36231[1]),
        .I3(q0_reg_i_355_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [5]),
        .I5(or_ln134_193_fu_29530_p3[4]),
        .O(q0_reg_i_256__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_257__0
       (.I0(\xor_ln124_364_reg_35944_reg[5] [3]),
        .I1(or_ln134_177_fu_27266_p3[5]),
        .I2(x_assign_264_reg_35855[1]),
        .I3(q0_reg_i_356_n_0),
        .I4(\xor_ln124_251_reg_34724_reg[7]_0 [5]),
        .I5(or_ln134_177_fu_27266_p3[4]),
        .O(q0_reg_i_257__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_258__0
       (.I0(or_ln134_157_fu_25958_p3[5]),
        .I1(x_assign_253_reg_35673[5]),
        .I2(or_ln134_170_fu_26140_p3[4]),
        .I3(q0_reg_i_357_n_0),
        .I4(or_ln134_155_fu_25946_p3[4]),
        .I5(or_ln134_169_fu_26134_p3[4]),
        .O(q0_reg_i_258__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_259__0
       (.I0(or_ln134_153_fu_23870_p3[4]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [4]),
        .I2(or_ln134_142_fu_23700_p3[4]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_0 [4]),
        .I4(x_assign_208_reg_35227[4]),
        .I5(or_ln134_141_fu_23694_p3[2]),
        .O(q0_reg_i_259__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_26
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\reg_2405_reg[0] [12]),
        .O(clefia_s1_address0123_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_260
       (.I0(x_assign_256_reg_35979[4]),
        .I1(or_ln134_185_fu_28398_p3[4]),
        .I2(or_ln134_185_fu_28398_p3[3]),
        .I3(q0_reg_i_358_n_0),
        .I4(or_ln134_173_fu_28222_p3[4]),
        .I5(or_ln134_186_fu_28404_p3[3]),
        .O(q0_reg_i_260_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_261__0
       (.I0(or_ln134_179_fu_29342_p3[6]),
        .I1(or_ln134_193_fu_29530_p3[4]),
        .I2(q0_reg_i_147_0[2]),
        .I3(q0_reg_i_359_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I5(or_ln134_193_fu_29530_p3[3]),
        .O(q0_reg_i_261__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_262__0
       (.I0(or_ln134_149_fu_24826_p3[4]),
        .I1(or_ln134_161_fu_25002_p3[4]),
        .I2(q0_reg_i_148_0[2]),
        .I3(q0_reg_i_360_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I5(or_ln134_161_fu_25002_p3[3]),
        .O(q0_reg_i_262__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_263__0
       (.I0(or_ln134_157_fu_25958_p3[4]),
        .I1(x_assign_253_reg_35673[4]),
        .I2(or_ln134_170_fu_26140_p3[3]),
        .I3(q0_reg_i_361_n_0),
        .I4(x_assign_232_reg_35603[4]),
        .I5(or_ln134_169_fu_26134_p3[3]),
        .O(q0_reg_i_263__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_264
       (.I0(x_assign_123_reg_33988[2]),
        .I1(\xor_ln124_174_reg_34050_reg[7] [3]),
        .I2(x_assign_100_reg_33886[3]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_1 [3]),
        .I4(or_ln134_69_fu_13439_p3[1]),
        .I5(x_assign_105_reg_33924[3]),
        .O(q0_reg_i_264_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_265__0
       (.I0(x_assign_231_reg_35329[2]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [3]),
        .I2(or_ln134_142_fu_23700_p3[3]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_0 [3]),
        .I4(x_assign_208_reg_35227[3]),
        .I5(or_ln134_141_fu_23694_p3[1]),
        .O(q0_reg_i_265__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_266
       (.I0(x_assign_256_reg_35979[3]),
        .I1(x_assign_279_reg_36081[2]),
        .I2(or_ln134_185_fu_28398_p3[2]),
        .I3(q0_reg_i_362_n_0),
        .I4(x_assign_261_reg_36017[3]),
        .I5(or_ln134_186_fu_28404_p3[2]),
        .O(q0_reg_i_266_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_267
       (.I0(q0_reg_i_158_0[3]),
        .I1(x_assign_291_reg_36269[2]),
        .I2(q0_reg_i_147_0[1]),
        .I3(q0_reg_i_363_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I5(or_ln134_193_fu_29530_p3[2]),
        .O(q0_reg_i_267_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_268
       (.I0(x_assign_225_reg_35453[3]),
        .I1(x_assign_243_reg_35517[2]),
        .I2(q0_reg_i_148_0[1]),
        .I3(q0_reg_i_364_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I5(or_ln134_161_fu_25002_p3[2]),
        .O(q0_reg_i_268_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_269
       (.I0(\xor_ln124_425_reg_36508_reg[7] [2]),
        .I1(\xor_ln124_425_reg_36508_reg[7]_0 [2]),
        .I2(or_ln134_188_fu_30481_p3[0]),
        .I3(or_ln134_187_fu_30475_p3[0]),
        .I4(x_assign_280_reg_36350[2]),
        .I5(x_assign_285_reg_36388[2]),
        .O(q0_reg_i_269_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_270__0
       (.I0(x_assign_225_reg_35453[2]),
        .I1(x_assign_243_reg_35517[1]),
        .I2(q0_reg_i_148_0[0]),
        .I3(q0_reg_i_365_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I5(or_ln134_161_fu_25002_p3[1]),
        .O(q0_reg_i_270__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_271__0
       (.I0(x_assign_231_reg_35329[0]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [1]),
        .I2(or_ln134_142_fu_23700_p3[1]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_0 [1]),
        .I4(x_assign_208_reg_35227[1]),
        .I5(x_assign_213_reg_35265[5]),
        .O(q0_reg_i_271__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_272
       (.I0(x_assign_225_reg_35453[1]),
        .I1(x_assign_243_reg_35517[0]),
        .I2(x_assign_240_reg_35479[0]),
        .I3(q0_reg_i_366_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [1]),
        .I5(or_ln134_161_fu_25002_p3[0]),
        .O(q0_reg_i_272_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_273__0
       (.I0(x_assign_237_reg_35641[1]),
        .I1(x_assign_253_reg_35673[1]),
        .I2(or_ln134_170_fu_26140_p3[0]),
        .I3(q0_reg_i_367_n_0),
        .I4(x_assign_232_reg_35603[1]),
        .I5(or_ln134_169_fu_26134_p3[0]),
        .O(q0_reg_i_273__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_274
       (.I0(\xor_ln124_425_reg_36508_reg[7] [0]),
        .I1(\xor_ln124_425_reg_36508_reg[7]_0 [0]),
        .I2(x_assign_283_reg_36372[4]),
        .I3(x_assign_280_reg_36350[4]),
        .I4(x_assign_280_reg_36350[0]),
        .I5(x_assign_285_reg_36388[0]),
        .O(q0_reg_i_274_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_275
       (.I0(q0_reg_i_158_0[0]),
        .I1(or_ln134_193_fu_29530_p3[0]),
        .I2(x_assign_288_reg_36231[4]),
        .I3(q0_reg_i_368_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [0]),
        .I5(x_assign_291_reg_36269[3]),
        .O(q0_reg_i_275_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_276
       (.I0(x_assign_237_reg_35641[0]),
        .I1(x_assign_253_reg_35673[0]),
        .I2(x_assign_252_reg_35667),
        .I3(q0_reg_i_369_n_0),
        .I4(x_assign_232_reg_35603[0]),
        .I5(x_assign_255_reg_35705[3]),
        .O(q0_reg_i_276_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_277
       (.I0(x_assign_99_reg_33612[3]),
        .I1(q0_reg_i_186__0_0[7]),
        .I2(\xor_ln124_127_reg_33485_reg[7]_0 [7]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [7]),
        .I4(x_assign_81_reg_33548[5]),
        .I5(x_assign_76_reg_33510[7]),
        .O(q0_reg_i_277_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_278__0
       (.I0(x_assign_73_reg_33204[7]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [7]),
        .I2(q4_reg_27[7]),
        .I3(\xor_ln124_251_reg_34724_reg[7]_0 [7]),
        .I4(x_assign_52_reg_33134[7]),
        .I5(x_assign_57_reg_33172[5]),
        .O(q0_reg_i_278__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_279__0
       (.I0(or_ln134_34_fu_6835_p3[7]),
        .I1(q0_reg_i_189_0[7]),
        .I2(x_assign_28_reg_32790[7]),
        .I3(\xor_ln124_125_reg_33475_reg[7]_0 [7]),
        .I4(or_ln134_22_reg_32832[7]),
        .I5(x_assign_33_reg_32820[5]),
        .O(q0_reg_i_279__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_27__0
       (.I0(q0_reg_i_104_n_0),
        .I1(q0_reg_i_105_n_0),
        .I2(xor_ln124_213_fu_17772_p2[7]),
        .I3(clefia_s1_address0116_out),
        .I4(clefia_s1_address0114_out),
        .I5(clefia_s1_address0115_out),
        .O(q0_reg_i_27__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_280
       (.I0(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I1(q0_reg_i_193_0[7]),
        .I2(x_assign_256_reg_35979[6]),
        .I3(x_assign_261_reg_36017[5]),
        .I4(or_ln134_172_fu_28216_p3[6]),
        .I5(or_ln134_171_fu_28210_p3[4]),
        .O(xor_ln124_357_fu_28309_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_281
       (.I0(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I1(q0_reg_i_193_1[7]),
        .I2(x_assign_237_reg_35641[5]),
        .I3(x_assign_232_reg_35603[6]),
        .I4(or_ln134_156_fu_25952_p3[6]),
        .I5(or_ln134_155_fu_25946_p3[4]),
        .O(q0_reg_i_281_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_282
       (.I0(q0_reg_i_193_2[7]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [7]),
        .I2(or_ln134_163_fu_27078_p3[7]),
        .I3(or_ln134_164_fu_27084_p3[5]),
        .I4(x_assign_249_reg_35829[5]),
        .I5(or_ln134_163_fu_27078_p3[1]),
        .O(q0_reg_i_282_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_283__0
       (.I0(\xor_ln124_172_reg_34039_reg[7] [7]),
        .I1(q0_reg_i_194_1[7]),
        .I2(or_ln134_147_fu_24814_p3[1]),
        .I3(x_assign_225_reg_35453[5]),
        .I4(or_ln134_147_fu_24814_p3[7]),
        .I5(or_ln134_148_fu_24820_p3[5]),
        .O(q0_reg_i_283__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_284__0
       (.I0(or_ln134_134_fu_22568_p3[7]),
        .I1(or_ln134_146_fu_22744_p3[7]),
        .I2(x_assign_217_reg_35109[7]),
        .I3(q0_reg_i_370_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I5(x_assign_219_reg_35141[3]),
        .O(q0_reg_i_284__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_285
       (.I0(q0_reg_i_194_0[7]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [7]),
        .I2(x_assign_208_reg_35227[7]),
        .I3(x_assign_213_reg_35265[5]),
        .I4(or_ln134_140_fu_23688_p3[7]),
        .I5(x_assign_208_reg_35227[5]),
        .O(q0_reg_i_285_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_286
       (.I0(or_ln134_65_fu_11357_p3[6]),
        .I1(q0_reg_i_186__0_0[6]),
        .I2(\xor_ln124_127_reg_33485_reg[7]_0 [6]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [6]),
        .I4(x_assign_81_reg_33548[4]),
        .I5(x_assign_76_reg_33510[6]),
        .O(q0_reg_i_286_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_287
       (.I0(x_assign_73_reg_33204[6]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [6]),
        .I2(q4_reg_27[6]),
        .I3(\xor_ln124_251_reg_34724_reg[7]_0 [6]),
        .I4(x_assign_52_reg_33134[6]),
        .I5(x_assign_57_reg_33172[4]),
        .O(q0_reg_i_287_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_288
       (.I0(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I1(q0_reg_i_193_0[6]),
        .I2(x_assign_256_reg_35979[5]),
        .I3(x_assign_261_reg_36017[4]),
        .I4(or_ln134_172_fu_28216_p3[5]),
        .I5(x_assign_256_reg_35979[4]),
        .O(q0_reg_i_288_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_289
       (.I0(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I1(q0_reg_i_193_1[6]),
        .I2(x_assign_237_reg_35641[4]),
        .I3(x_assign_232_reg_35603[5]),
        .I4(or_ln134_156_fu_25952_p3[5]),
        .I5(x_assign_232_reg_35603[4]),
        .O(q0_reg_i_289_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    q0_reg_i_28__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(clefia_s1_address0119_out),
        .O(q0_reg_i_28__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_290__0
       (.I0(q0_reg_i_193_2[6]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [6]),
        .I2(or_ln134_163_fu_27078_p3[6]),
        .I3(or_ln134_164_fu_27084_p3[4]),
        .I4(x_assign_249_reg_35829[4]),
        .I5(or_ln134_163_fu_27078_p3[0]),
        .O(q0_reg_i_290__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_291
       (.I0(\xor_ln124_172_reg_34039_reg[7] [6]),
        .I1(q0_reg_i_194_1[6]),
        .I2(or_ln134_147_fu_24814_p3[0]),
        .I3(x_assign_225_reg_35453[4]),
        .I4(or_ln134_147_fu_24814_p3[6]),
        .I5(or_ln134_148_fu_24820_p3[4]),
        .O(xor_ln124_309_fu_24913_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_292
       (.I0(or_ln134_134_fu_22568_p3[6]),
        .I1(or_ln134_146_fu_22744_p3[6]),
        .I2(x_assign_217_reg_35109[6]),
        .I3(q0_reg_i_371_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I5(or_ln134_145_fu_22738_p3[6]),
        .O(q0_reg_i_292_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_293__0
       (.I0(q0_reg_i_194_0[6]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [6]),
        .I2(x_assign_208_reg_35227[6]),
        .I3(x_assign_213_reg_35265[4]),
        .I4(or_ln134_140_fu_23688_p3[6]),
        .I5(x_assign_208_reg_35227[4]),
        .O(q0_reg_i_293__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_294
       (.I0(x_assign_73_reg_33204[5]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [5]),
        .I2(q4_reg_27[5]),
        .I3(\xor_ln124_251_reg_34724_reg[7]_0 [5]),
        .I4(x_assign_52_reg_33134[5]),
        .I5(or_ln134_37_fu_8917_p3[5]),
        .O(q0_reg_i_294_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_295
       (.I0(x_assign_85_reg_33392[5]),
        .I1(\xor_ln124_127_reg_33485_reg[7] [5]),
        .I2(x_assign_64_reg_33322[5]),
        .I3(\xor_ln124_127_reg_33485_reg[7]_0 [5]),
        .I4(or_ln134_45_fu_10049_p3[3]),
        .I5(or_ln134_45_fu_10049_p3[5]),
        .O(q0_reg_i_295_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_296
       (.I0(x_assign_61_reg_33016[5]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [5]),
        .I2(x_assign_40_reg_32962[5]),
        .I3(\xor_ln124_95_reg_33109_reg[7]_0 [5]),
        .I4(or_ln134_30_reg_33004[5]),
        .I5(or_ln134_29_reg_32998[5]),
        .O(q0_reg_i_296_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_297__0
       (.I0(or_ln134_34_fu_6835_p3[5]),
        .I1(q0_reg_i_189_0[5]),
        .I2(x_assign_28_reg_32790[5]),
        .I3(\xor_ln124_125_reg_33475_reg[7]_0 [5]),
        .I4(or_ln134_22_reg_32832[5]),
        .I5(or_ln134_21_reg_32826[5]),
        .O(q0_reg_i_297__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_298__0
       (.I0(or_ln134_73_fu_12483_p3[6]),
        .I1(\xor_ln124_156_reg_33851_reg[7] [5]),
        .I2(x_assign_90_reg_33714[5]),
        .I3(\xor_ln124_316_reg_35380_reg[7]_0 [5]),
        .I4(\xor_ln124_158_reg_33861_reg[5]_1 [3]),
        .I5(or_ln134_60_fu_12301_p3[7]),
        .O(q0_reg_i_298__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_299
       (.I0(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I1(q0_reg_i_193_0[5]),
        .I2(or_ln134_171_fu_28210_p3[4]),
        .I3(or_ln134_173_fu_28222_p3[5]),
        .I4(or_ln134_172_fu_28216_p3[4]),
        .I5(or_ln134_171_fu_28210_p3[3]),
        .O(q0_reg_i_299_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_29__0
       (.I0(clefia_s1_address0113_out),
        .I1(q0_reg_i_110_n_0),
        .I2(\xor_ln124_111_reg_33297_reg[7] [5]),
        .I3(xor_ln124_165_fu_14581_p2[7]),
        .I4(clefia_s1_address01),
        .I5(q0_reg_i_113_n_0),
        .O(q0_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_2__0
       (.I0(q0_reg_i_21_n_0),
        .I1(q0_reg_i_22_n_0),
        .I2(clefia_s1_address0119_out),
        .I3(p_43_in),
        .I4(ct_ce08),
        .I5(clefia_s1_address0123_out),
        .O(clefia_s0_ce2));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_30
       (.I0(\reg_2419_reg[7] [2]),
        .I1(xor_ln124_245_fu_20060_p2[7]),
        .I2(\xor_ln124_283_reg_34980[7]_i_2_n_0 ),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0117_out),
        .I5(clefia_s1_address0118_out),
        .O(q0_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_300
       (.I0(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I1(q0_reg_i_193_1[5]),
        .I2(or_ln134_157_fu_25958_p3[5]),
        .I3(or_ln134_155_fu_25946_p3[4]),
        .I4(or_ln134_156_fu_25952_p3[4]),
        .I5(or_ln134_155_fu_25946_p3[3]),
        .O(xor_ln124_325_fu_26045_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_301
       (.I0(q0_reg_i_193_2[5]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [5]),
        .I2(or_ln134_163_fu_27078_p3[5]),
        .I3(or_ln134_164_fu_27084_p3[3]),
        .I4(or_ln134_165_fu_27090_p3[5]),
        .I5(or_ln134_163_fu_27078_p3[7]),
        .O(xor_ln124_341_fu_27177_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_302__0
       (.I0(\xor_ln124_172_reg_34039_reg[7] [5]),
        .I1(q0_reg_i_194_1[5]),
        .I2(or_ln134_147_fu_24814_p3[7]),
        .I3(or_ln134_149_fu_24826_p3[5]),
        .I4(or_ln134_147_fu_24814_p3[5]),
        .I5(or_ln134_148_fu_24820_p3[3]),
        .O(xor_ln124_309_fu_24913_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_303
       (.I0(or_ln134_134_fu_22568_p3[5]),
        .I1(or_ln134_146_fu_22744_p3[5]),
        .I2(x_assign_217_reg_35109[5]),
        .I3(q0_reg_i_372_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I5(or_ln134_145_fu_22738_p3[5]),
        .O(q0_reg_i_303_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_304
       (.I0(q0_reg_i_194_0[5]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [5]),
        .I2(x_assign_208_reg_35227[5]),
        .I3(or_ln134_141_fu_23694_p3[5]),
        .I4(or_ln134_140_fu_23688_p3[5]),
        .I5(q3_reg_i_104_0[3]),
        .O(xor_ln124_293_fu_23781_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_305
       (.I0(x_assign_73_reg_33204[4]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [4]),
        .I2(q4_reg_27[4]),
        .I3(\xor_ln124_251_reg_34724_reg[7]_0 [4]),
        .I4(x_assign_52_reg_33134[4]),
        .I5(or_ln134_37_fu_8917_p3[4]),
        .O(q0_reg_i_305_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_306__0
       (.I0(x_assign_85_reg_33392[4]),
        .I1(\xor_ln124_127_reg_33485_reg[7] [4]),
        .I2(x_assign_64_reg_33322[4]),
        .I3(\xor_ln124_127_reg_33485_reg[7]_0 [4]),
        .I4(or_ln134_45_fu_10049_p3[2]),
        .I5(or_ln134_45_fu_10049_p3[4]),
        .O(q0_reg_i_306__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_307__0
       (.I0(x_assign_61_reg_33016[4]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [4]),
        .I2(x_assign_40_reg_32962[4]),
        .I3(\xor_ln124_95_reg_33109_reg[7]_0 [4]),
        .I4(or_ln134_30_reg_33004[4]),
        .I5(or_ln134_29_reg_32998[4]),
        .O(q0_reg_i_307__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_308__0
       (.I0(or_ln134_34_fu_6835_p3[4]),
        .I1(q0_reg_i_189_0[4]),
        .I2(x_assign_28_reg_32790[4]),
        .I3(\xor_ln124_125_reg_33475_reg[7]_0 [4]),
        .I4(or_ln134_22_reg_32832[4]),
        .I5(or_ln134_21_reg_32826[4]),
        .O(q0_reg_i_308__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_309
       (.I0(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I1(q0_reg_i_193_0[4]),
        .I2(x_assign_256_reg_35979[4]),
        .I3(or_ln134_173_fu_28222_p3[4]),
        .I4(or_ln134_172_fu_28216_p3[3]),
        .I5(or_ln134_171_fu_28210_p3[2]),
        .O(q0_reg_i_309_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    q0_reg_i_31
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2405_reg[0] [8]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address0122_out),
        .I5(ct_address0129_out),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_310
       (.I0(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I1(q0_reg_i_193_1[4]),
        .I2(or_ln134_157_fu_25958_p3[4]),
        .I3(x_assign_232_reg_35603[4]),
        .I4(or_ln134_156_fu_25952_p3[3]),
        .I5(or_ln134_155_fu_25946_p3[2]),
        .O(xor_ln124_325_fu_26045_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_311
       (.I0(q0_reg_i_193_2[4]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I2(or_ln134_163_fu_27078_p3[4]),
        .I3(or_ln134_164_fu_27084_p3[2]),
        .I4(or_ln134_165_fu_27090_p3[4]),
        .I5(or_ln134_163_fu_27078_p3[6]),
        .O(xor_ln124_341_fu_27177_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_312
       (.I0(\xor_ln124_172_reg_34039_reg[7] [4]),
        .I1(q0_reg_i_194_1[4]),
        .I2(or_ln134_147_fu_24814_p3[6]),
        .I3(or_ln134_149_fu_24826_p3[4]),
        .I4(or_ln134_147_fu_24814_p3[4]),
        .I5(or_ln134_148_fu_24820_p3[2]),
        .O(q0_reg_i_312_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_313
       (.I0(q0_reg_i_194_0[4]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [4]),
        .I2(x_assign_208_reg_35227[4]),
        .I3(or_ln134_141_fu_23694_p3[4]),
        .I4(or_ln134_140_fu_23688_p3[4]),
        .I5(q3_reg_i_104_0[2]),
        .O(xor_ln124_293_fu_23781_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_314__0
       (.I0(x_assign_99_reg_33612[2]),
        .I1(q0_reg_i_186__0_0[3]),
        .I2(\xor_ln124_127_reg_33485_reg[7]_0 [3]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [3]),
        .I4(x_assign_81_reg_33548[3]),
        .I5(x_assign_76_reg_33510[3]),
        .O(q0_reg_i_314__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_315__0
       (.I0(or_ln134_34_fu_6835_p3[3]),
        .I1(q0_reg_i_189_0[3]),
        .I2(x_assign_28_reg_32790[3]),
        .I3(\xor_ln124_125_reg_33475_reg[7]_0 [3]),
        .I4(or_ln134_22_reg_32832[3]),
        .I5(x_assign_33_reg_32820[3]),
        .O(q0_reg_i_315__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_316
       (.I0(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I1(q0_reg_i_193_0[3]),
        .I2(x_assign_256_reg_35979[3]),
        .I3(x_assign_261_reg_36017[3]),
        .I4(or_ln134_172_fu_28216_p3[2]),
        .I5(or_ln134_171_fu_28210_p3[1]),
        .O(q0_reg_i_316_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_317
       (.I0(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I1(q0_reg_i_193_1[3]),
        .I2(x_assign_237_reg_35641[3]),
        .I3(x_assign_232_reg_35603[3]),
        .I4(or_ln134_156_fu_25952_p3[2]),
        .I5(or_ln134_155_fu_25946_p3[1]),
        .O(q0_reg_i_317_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_318
       (.I0(q0_reg_i_193_2[3]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I2(or_ln134_163_fu_27078_p3[3]),
        .I3(or_ln134_164_fu_27084_p3[1]),
        .I4(x_assign_249_reg_35829[3]),
        .I5(\xor_ln124_366_reg_35954_reg[3] [3]),
        .O(q0_reg_i_318_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_319__0
       (.I0(\xor_ln124_172_reg_34039_reg[7] [3]),
        .I1(q0_reg_i_194_1[3]),
        .I2(q0_reg_i_223_0[3]),
        .I3(x_assign_225_reg_35453[3]),
        .I4(or_ln134_147_fu_24814_p3[3]),
        .I5(or_ln134_148_fu_24820_p3[1]),
        .O(xor_ln124_309_fu_24913_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_320__0
       (.I0(or_ln134_134_fu_22568_p3[3]),
        .I1(or_ln134_146_fu_22744_p3[3]),
        .I2(x_assign_217_reg_35109[3]),
        .I3(q0_reg_i_373_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I5(x_assign_219_reg_35141[2]),
        .O(q0_reg_i_320__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_321__0
       (.I0(q0_reg_i_194_0[3]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [3]),
        .I2(x_assign_208_reg_35227[3]),
        .I3(x_assign_213_reg_35265[3]),
        .I4(or_ln134_140_fu_23688_p3[3]),
        .I5(q3_reg_i_104_0[1]),
        .O(q0_reg_i_321__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_322
       (.I0(x_assign_99_reg_33612[1]),
        .I1(q0_reg_i_186__0_0[2]),
        .I2(\xor_ln124_127_reg_33485_reg[7]_0 [2]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [2]),
        .I4(x_assign_81_reg_33548[2]),
        .I5(x_assign_76_reg_33510[2]),
        .O(q0_reg_i_322_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_323
       (.I0(x_assign_73_reg_33204[2]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [2]),
        .I2(q4_reg_27[2]),
        .I3(\xor_ln124_251_reg_34724_reg[7]_0 [2]),
        .I4(x_assign_52_reg_33134[2]),
        .I5(x_assign_57_reg_33172[2]),
        .O(q0_reg_i_323_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_324__0
       (.I0(x_assign_85_reg_33392[2]),
        .I1(\xor_ln124_127_reg_33485_reg[7] [2]),
        .I2(x_assign_64_reg_33322[2]),
        .I3(\xor_ln124_127_reg_33485_reg[7]_0 [2]),
        .I4(or_ln134_45_fu_10049_p3[0]),
        .I5(x_assign_69_reg_33360[2]),
        .O(q0_reg_i_324__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_325
       (.I0(x_assign_61_reg_33016[2]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [2]),
        .I2(x_assign_40_reg_32962[2]),
        .I3(\xor_ln124_95_reg_33109_reg[7]_0 [2]),
        .I4(or_ln134_30_reg_33004[2]),
        .I5(x_assign_45_reg_32992[2]),
        .O(q0_reg_i_325_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_326
       (.I0(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I1(q0_reg_i_193_0[2]),
        .I2(x_assign_256_reg_35979[2]),
        .I3(x_assign_261_reg_36017[2]),
        .I4(or_ln134_172_fu_28216_p3[1]),
        .I5(or_ln134_171_fu_28210_p3[0]),
        .O(q0_reg_i_326_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_327
       (.I0(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I1(q0_reg_i_193_1[2]),
        .I2(x_assign_237_reg_35641[2]),
        .I3(x_assign_232_reg_35603[2]),
        .I4(or_ln134_156_fu_25952_p3[1]),
        .I5(or_ln134_155_fu_25946_p3[0]),
        .O(q0_reg_i_327_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_328
       (.I0(q0_reg_i_193_2[2]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I2(or_ln134_163_fu_27078_p3[2]),
        .I3(or_ln134_164_fu_27084_p3[0]),
        .I4(x_assign_249_reg_35829[2]),
        .I5(\xor_ln124_366_reg_35954_reg[3] [2]),
        .O(xor_ln124_341_fu_27177_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_329
       (.I0(\xor_ln124_172_reg_34039_reg[7] [2]),
        .I1(q0_reg_i_194_1[2]),
        .I2(q0_reg_i_223_0[2]),
        .I3(x_assign_225_reg_35453[2]),
        .I4(or_ln134_147_fu_24814_p3[2]),
        .I5(or_ln134_148_fu_24820_p3[0]),
        .O(q0_reg_i_329_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_32__0
       (.I0(q0_reg_i_118_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q0_reg_i_119_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2489_reg[7]_0 [7]),
        .O(q0_reg_i_32__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_33
       (.I0(xor_ln124_229_fu_18916_p2[6]),
        .I1(xor_ln124_197_fu_16629_p2[6]),
        .I2(q0_reg_i_122_n_0),
        .I3(clefia_s1_address0116_out),
        .I4(clefia_s1_address0114_out),
        .I5(clefia_s1_address0115_out),
        .O(q0_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_330__0
       (.I0(or_ln134_134_fu_22568_p3[2]),
        .I1(or_ln134_146_fu_22744_p3[2]),
        .I2(x_assign_217_reg_35109[2]),
        .I3(q0_reg_i_374_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I5(x_assign_219_reg_35141[1]),
        .O(q0_reg_i_330__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_331
       (.I0(q0_reg_i_194_0[2]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [2]),
        .I2(x_assign_208_reg_35227[2]),
        .I3(x_assign_213_reg_35265[2]),
        .I4(or_ln134_140_fu_23688_p3[2]),
        .I5(q3_reg_i_104_0[0]),
        .O(xor_ln124_293_fu_23781_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_332
       (.I0(x_assign_73_reg_33204[1]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [1]),
        .I2(q4_reg_27[1]),
        .I3(\xor_ln124_251_reg_34724_reg[7]_0 [1]),
        .I4(x_assign_52_reg_33134[1]),
        .I5(x_assign_57_reg_33172[1]),
        .O(q0_reg_i_332_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_333
       (.I0(x_assign_61_reg_33016[1]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [1]),
        .I2(x_assign_40_reg_32962[1]),
        .I3(\xor_ln124_95_reg_33109_reg[7]_0 [1]),
        .I4(or_ln134_30_reg_33004[1]),
        .I5(x_assign_45_reg_32992[1]),
        .O(q0_reg_i_333_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_334
       (.I0(or_ln134_34_fu_6835_p3[1]),
        .I1(q0_reg_i_189_0[1]),
        .I2(x_assign_28_reg_32790[1]),
        .I3(\xor_ln124_125_reg_33475_reg[7]_0 [1]),
        .I4(or_ln134_22_reg_32832[1]),
        .I5(x_assign_33_reg_32820[1]),
        .O(q0_reg_i_334_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_335__0
       (.I0(\xor_ln124_158_reg_33861_reg[3]_0 [0]),
        .I1(\xor_ln124_156_reg_33851_reg[7] [1]),
        .I2(x_assign_90_reg_33714[1]),
        .I3(\xor_ln124_316_reg_35380_reg[7]_0 [1]),
        .I4(x_assign_93_reg_33736[7]),
        .I5(\xor_ln124_156_reg_33851_reg[3] [1]),
        .O(q0_reg_i_335__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_336
       (.I0(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I1(q0_reg_i_193_0[1]),
        .I2(x_assign_256_reg_35979[1]),
        .I3(x_assign_261_reg_36017[1]),
        .I4(x_assign_259_reg_36001[4]),
        .I5(x_assign_256_reg_35979[6]),
        .O(xor_ln124_357_fu_28309_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_337
       (.I0(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I1(q0_reg_i_193_1[1]),
        .I2(x_assign_237_reg_35641[1]),
        .I3(x_assign_232_reg_35603[1]),
        .I4(x_assign_235_reg_35625[4]),
        .I5(x_assign_232_reg_35603[6]),
        .O(q0_reg_i_337_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_338
       (.I0(q0_reg_i_193_2[1]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [1]),
        .I2(or_ln134_163_fu_27078_p3[1]),
        .I3(x_assign_247_reg_35813[5]),
        .I4(x_assign_249_reg_35829[1]),
        .I5(\xor_ln124_366_reg_35954_reg[3] [1]),
        .O(q0_reg_i_338_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_339__0
       (.I0(\xor_ln124_172_reg_34039_reg[7] [1]),
        .I1(q0_reg_i_194_1[1]),
        .I2(q0_reg_i_223_0[1]),
        .I3(x_assign_225_reg_35453[1]),
        .I4(or_ln134_147_fu_24814_p3[1]),
        .I5(x_assign_223_reg_35437[5]),
        .O(xor_ln124_309_fu_24913_p2[1]));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q0_reg_i_34
       (.I0(xor_ln124_181_fu_15485_p2[6]),
        .I1(clefia_s1_address0113_out),
        .I2(\xor_ln124_111_reg_33297_reg[7] [4]),
        .I3(clefia_s1_address01),
        .I4(q0_reg_i_124_n_0),
        .I5(q0_reg_i_113_n_0),
        .O(q0_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_340
       (.I0(or_ln134_134_fu_22568_p3[1]),
        .I1(or_ln134_146_fu_22744_p3[1]),
        .I2(x_assign_217_reg_35109[1]),
        .I3(q0_reg_i_375_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I5(x_assign_219_reg_35141[0]),
        .O(q0_reg_i_340_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_341
       (.I0(q0_reg_i_194_0[1]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [1]),
        .I2(x_assign_208_reg_35227[1]),
        .I3(x_assign_213_reg_35265[1]),
        .I4(or_ln134_140_fu_23688_p3[1]),
        .I5(x_assign_208_reg_35227[7]),
        .O(xor_ln124_293_fu_23781_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_342
       (.I0(or_ln134_65_fu_11357_p3[0]),
        .I1(q0_reg_i_186__0_0[0]),
        .I2(\xor_ln124_127_reg_33485_reg[7]_0 [0]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [0]),
        .I4(x_assign_81_reg_33548[0]),
        .I5(x_assign_76_reg_33510[0]),
        .O(q0_reg_i_342_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_343
       (.I0(x_assign_61_reg_33016[0]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [0]),
        .I2(x_assign_40_reg_32962[0]),
        .I3(\xor_ln124_95_reg_33109_reg[7]_0 [0]),
        .I4(or_ln134_30_reg_33004[0]),
        .I5(x_assign_45_reg_32992[0]),
        .O(q0_reg_i_343_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_344
       (.I0(or_ln134_34_fu_6835_p3[0]),
        .I1(q0_reg_i_189_0[0]),
        .I2(x_assign_28_reg_32790[0]),
        .I3(\xor_ln124_125_reg_33475_reg[7]_0 [0]),
        .I4(or_ln134_22_reg_32832[0]),
        .I5(x_assign_33_reg_32820[0]),
        .O(q0_reg_i_344_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_345
       (.I0(or_ln134_73_fu_12483_p3[1]),
        .I1(\xor_ln124_156_reg_33851_reg[7] [0]),
        .I2(x_assign_90_reg_33714[0]),
        .I3(\xor_ln124_316_reg_35380_reg[7]_0 [0]),
        .I4(x_assign_93_reg_33736[6]),
        .I5(\xor_ln124_156_reg_33851_reg[3] [0]),
        .O(q0_reg_i_345_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_346
       (.I0(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I1(q0_reg_i_193_0[0]),
        .I2(x_assign_256_reg_35979[0]),
        .I3(x_assign_261_reg_36017[0]),
        .I4(or_ln134_172_fu_28216_p3[0]),
        .I5(x_assign_256_reg_35979[5]),
        .O(q0_reg_i_346_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_347
       (.I0(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I1(q0_reg_i_193_1[0]),
        .I2(x_assign_237_reg_35641[0]),
        .I3(x_assign_232_reg_35603[0]),
        .I4(or_ln134_156_fu_25952_p3[0]),
        .I5(x_assign_232_reg_35603[5]),
        .O(q0_reg_i_347_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_348
       (.I0(q0_reg_i_193_2[0]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [0]),
        .I2(or_ln134_163_fu_27078_p3[0]),
        .I3(x_assign_247_reg_35813[4]),
        .I4(x_assign_249_reg_35829[0]),
        .I5(\xor_ln124_366_reg_35954_reg[3] [0]),
        .O(xor_ln124_341_fu_27177_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_349
       (.I0(\xor_ln124_172_reg_34039_reg[7] [0]),
        .I1(q0_reg_i_194_1[0]),
        .I2(q0_reg_i_223_0[0]),
        .I3(x_assign_225_reg_35453[0]),
        .I4(or_ln134_147_fu_24814_p3[0]),
        .I5(x_assign_223_reg_35437[4]),
        .O(q0_reg_i_349_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_35
       (.I0(q0_reg_i_125_n_0),
        .I1(xor_ln124_245_fu_20060_p2[6]),
        .I2(xor_ln124_259_fu_21150_p2[6]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0117_out),
        .I5(clefia_s1_address0118_out),
        .O(q0_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_350
       (.I0(or_ln134_134_fu_22568_p3[0]),
        .I1(or_ln134_146_fu_22744_p3[0]),
        .I2(x_assign_217_reg_35109[0]),
        .I3(q0_reg_i_376_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I5(or_ln134_145_fu_22738_p3[0]),
        .O(q0_reg_i_350_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_351
       (.I0(q0_reg_i_194_0[0]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [0]),
        .I2(x_assign_208_reg_35227[0]),
        .I3(x_assign_213_reg_35265[0]),
        .I4(or_ln134_140_fu_23688_p3[0]),
        .I5(x_assign_208_reg_35227[6]),
        .O(q0_reg_i_351_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_352
       (.I0(or_ln134_191_fu_29518_p3[0]),
        .I1(q0_reg_i_249_0[7]),
        .I2(x_assign_270_reg_36183[5]),
        .I3(q0_reg_i_249_1[7]),
        .I4(x_assign_273_reg_36205[5]),
        .I5(or_ln134_181_fu_29354_p3[5]),
        .O(q0_reg_i_352_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_353
       (.I0(or_ln134_183_fu_28386_p3[3]),
        .I1(\xor_ln124_382_reg_36142_reg[7]_0 [6]),
        .I2(\xor_ln124_127_reg_33485_reg[7]_0 [6]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [6]),
        .I4(or_ln134_174_fu_28228_p3[5]),
        .I5(or_ln134_173_fu_28222_p3[4]),
        .O(q0_reg_i_353_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_354
       (.I0(or_ln134_175_fu_27254_p3[7]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [6]),
        .I2(x_assign_249_reg_35829[4]),
        .I3(\xor_ln124_366_reg_35954_reg[7] [6]),
        .I4(or_ln134_165_fu_27090_p3[4]),
        .I5(or_ln134_163_fu_27078_p3[0]),
        .O(q0_reg_i_354_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_355
       (.I0(or_ln134_191_fu_29518_p3[6]),
        .I1(q0_reg_i_249_0[5]),
        .I2(q3_reg_i_294_0[3]),
        .I3(q0_reg_i_249_1[5]),
        .I4(or_ln134_181_fu_29354_p3[5]),
        .I5(or_ln134_181_fu_29354_p3[3]),
        .O(q0_reg_i_355_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_356
       (.I0(or_ln134_175_fu_27254_p3[6]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [5]),
        .I2(or_ln134_165_fu_27090_p3[5]),
        .I3(\xor_ln124_366_reg_35954_reg[7] [5]),
        .I4(or_ln134_165_fu_27090_p3[3]),
        .I5(or_ln134_163_fu_27078_p3[7]),
        .O(q0_reg_i_356_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_357
       (.I0(or_ln134_169_fu_26134_p3[5]),
        .I1(\xor_ln124_350_reg_35766_reg[7] [5]),
        .I2(\xor_ln124_127_reg_33485_reg[7]_0 [5]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [5]),
        .I4(or_ln134_158_fu_25964_p3[4]),
        .I5(or_ln134_157_fu_25958_p3[3]),
        .O(q0_reg_i_357_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_358
       (.I0(x_assign_277_reg_36049[4]),
        .I1(\xor_ln124_382_reg_36142_reg[7]_0 [4]),
        .I2(\xor_ln124_127_reg_33485_reg[7]_0 [4]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [4]),
        .I4(or_ln134_174_fu_28228_p3[3]),
        .I5(or_ln134_173_fu_28222_p3[2]),
        .O(q0_reg_i_358_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_359
       (.I0(or_ln134_191_fu_29518_p3[5]),
        .I1(q0_reg_i_249_0[4]),
        .I2(q3_reg_i_294_0[2]),
        .I3(q0_reg_i_249_1[4]),
        .I4(or_ln134_181_fu_29354_p3[4]),
        .I5(or_ln134_181_fu_29354_p3[2]),
        .O(q0_reg_i_359_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_360
       (.I0(or_ln134_159_fu_24990_p3[5]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [4]),
        .I2(or_ln134_149_fu_24826_p3[2]),
        .I3(\xor_ln124_334_reg_35578_reg[7] [4]),
        .I4(or_ln134_147_fu_24814_p3[6]),
        .I5(\xor_ln124_332_reg_35568_reg[5] [2]),
        .O(q0_reg_i_360_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_361
       (.I0(or_ln134_169_fu_26134_p3[4]),
        .I1(\xor_ln124_350_reg_35766_reg[7] [4]),
        .I2(\xor_ln124_127_reg_33485_reg[7]_0 [4]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [4]),
        .I4(or_ln134_158_fu_25964_p3[3]),
        .I5(or_ln134_157_fu_25958_p3[2]),
        .O(q0_reg_i_361_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_362
       (.I0(x_assign_277_reg_36049[3]),
        .I1(\xor_ln124_382_reg_36142_reg[7]_0 [3]),
        .I2(\xor_ln124_127_reg_33485_reg[7]_0 [3]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [3]),
        .I4(or_ln134_174_fu_28228_p3[2]),
        .I5(or_ln134_173_fu_28222_p3[1]),
        .O(q0_reg_i_362_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_363
       (.I0(\xor_ln124_396_reg_36315_reg[3] [2]),
        .I1(q0_reg_i_249_0[3]),
        .I2(q3_reg_i_294_0[1]),
        .I3(q0_reg_i_249_1[3]),
        .I4(x_assign_273_reg_36205[3]),
        .I5(or_ln134_181_fu_29354_p3[1]),
        .O(q0_reg_i_363_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_364
       (.I0(q3_reg_i_185__0_0[2]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [3]),
        .I2(or_ln134_149_fu_24826_p3[1]),
        .I3(\xor_ln124_334_reg_35578_reg[7] [3]),
        .I4(q0_reg_i_223_0[3]),
        .I5(\xor_ln124_332_reg_35568_reg[5] [1]),
        .O(q0_reg_i_364_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_365
       (.I0(q3_reg_i_185__0_0[1]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [2]),
        .I2(or_ln134_149_fu_24826_p3[0]),
        .I3(\xor_ln124_334_reg_35578_reg[7] [2]),
        .I4(q0_reg_i_223_0[2]),
        .I5(\xor_ln124_332_reg_35568_reg[5] [0]),
        .O(q0_reg_i_365_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_366
       (.I0(q3_reg_i_185__0_0[0]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [1]),
        .I2(x_assign_225_reg_35453[5]),
        .I3(\xor_ln124_334_reg_35578_reg[7] [1]),
        .I4(q0_reg_i_223_0[1]),
        .I5(x_assign_222_reg_35431[7]),
        .O(q0_reg_i_366_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_367
       (.I0(x_assign_255_reg_35705[0]),
        .I1(\xor_ln124_350_reg_35766_reg[7] [1]),
        .I2(\xor_ln124_127_reg_33485_reg[7]_0 [1]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [1]),
        .I4(x_assign_234_reg_35619[4]),
        .I5(x_assign_237_reg_35641[5]),
        .O(q0_reg_i_367_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_368
       (.I0(or_ln134_191_fu_29518_p3[1]),
        .I1(q0_reg_i_249_0[0]),
        .I2(x_assign_270_reg_36183[6]),
        .I3(q0_reg_i_249_1[0]),
        .I4(x_assign_273_reg_36205[0]),
        .I5(x_assign_273_reg_36205[4]),
        .O(q0_reg_i_368_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_369
       (.I0(or_ln134_169_fu_26134_p3[0]),
        .I1(\xor_ln124_350_reg_35766_reg[7] [0]),
        .I2(\xor_ln124_127_reg_33485_reg[7]_0 [0]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [0]),
        .I4(or_ln134_158_fu_25964_p3[0]),
        .I5(x_assign_237_reg_35641[4]),
        .O(q0_reg_i_369_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_36__0
       (.I0(q0_reg_i_127_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q0_reg_i_128_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2489_reg[7]_0 [6]),
        .O(q0_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_37
       (.I0(xor_ln124_229_fu_18916_p2[5]),
        .I1(q0_reg_i_130_n_0),
        .I2(xor_ln124_213_fu_17772_p2[5]),
        .I3(clefia_s1_address0116_out),
        .I4(clefia_s1_address0114_out),
        .I5(clefia_s1_address0115_out),
        .O(q0_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_370
       (.I0(or_ln134_145_fu_22738_p3[6]),
        .I1(q0_reg_i_284__0_0[7]),
        .I2(x_assign_201_reg_35019[5]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_1 [7]),
        .I4(or_ln134_133_fu_22562_p3[5]),
        .I5(x_assign_196_reg_35055[7]),
        .O(q0_reg_i_370_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_371
       (.I0(or_ln134_145_fu_22738_p3[5]),
        .I1(q0_reg_i_284__0_0[6]),
        .I2(x_assign_201_reg_35019[4]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_1 [6]),
        .I4(or_ln134_133_fu_22562_p3[4]),
        .I5(x_assign_196_reg_35055[6]),
        .O(q0_reg_i_371_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_372
       (.I0(or_ln134_145_fu_22738_p3[4]),
        .I1(q0_reg_i_284__0_0[5]),
        .I2(or_ln134_133_fu_22562_p3[5]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_1 [5]),
        .I4(or_ln134_133_fu_22562_p3[3]),
        .I5(x_assign_196_reg_35055[5]),
        .O(q0_reg_i_372_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_373
       (.I0(or_ln134_145_fu_22738_p3[2]),
        .I1(q0_reg_i_284__0_0[3]),
        .I2(x_assign_201_reg_35019[3]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_1 [3]),
        .I4(or_ln134_133_fu_22562_p3[1]),
        .I5(x_assign_196_reg_35055[3]),
        .O(q0_reg_i_373_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_374
       (.I0(or_ln134_145_fu_22738_p3[1]),
        .I1(q0_reg_i_284__0_0[2]),
        .I2(x_assign_201_reg_35019[2]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_1 [2]),
        .I4(or_ln134_133_fu_22562_p3[0]),
        .I5(x_assign_196_reg_35055[2]),
        .O(q0_reg_i_374_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_375
       (.I0(or_ln134_145_fu_22738_p3[0]),
        .I1(q0_reg_i_284__0_0[1]),
        .I2(x_assign_201_reg_35019[1]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_1 [1]),
        .I4(x_assign_201_reg_35019[5]),
        .I5(x_assign_196_reg_35055[1]),
        .O(q0_reg_i_375_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_376
       (.I0(x_assign_219_reg_35141[3]),
        .I1(q0_reg_i_284__0_0[0]),
        .I2(x_assign_201_reg_35019[0]),
        .I3(\xor_ln124_318_reg_35390_reg[7]_1 [0]),
        .I4(x_assign_201_reg_35019[4]),
        .I5(x_assign_196_reg_35055[0]),
        .O(q0_reg_i_376_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q0_reg_i_38__0
       (.I0(clefia_s1_address0113_out),
        .I1(q0_reg_i_132_n_0),
        .I2(q0_reg_i_133_n_0),
        .I3(clefia_s1_address01),
        .I4(q0_reg_i_134_n_0),
        .I5(q0_reg_i_113_n_0),
        .O(q0_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_39__0
       (.I0(q0_reg_i_135__0_n_0),
        .I1(xor_ln124_245_fu_20060_p2[5]),
        .I2(\xor_ln124_283_reg_34980[5]_i_3_n_0 ),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0117_out),
        .I5(clefia_s1_address0118_out),
        .O(q0_reg_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_3__0
       (.I0(q0_reg_i_27__0_n_0),
        .I1(q0_reg_i_28__0_n_0),
        .I2(q0_reg_i_29__0_n_0),
        .I3(q0_reg_i_30_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q0_reg_i_32__0_n_0),
        .O(q0_reg_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_40__0
       (.I0(q0_reg_i_137_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q0_reg_i_138_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2489_reg[7]_0 [5]),
        .O(q0_reg_i_40__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_41
       (.I0(xor_ln124_229_fu_18916_p2[4]),
        .I1(q0_reg_i_140_n_0),
        .I2(xor_ln124_213_fu_17772_p2[4]),
        .I3(clefia_s1_address0116_out),
        .I4(clefia_s1_address0114_out),
        .I5(clefia_s1_address0115_out),
        .O(q0_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q0_reg_i_42
       (.I0(clefia_s1_address0113_out),
        .I1(q0_reg_i_142_n_0),
        .I2(\xor_ln124_111_reg_33297_reg[7] [3]),
        .I3(clefia_s1_address01),
        .I4(q0_reg_i_143_n_0),
        .I5(q0_reg_i_113_n_0),
        .O(q0_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_43
       (.I0(q0_reg_i_144_n_0),
        .I1(q0_reg_i_145__0_n_0),
        .I2(xor_ln124_259_fu_21150_p2[4]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0117_out),
        .I5(clefia_s1_address0118_out),
        .O(q0_reg_i_43_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_44__0
       (.I0(q0_reg_i_147_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q0_reg_i_148_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2489_reg[7]_0 [4]),
        .O(q0_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_45
       (.I0(xor_ln124_229_fu_18916_p2[3]),
        .I1(q0_reg_i_150_n_0),
        .I2(xor_ln124_213_fu_17772_p2[3]),
        .I3(clefia_s1_address0116_out),
        .I4(clefia_s1_address0114_out),
        .I5(clefia_s1_address0115_out),
        .O(q0_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q0_reg_i_46
       (.I0(xor_ln124_181_fu_15485_p2[3]),
        .I1(clefia_s1_address0113_out),
        .I2(q0_reg_i_153_n_0),
        .I3(clefia_s1_address01),
        .I4(q0_reg_i_154_n_0),
        .I5(q0_reg_i_113_n_0),
        .O(q0_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_47__0
       (.I0(q0_reg_i_155__0_n_0),
        .I1(q0_reg_i_156__0_n_0),
        .I2(q0_reg_i_157_n_0),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0117_out),
        .I5(clefia_s1_address0118_out),
        .O(q0_reg_i_47__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_48__0
       (.I0(q0_reg_i_158_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q0_reg_i_159_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2489_reg[7]_0 [3]),
        .O(q0_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_49__0
       (.I0(xor_ln124_229_fu_18916_p2[2]),
        .I1(xor_ln124_197_fu_16629_p2[2]),
        .I2(q0_reg_i_162__0_n_0),
        .I3(clefia_s1_address0116_out),
        .I4(clefia_s1_address0114_out),
        .I5(clefia_s1_address0115_out),
        .O(q0_reg_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_4__0
       (.I0(q0_reg_i_33_n_0),
        .I1(q0_reg_i_28__0_n_0),
        .I2(q0_reg_i_34_n_0),
        .I3(q0_reg_i_35_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q0_reg_i_36__0_n_0),
        .O(q0_reg_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q0_reg_i_50__0
       (.I0(xor_ln124_181_fu_15485_p2[2]),
        .I1(clefia_s1_address0113_out),
        .I2(\xor_ln124_111_reg_33297_reg[7] [2]),
        .I3(clefia_s1_address01),
        .I4(q0_reg_i_164__0_n_0),
        .I5(q0_reg_i_113_n_0),
        .O(q0_reg_i_50__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_51__0
       (.I0(\reg_2419_reg[7] [1]),
        .I1(q0_reg_i_165_n_0),
        .I2(q0_reg_i_166__0_n_0),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0117_out),
        .I5(clefia_s1_address0118_out),
        .O(q0_reg_i_51__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_52__0
       (.I0(q0_reg_i_167_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q0_reg_i_168_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2489_reg[7]_0 [2]),
        .O(q0_reg_i_52__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_53__0
       (.I0(q0_reg_i_169__0_n_0),
        .I1(q0_reg_i_170__0_n_0),
        .I2(q0_reg_i_171__0_n_0),
        .I3(clefia_s1_address0116_out),
        .I4(clefia_s1_address0114_out),
        .I5(clefia_s1_address0115_out),
        .O(q0_reg_i_53__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_54__0
       (.I0(clefia_s1_address0113_out),
        .I1(q0_reg_i_172_n_0),
        .I2(\xor_ln124_111_reg_33297_reg[7] [1]),
        .I3(xor_ln124_165_fu_14581_p2[1]),
        .I4(clefia_s1_address01),
        .I5(q0_reg_i_113_n_0),
        .O(q0_reg_i_54__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_55__0
       (.I0(q0_reg_i_174_n_0),
        .I1(q0_reg_i_175__0_n_0),
        .I2(xor_ln124_259_fu_21150_p2[1]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0117_out),
        .I5(clefia_s1_address0118_out),
        .O(q0_reg_i_55__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_56__0
       (.I0(q0_reg_i_176_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q0_reg_i_177__0_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2489_reg[7]_0 [1]),
        .O(q0_reg_i_56__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_57__0
       (.I0(xor_ln124_229_fu_18916_p2[0]),
        .I1(q0_reg_i_179__0_n_0),
        .I2(q0_reg_i_180_n_0),
        .I3(clefia_s1_address0116_out),
        .I4(clefia_s1_address0114_out),
        .I5(clefia_s1_address0115_out),
        .O(q0_reg_i_57__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_58__0
       (.I0(xor_ln124_181_fu_15485_p2[0]),
        .I1(clefia_s1_address0113_out),
        .I2(\xor_ln124_111_reg_33297_reg[7] [0]),
        .I3(xor_ln124_165_fu_14581_p2[0]),
        .I4(clefia_s1_address01),
        .I5(q0_reg_i_113_n_0),
        .O(q0_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_59__0
       (.I0(\reg_2419_reg[7] [0]),
        .I1(xor_ln124_245_fu_20060_p2[0]),
        .I2(xor_ln124_259_fu_21150_p2[0]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0117_out),
        .I5(clefia_s1_address0118_out),
        .O(q0_reg_i_59__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_5__0
       (.I0(q0_reg_i_37_n_0),
        .I1(q0_reg_i_28__0_n_0),
        .I2(q0_reg_i_38__0_n_0),
        .I3(q0_reg_i_39__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q0_reg_i_40__0_n_0),
        .O(q0_reg_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_60__0
       (.I0(q0_reg_i_184_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q0_reg_i_185_n_0),
        .I3(ct_address0129_out),
        .I4(\reg_2489_reg[7]_0 [0]),
        .O(q0_reg_i_60__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_61
       (.I0(q0_reg_i_186__0_n_0),
        .I1(q0_reg_i_187__0_n_0),
        .I2(\xor_ln124_63_reg_32734_reg[7] [4]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_61_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    q0_reg_i_62
       (.I0(\reg_2405_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\reg_2405_reg[0] [15]),
        .I4(clefia_s1_address2111_out),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q0_reg_i_63__0
       (.I0(\reg_2435_reg[7]_0 [2]),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_127_reg_33485_reg[7] [7]),
        .I3(q0_reg_i_189_n_0),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_63__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_64__0
       (.I0(\xor_ln124_350_reg_35766_reg[7] [7]),
        .I1(\xor_ln124_93_reg_33099_reg[7] [4]),
        .I2(q0_reg_i_190_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_64__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_65
       (.I0(ap_enable_reg_pp0_iter3_reg_2),
        .I1(clefia_s1_address0119_out),
        .I2(clefia_s1_address2112_out),
        .I3(clefia_s1_address0120_out),
        .I4(ct_ce08),
        .O(ap_enable_reg_pp0_iter3_reg_1));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_66
       (.I0(q0_reg_i_193_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q0_reg_i_194_n_0),
        .I3(ct_ce08),
        .I4(xor_ln124_373_fu_29441_p2[7]),
        .O(q0_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_67__0
       (.I0(q0_reg_i_196__0_n_0),
        .I1(q0_reg_i_197_n_0),
        .I2(\xor_ln124_63_reg_32734_reg[7] [3]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_67__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_68__0
       (.I0(\reg_2435_reg[7]_0 [1]),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_127_reg_33485_reg[7] [6]),
        .I3(\xor_ln124_15_reg_32413_reg[6] [1]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_68__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_69
       (.I0(\xor_ln124_350_reg_35766_reg[7] [6]),
        .I1(\xor_ln124_93_reg_33099_reg[7] [3]),
        .I2(q0_reg_i_198_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_6__0
       (.I0(q0_reg_i_41_n_0),
        .I1(q0_reg_i_28__0_n_0),
        .I2(q0_reg_i_42_n_0),
        .I3(q0_reg_i_43_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q0_reg_i_44__0_n_0),
        .O(q0_reg_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_70
       (.I0(q0_reg_i_199_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q0_reg_i_200_n_0),
        .I3(ct_ce08),
        .I4(q0_reg_i_201_n_0),
        .O(q0_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_71__0
       (.I0(\xor_ln124_79_reg_32937_reg[5] [2]),
        .I1(q0_reg_i_202__0_n_0),
        .I2(q0_reg_i_203__0_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_71__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q0_reg_i_72__0
       (.I0(q0_reg_i_204__0_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_127_reg_33485_reg[7] [5]),
        .I3(q0_reg_i_205_n_0),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_72__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_73
       (.I0(\xor_ln124_350_reg_35766_reg[7] [5]),
        .I1(q0_reg_i_206_n_0),
        .I2(q0_reg_i_207_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_73_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_74
       (.I0(q0_reg_i_208_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q0_reg_i_209_n_0),
        .I3(ct_ce08),
        .I4(xor_ln124_373_fu_29441_p2[5]),
        .O(q0_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_75__0
       (.I0(\xor_ln124_79_reg_32937_reg[5] [1]),
        .I1(q0_reg_i_211__0_n_0),
        .I2(q0_reg_i_212__0_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_75__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_76__0
       (.I0(q0_reg_i_213_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_127_reg_33485_reg[7] [4]),
        .I3(q0_reg_i_214_n_0),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_76__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_77
       (.I0(\xor_ln124_350_reg_35766_reg[7] [4]),
        .I1(\xor_ln124_93_reg_33099_reg[7] [2]),
        .I2(xor_ln124_150_fu_13526_p2[4]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_77_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_78
       (.I0(q0_reg_i_216_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q0_reg_i_217__0_n_0),
        .I3(ct_ce08),
        .I4(q0_reg_i_218__0_n_0),
        .O(q0_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_79__0
       (.I0(q0_reg_i_219__0_n_0),
        .I1(\reg_2444_reg[3] [1]),
        .I2(\xor_ln124_63_reg_32734_reg[7] [2]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_79__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_7__0
       (.I0(q0_reg_i_45_n_0),
        .I1(q0_reg_i_28__0_n_0),
        .I2(q0_reg_i_46_n_0),
        .I3(q0_reg_i_47__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q0_reg_i_48__0_n_0),
        .O(q0_reg_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_80__0
       (.I0(\reg_2435_reg[7]_0 [0]),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_127_reg_33485_reg[7] [3]),
        .I3(q0_reg_i_220__0_n_0),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_80__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_81
       (.I0(\xor_ln124_350_reg_35766_reg[7] [3]),
        .I1(\xor_ln124_93_reg_33099_reg[7] [1]),
        .I2(xor_ln124_150_fu_13526_p2[3]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_81_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_82
       (.I0(q0_reg_i_222_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q0_reg_i_223_n_0),
        .I3(ct_ce08),
        .I4(xor_ln124_373_fu_29441_p2[3]),
        .O(q0_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_83
       (.I0(q0_reg_i_225_n_0),
        .I1(q0_reg_i_226__0_n_0),
        .I2(q0_reg_i_227_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q0_reg_i_84__0
       (.I0(q0_reg_i_228_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_127_reg_33485_reg[7] [2]),
        .I3(\xor_ln124_15_reg_32413_reg[6] [0]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_84__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_85
       (.I0(\xor_ln124_350_reg_35766_reg[7] [2]),
        .I1(\xor_ln124_93_reg_33099_reg[7] [0]),
        .I2(xor_ln124_150_fu_13526_p2[2]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_85_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_86
       (.I0(q0_reg_i_230_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q0_reg_i_231_n_0),
        .I3(ct_ce08),
        .I4(xor_ln124_373_fu_29441_p2[2]),
        .O(q0_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_87__0
       (.I0(\xor_ln124_79_reg_32937_reg[5] [0]),
        .I1(q0_reg_i_233_n_0),
        .I2(\xor_ln124_63_reg_32734_reg[7] [1]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_87__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q0_reg_i_88__0
       (.I0(q0_reg_i_234_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_127_reg_33485_reg[7] [1]),
        .I3(q0_reg_i_235_n_0),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_88__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_89
       (.I0(\xor_ln124_350_reg_35766_reg[7] [1]),
        .I1(q0_reg_i_236_n_0),
        .I2(xor_ln124_150_fu_13526_p2[1]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_8__0
       (.I0(q0_reg_i_49__0_n_0),
        .I1(q0_reg_i_28__0_n_0),
        .I2(q0_reg_i_50__0_n_0),
        .I3(q0_reg_i_51__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q0_reg_i_52__0_n_0),
        .O(q0_reg_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_90
       (.I0(q0_reg_i_238_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q0_reg_i_239_n_0),
        .I3(ct_ce08),
        .I4(xor_ln124_373_fu_29441_p2[1]),
        .O(q0_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_91
       (.I0(q0_reg_i_241__0_n_0),
        .I1(\reg_2444_reg[3] [0]),
        .I2(\xor_ln124_63_reg_32734_reg[7] [0]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q0_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_92__0
       (.I0(q0_reg_i_242_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_127_reg_33485_reg[7] [0]),
        .I3(q0_reg_i_243_n_0),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_92__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_93
       (.I0(\xor_ln124_350_reg_35766_reg[7] [0]),
        .I1(q0_reg_i_244_n_0),
        .I2(q0_reg_i_245_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q0_reg_i_93_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_94
       (.I0(q0_reg_i_246_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q0_reg_i_247_n_0),
        .I3(ct_ce08),
        .I4(xor_ln124_373_fu_29441_p2[0]),
        .O(q0_reg_i_94_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    q0_reg_i_95
       (.I0(clefia_s1_address0120_out),
        .I1(\reg_2405_reg[0] [8]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q0_reg_i_95_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_96
       (.I0(\reg_2405_reg[0] [11]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address0116_out));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_97__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\reg_2405_reg[0] [10]),
        .O(clefia_s1_address0122_out));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    q0_reg_i_98__0
       (.I0(\reg_2405_reg[0] [7]),
        .I1(\reg_2405_reg[0] [1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_2405_reg[0] [5]),
        .I4(\reg_2405_reg[0] [13]),
        .O(q0_reg_i_98__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_99
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [11]),
        .O(clefia_s1_address219_out));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_9__0
       (.I0(q0_reg_i_53__0_n_0),
        .I1(q0_reg_i_28__0_n_0),
        .I2(q0_reg_i_54__0_n_0),
        .I3(q0_reg_i_55__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q0_reg_i_56__0_n_0),
        .O(q0_reg_i_9__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q3_reg
       (.ADDRARDADDR({1'b0,1'b0,q3_reg_i_2__0_n_0,q3_reg_i_3__0_n_0,q3_reg_i_4__0_n_0,q3_reg_i_5__0_n_0,q3_reg_i_6__0_n_0,q3_reg_i_7__0_n_0,q3_reg_i_8__0_n_0,q3_reg_i_9__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q3_reg_i_10__0_n_0,q3_reg_i_11__0_n_0,q3_reg_i_12__0_n_0,q3_reg_i_13__0_n_0,q3_reg_i_14__0_n_0,q3_reg_i_15__0_n_0,q3_reg_i_16__0_n_0,q3_reg_i_17__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q3_reg_DOADO_UNCONNECTED[15:8],q3_reg_0[4:1],\^q3_reg ,q3_reg_0[0]}),
        .DOBDO({NLW_q3_reg_DOBDO_UNCONNECTED[15:8],q3_reg_1}),
        .DOPADOP(NLW_q3_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q3_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce2),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_100__0
       (.I0(or_ln134_37_fu_8917_p3[3]),
        .I1(or_ln134_49_fu_9093_p3[5]),
        .I2(x_assign_73_reg_33204[4]),
        .I3(q3_reg_i_228_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [5]),
        .I5(or_ln134_48_fu_9087_p3[5]),
        .O(q3_reg_i_100__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_101__0
       (.I0(q5_reg_i_10_0[5]),
        .I1(q3_reg_i_20__0_0[5]),
        .I2(or_ln134_59_fu_12295_p3[5]),
        .I3(x_assign_93_reg_33736[5]),
        .I4(or_ln134_59_fu_12295_p3[3]),
        .I5(or_ln134_60_fu_12301_p3[5]),
        .O(q3_reg_i_101__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_102
       (.I0(q5_reg_i_10_0[5]),
        .I1(q3_reg_i_20__0_1[5]),
        .I2(or_ln134_68_fu_13433_p3[3]),
        .I3(q0_reg_i_73_0[3]),
        .I4(or_ln134_68_fu_13433_p3[5]),
        .I5(or_ln134_70_fu_13445_p3[7]),
        .O(xor_ln124_148_fu_13472_p2[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_103
       (.I0(xor_ln124_355_fu_28255_p2[5]),
        .I1(xor_ln124_323_fu_25991_p2[5]),
        .I2(xor_ln124_339_fu_27123_p2[5]),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_104
       (.I0(xor_ln124_307_fu_24859_p2[5]),
        .I1(\xor_ln124_236_reg_34602_reg[6] [3]),
        .I2(q3_reg_i_233_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_105
       (.I0(q3_reg_i_21__0_0[5]),
        .I1(q5_reg_i_10_0[5]),
        .I2(or_ln134_180_fu_29348_p3[5]),
        .I3(x_assign_270_reg_36183[5]),
        .I4(or_ln134_179_fu_29342_p3[5]),
        .I5(or_ln134_180_fu_29348_p3[3]),
        .O(q3_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_106
       (.I0(or_ln134_53_fu_11181_p3[2]),
        .I1(x_assign_97_reg_33580[4]),
        .I2(or_ln134_64_fu_11351_p3[4]),
        .I3(q3_reg_i_234_n_0),
        .I4(or_ln134_54_fu_11187_p3[4]),
        .I5(q3_reg_i_30__0_1[2]),
        .O(q3_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_107__0
       (.I0(or_ln134_37_fu_8917_p3[2]),
        .I1(or_ln134_49_fu_9093_p3[4]),
        .I2(q3_reg_i_30__0_2[2]),
        .I3(q3_reg_i_235_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [4]),
        .I5(or_ln134_48_fu_9087_p3[4]),
        .O(q3_reg_i_107__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_108__0
       (.I0(or_ln134_46_fu_10055_p3[4]),
        .I1(or_ln134_57_fu_10225_p3[4]),
        .I2(q3_reg_i_30__0_0[2]),
        .I3(q3_reg_i_236_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I5(or_ln134_56_fu_10219_p3[4]),
        .O(q3_reg_i_108__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_109__0
       (.I0(or_ln134_29_reg_32998[2]),
        .I1(or_ln134_41_fu_7961_p3[4]),
        .I2(q3_reg_i_31__0_0[2]),
        .I3(q3_reg_i_237_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I5(or_ln134_40_fu_7955_p3[4]),
        .O(q3_reg_i_109__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_10__0
       (.I0(q3_reg_i_50__0_n_0),
        .I1(q3_reg_12),
        .I2(q3_reg_i_52__0_n_0),
        .I3(q3_reg_i_53_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q3_reg_i_54_n_0),
        .O(q3_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_110
       (.I0(q5_reg_i_10_0[4]),
        .I1(q3_reg_i_20__0_0[4]),
        .I2(or_ln134_59_fu_12295_p3[4]),
        .I3(x_assign_93_reg_33736[4]),
        .I4(or_ln134_59_fu_12295_p3[2]),
        .I5(or_ln134_60_fu_12301_p3[4]),
        .O(q3_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_111
       (.I0(q5_reg_i_10_0[4]),
        .I1(q3_reg_i_20__0_1[4]),
        .I2(or_ln134_68_fu_13433_p3[2]),
        .I3(q0_reg_i_73_0[2]),
        .I4(or_ln134_68_fu_13433_p3[4]),
        .I5(or_ln134_70_fu_13445_p3[6]),
        .O(xor_ln124_148_fu_13472_p2[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_112
       (.I0(xor_ln124_355_fu_28255_p2[4]),
        .I1(xor_ln124_323_fu_25991_p2[4]),
        .I2(xor_ln124_339_fu_27123_p2[4]),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_113
       (.I0(q3_reg_i_241_n_0),
        .I1(q3_reg_i_242_n_0),
        .I2(xor_ln124_291_fu_23727_p2[4]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_114__0
       (.I0(q3_reg_i_21__0_0[4]),
        .I1(q5_reg_i_10_0[4]),
        .I2(or_ln134_180_fu_29348_p3[4]),
        .I3(x_assign_270_reg_36183[4]),
        .I4(or_ln134_179_fu_29342_p3[4]),
        .I5(or_ln134_180_fu_29348_p3[2]),
        .O(p_117_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_115__0
       (.I0(or_ln134_37_fu_8917_p3[1]),
        .I1(x_assign_75_reg_33236[2]),
        .I2(q3_reg_i_30__0_2[1]),
        .I3(q3_reg_i_244_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [3]),
        .I5(or_ln134_48_fu_9087_p3[3]),
        .O(q3_reg_i_115__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_116__0
       (.I0(or_ln134_46_fu_10055_p3[3]),
        .I1(x_assign_87_reg_33424[2]),
        .I2(q3_reg_i_30__0_0[1]),
        .I3(q3_reg_i_245_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I5(or_ln134_56_fu_10219_p3[3]),
        .O(q3_reg_i_116__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_117
       (.I0(or_ln134_29_reg_32998[1]),
        .I1(x_assign_63_reg_33048[2]),
        .I2(q3_reg_i_31__0_0[1]),
        .I3(q3_reg_i_246_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I5(or_ln134_40_fu_7955_p3[3]),
        .O(q3_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_118
       (.I0(or_ln134_21_reg_32826[1]),
        .I1(or_ln134_32_fu_6823_p3[3]),
        .I2(x_assign_51_reg_32876[2]),
        .I3(q3_reg_i_247_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [3]),
        .I5(x_assign_49_reg_32844[3]),
        .O(q3_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_119
       (.I0(q5_reg_i_10_0[3]),
        .I1(q3_reg_i_20__0_0[3]),
        .I2(x_assign_88_reg_33698[3]),
        .I3(x_assign_93_reg_33736[3]),
        .I4(or_ln134_59_fu_12295_p3[1]),
        .I5(or_ln134_60_fu_12301_p3[3]),
        .O(q3_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_11__0
       (.I0(q3_reg_i_55__0_n_0),
        .I1(q3_reg_12),
        .I2(q3_reg_i_56__0_n_0),
        .I3(q3_reg_i_57_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q3_reg_i_58__0_n_0),
        .O(q3_reg_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_120
       (.I0(q5_reg_i_10_0[3]),
        .I1(q3_reg_i_20__0_1[3]),
        .I2(or_ln134_68_fu_13433_p3[1]),
        .I3(q0_reg_i_73_0[1]),
        .I4(x_assign_103_reg_33908[3]),
        .I5(q3_reg_i_181_0[3]),
        .O(xor_ln124_148_fu_13472_p2[3]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_121
       (.I0(xor_ln124_355_fu_28255_p2[3]),
        .I1(q3_reg_i_249_n_0),
        .I2(xor_ln124_339_fu_27123_p2[3]),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_122__0
       (.I0(xor_ln124_307_fu_24859_p2[3]),
        .I1(\xor_ln124_236_reg_34602_reg[6] [2]),
        .I2(q3_reg_i_252_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_122__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_123
       (.I0(q3_reg_i_21__0_0[3]),
        .I1(q5_reg_i_10_0[3]),
        .I2(x_assign_271_reg_36189[3]),
        .I3(x_assign_270_reg_36183[3]),
        .I4(or_ln134_179_fu_29342_p3[3]),
        .I5(or_ln134_180_fu_29348_p3[1]),
        .O(q3_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_124__0
       (.I0(or_ln134_37_fu_8917_p3[0]),
        .I1(x_assign_75_reg_33236[1]),
        .I2(q3_reg_i_30__0_2[0]),
        .I3(q3_reg_i_253_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [2]),
        .I5(or_ln134_48_fu_9087_p3[2]),
        .O(q3_reg_i_124__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_125__0
       (.I0(or_ln134_21_reg_32826[0]),
        .I1(or_ln134_32_fu_6823_p3[2]),
        .I2(x_assign_51_reg_32876[1]),
        .I3(q3_reg_i_254_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [2]),
        .I5(x_assign_49_reg_32844[2]),
        .O(q3_reg_i_125__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_126
       (.I0(q5_reg_i_10_0[2]),
        .I1(q3_reg_i_20__0_0[2]),
        .I2(x_assign_88_reg_33698[2]),
        .I3(x_assign_93_reg_33736[2]),
        .I4(or_ln134_59_fu_12295_p3[0]),
        .I5(or_ln134_60_fu_12301_p3[2]),
        .O(q3_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_127__0
       (.I0(q5_reg_i_10_0[2]),
        .I1(q3_reg_i_20__0_1[2]),
        .I2(or_ln134_68_fu_13433_p3[0]),
        .I3(q0_reg_i_73_0[0]),
        .I4(x_assign_103_reg_33908[2]),
        .I5(q3_reg_i_181_0[2]),
        .O(q3_reg_i_127__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_128
       (.I0(q3_reg_i_255_n_0),
        .I1(q3_reg_i_256_n_0),
        .I2(xor_ln124_339_fu_27123_p2[2]),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_129__0
       (.I0(xor_ln124_307_fu_24859_p2[2]),
        .I1(\xor_ln124_236_reg_34602_reg[6] [1]),
        .I2(q3_reg_i_259_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_129__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_12__0
       (.I0(q3_reg_i_59_n_0),
        .I1(q3_reg_12),
        .I2(q3_reg_i_60__0_n_0),
        .I3(q3_reg_i_61_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q3_reg_i_62__0_n_0),
        .O(q3_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_130__0
       (.I0(q3_reg_i_21__0_0[2]),
        .I1(q5_reg_i_10_0[2]),
        .I2(x_assign_271_reg_36189[2]),
        .I3(x_assign_270_reg_36183[2]),
        .I4(or_ln134_179_fu_29342_p3[2]),
        .I5(or_ln134_180_fu_29348_p3[0]),
        .O(q3_reg_i_130__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_131__0
       (.I0(x_assign_57_reg_33172[5]),
        .I1(x_assign_75_reg_33236[0]),
        .I2(x_assign_73_reg_33204[0]),
        .I3(q3_reg_i_260_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [1]),
        .I5(or_ln134_48_fu_9087_p3[1]),
        .O(q3_reg_i_131__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_132__0
       (.I0(or_ln134_46_fu_10055_p3[1]),
        .I1(x_assign_87_reg_33424[0]),
        .I2(x_assign_85_reg_33392[0]),
        .I3(q3_reg_i_261_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [1]),
        .I5(or_ln134_56_fu_10219_p3[1]),
        .O(q3_reg_i_132__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_133__0
       (.I0(x_assign_45_reg_32992[5]),
        .I1(x_assign_63_reg_33048[0]),
        .I2(x_assign_61_reg_33016[0]),
        .I3(q3_reg_i_262_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [1]),
        .I5(or_ln134_40_fu_7955_p3[1]),
        .O(q3_reg_i_133__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_134
       (.I0(x_assign_33_reg_32820[5]),
        .I1(or_ln134_32_fu_6823_p3[1]),
        .I2(x_assign_51_reg_32876[0]),
        .I3(q3_reg_i_263_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [1]),
        .I5(x_assign_49_reg_32844[1]),
        .O(q3_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_135
       (.I0(q5_reg_i_10_0[1]),
        .I1(q3_reg_i_20__0_0[1]),
        .I2(x_assign_88_reg_33698[1]),
        .I3(x_assign_93_reg_33736[1]),
        .I4(x_assign_88_reg_33698[5]),
        .I5(or_ln134_60_fu_12301_p3[1]),
        .O(q3_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_136
       (.I0(q5_reg_i_10_0[1]),
        .I1(q3_reg_i_20__0_1[1]),
        .I2(x_assign_103_reg_33908[5]),
        .I3(x_assign_100_reg_33886[7]),
        .I4(x_assign_103_reg_33908[1]),
        .I5(q3_reg_i_181_0[1]),
        .O(xor_ln124_148_fu_13472_p2[1]));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_137__0
       (.I0(q3_reg_i_264_n_0),
        .I1(xor_ln124_323_fu_25991_p2[1]),
        .I2(q3_reg_i_266_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_137__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_138
       (.I0(xor_ln124_307_fu_24859_p2[1]),
        .I1(\xor_ln124_236_reg_34602_reg[6] [0]),
        .I2(q3_reg_i_268_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_139__0
       (.I0(q3_reg_i_21__0_0[1]),
        .I1(q5_reg_i_10_0[1]),
        .I2(x_assign_271_reg_36189[1]),
        .I3(x_assign_270_reg_36183[1]),
        .I4(or_ln134_179_fu_29342_p3[1]),
        .I5(x_assign_271_reg_36189[5]),
        .O(p_117_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_13__0
       (.I0(q3_reg_i_63_n_0),
        .I1(q3_reg_12),
        .I2(q3_reg_i_64__0_n_0),
        .I3(q3_reg_i_65_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q3_reg_i_66__0_n_0),
        .O(q3_reg_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_140__0
       (.I0(x_assign_81_reg_33548[4]),
        .I1(x_assign_97_reg_33580[0]),
        .I2(or_ln134_64_fu_11351_p3[0]),
        .I3(q3_reg_i_269_n_0),
        .I4(or_ln134_54_fu_11187_p3[0]),
        .I5(x_assign_97_reg_33580[7]),
        .O(q3_reg_i_140__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_141__0
       (.I0(or_ln134_46_fu_10055_p3[0]),
        .I1(or_ln134_57_fu_10225_p3[0]),
        .I2(x_assign_85_reg_33392[7]),
        .I3(q3_reg_i_270_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [0]),
        .I5(or_ln134_56_fu_10219_p3[0]),
        .O(q3_reg_i_141__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_142
       (.I0(x_assign_45_reg_32992[4]),
        .I1(or_ln134_41_fu_7961_p3[0]),
        .I2(x_assign_61_reg_33016[7]),
        .I3(q3_reg_i_271_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [0]),
        .I5(or_ln134_40_fu_7955_p3[0]),
        .O(q3_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_143
       (.I0(x_assign_33_reg_32820[4]),
        .I1(or_ln134_32_fu_6823_p3[0]),
        .I2(or_ln134_33_fu_6829_p3[0]),
        .I3(q3_reg_i_272_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [0]),
        .I5(x_assign_49_reg_32844[0]),
        .O(q3_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_144__0
       (.I0(q5_reg_i_10_0[0]),
        .I1(q3_reg_i_20__0_0[0]),
        .I2(x_assign_88_reg_33698[0]),
        .I3(x_assign_93_reg_33736[0]),
        .I4(x_assign_88_reg_33698[4]),
        .I5(or_ln134_60_fu_12301_p3[0]),
        .O(q3_reg_i_144__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_145__0
       (.I0(q5_reg_i_10_0[0]),
        .I1(q3_reg_i_20__0_1[0]),
        .I2(x_assign_103_reg_33908[4]),
        .I3(x_assign_100_reg_33886[6]),
        .I4(x_assign_103_reg_33908[0]),
        .I5(q3_reg_i_181_0[0]),
        .O(q3_reg_i_145__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_146
       (.I0(q3_reg_i_273_n_0),
        .I1(xor_ln124_323_fu_25991_p2[0]),
        .I2(q3_reg_i_275_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_147
       (.I0(xor_ln124_307_fu_24859_p2[0]),
        .I1(q3_reg_i_277_n_0),
        .I2(xor_ln124_291_fu_23727_p2[0]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_148
       (.I0(q3_reg_i_21__0_0[0]),
        .I1(q5_reg_i_10_0[0]),
        .I2(x_assign_271_reg_36189[0]),
        .I3(x_assign_270_reg_36183[0]),
        .I4(or_ln134_179_fu_29342_p3[0]),
        .I5(x_assign_271_reg_36189[4]),
        .O(p_117_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_149
       (.I0(\xor_ln124_203_reg_34335_reg[7] [7]),
        .I1(\xor_ln124_203_reg_34335_reg[7]_1 [7]),
        .I2(or_ln134_84_fu_15392_p3[7]),
        .I3(or_ln134_83_fu_15386_p3[5]),
        .I4(or_ln134_84_fu_15392_p3[1]),
        .I5(or_ln134_86_fu_15404_p3[1]),
        .O(q3_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_14__0
       (.I0(q3_reg_i_67_n_0),
        .I1(q3_reg_12),
        .I2(q3_reg_i_68__0_n_0),
        .I3(q3_reg_i_69_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q3_reg_i_70__0_n_0),
        .O(q3_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_150__0
       (.I0(\xor_ln124_425_reg_36508_reg[7] [7]),
        .I1(q3_reg_i_52__0_0[7]),
        .I2(or_ln134_76_fu_14488_p3[1]),
        .I3(or_ln134_78_fu_14500_p3[1]),
        .I4(or_ln134_76_fu_14488_p3[7]),
        .I5(or_ln134_75_fu_14482_p3[5]),
        .O(xor_ln124_163_fu_14527_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_152
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [7]),
        .I1(\xor_ln124_251_reg_34724_reg[7] [7]),
        .I2(or_ln134_107_fu_18817_p3[5]),
        .I3(or_ln134_108_fu_18823_p3[7]),
        .I4(or_ln134_108_fu_18823_p3[1]),
        .I5(or_ln134_110_fu_18835_p3[1]),
        .O(xor_ln124_227_fu_18862_p2[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_153
       (.I0(xor_ln124_387_fu_30520_p2[7]),
        .I1(q3_reg_i_280_n_0),
        .I2(q3_reg_i_281_n_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q3_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_154__0
       (.I0(q3_reg_i_282_n_0),
        .I1(q3_reg_i_283_n_0),
        .I2(q3_reg_i_284_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q3_reg_i_154__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_155__0
       (.I0(\xor_ln124_203_reg_34335_reg[7] [6]),
        .I1(\xor_ln124_203_reg_34335_reg[7]_1 [6]),
        .I2(or_ln134_84_fu_15392_p3[6]),
        .I3(or_ln134_83_fu_15386_p3[4]),
        .I4(or_ln134_84_fu_15392_p3[0]),
        .I5(or_ln134_86_fu_15404_p3[0]),
        .O(q3_reg_i_155__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_156__0
       (.I0(\xor_ln124_425_reg_36508_reg[7] [6]),
        .I1(q3_reg_i_52__0_0[6]),
        .I2(or_ln134_76_fu_14488_p3[0]),
        .I3(or_ln134_78_fu_14500_p3[0]),
        .I4(or_ln134_76_fu_14488_p3[6]),
        .I5(or_ln134_75_fu_14482_p3[4]),
        .O(xor_ln124_163_fu_14527_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_157__0
       (.I0(or_ln134_69_fu_13439_p3[4]),
        .I1(x_assign_121_reg_33956[6]),
        .I2(x_assign_121_reg_33956[5]),
        .I3(q3_reg_i_285_n_0),
        .I4(or_ln134_70_fu_13445_p3[6]),
        .I5(or_ln134_80_fu_13609_p3[5]),
        .O(q3_reg_i_157__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_158__0
       (.I0(or_ln134_142_fu_23700_p3[0]),
        .I1(x_assign_230_reg_35313[2]),
        .I2(or_ln134_153_fu_23870_p3[6]),
        .I3(q3_reg_i_286_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [6]),
        .I5(x_assign_229_reg_35297[6]),
        .O(q3_reg_i_158__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_159
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [6]),
        .I1(\xor_ln124_251_reg_34724_reg[7] [6]),
        .I2(or_ln134_107_fu_18817_p3[4]),
        .I3(or_ln134_108_fu_18823_p3[6]),
        .I4(or_ln134_108_fu_18823_p3[0]),
        .I5(or_ln134_110_fu_18835_p3[0]),
        .O(q3_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_15__0
       (.I0(q3_reg_i_71_n_0),
        .I1(q3_reg_12),
        .I2(q3_reg_i_72__0_n_0),
        .I3(q3_reg_i_73__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q3_reg_i_74_n_0),
        .O(q3_reg_i_15__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_160
       (.I0(q3_reg_i_287_n_0),
        .I1(q3_reg_i_288_n_0),
        .I2(q3_reg_i_289_n_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q3_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_161
       (.I0(\reg_2435_reg[6] [3]),
        .I1(q3_reg_i_290_n_0),
        .I2(\reg_2435_reg[6]_0 [4]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q3_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_162__0
       (.I0(\xor_ln124_203_reg_34335_reg[7] [5]),
        .I1(\xor_ln124_203_reg_34335_reg[7]_1 [5]),
        .I2(or_ln134_84_fu_15392_p3[5]),
        .I3(or_ln134_83_fu_15386_p3[3]),
        .I4(or_ln134_84_fu_15392_p3[7]),
        .I5(or_ln134_86_fu_15404_p3[6]),
        .O(q3_reg_i_162__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_163__0
       (.I0(\xor_ln124_425_reg_36508_reg[7] [5]),
        .I1(q3_reg_i_52__0_0[5]),
        .I2(or_ln134_76_fu_14488_p3[7]),
        .I3(or_ln134_78_fu_14500_p3[3]),
        .I4(or_ln134_76_fu_14488_p3[5]),
        .I5(or_ln134_75_fu_14482_p3[3]),
        .O(xor_ln124_163_fu_14527_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_164__0
       (.I0(or_ln134_69_fu_13439_p3[3]),
        .I1(x_assign_121_reg_33956[5]),
        .I2(x_assign_121_reg_33956[4]),
        .I3(q3_reg_i_291_n_0),
        .I4(or_ln134_70_fu_13445_p3[5]),
        .I5(or_ln134_80_fu_13609_p3[4]),
        .O(q3_reg_i_164__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_165__0
       (.I0(or_ln134_142_fu_23700_p3[7]),
        .I1(x_assign_230_reg_35313[1]),
        .I2(or_ln134_153_fu_23870_p3[5]),
        .I3(q3_reg_i_292_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [5]),
        .I5(x_assign_229_reg_35297[5]),
        .O(q3_reg_i_165__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_166__0
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [5]),
        .I1(\xor_ln124_251_reg_34724_reg[7] [5]),
        .I2(or_ln134_107_fu_18817_p3[3]),
        .I3(or_ln134_108_fu_18823_p3[5]),
        .I4(or_ln134_108_fu_18823_p3[7]),
        .I5(or_ln134_110_fu_18835_p3[7]),
        .O(xor_ln124_227_fu_18862_p2[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_167
       (.I0(xor_ln124_387_fu_30520_p2[5]),
        .I1(\reg_2435_reg[5] [4]),
        .I2(q3_reg_i_294_n_0),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q3_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_168
       (.I0(\reg_2435_reg[6] [2]),
        .I1(\xor_ln124_268_reg_34858_reg[5] [4]),
        .I2(\reg_2435_reg[6]_0 [3]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q3_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_169
       (.I0(\xor_ln124_235_reg_34596_reg[7] [4]),
        .I1(\xor_ln124_253_reg_34736_reg[7] [4]),
        .I2(or_ln134_102_fu_17692_p3[6]),
        .I3(or_ln134_100_fu_17680_p3[6]),
        .I4(or_ln134_100_fu_17680_p3[4]),
        .I5(or_ln134_99_fu_17674_p3[2]),
        .O(q3_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_16__0
       (.I0(q3_reg_i_75_n_0),
        .I1(q3_reg_12),
        .I2(q3_reg_i_76__0_n_0),
        .I3(q3_reg_i_77__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q3_reg_i_78_n_0),
        .O(q3_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_170
       (.I0(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I1(\xor_ln124_203_reg_34335_reg[7]_1 [4]),
        .I2(or_ln134_84_fu_15392_p3[4]),
        .I3(or_ln134_83_fu_15386_p3[2]),
        .I4(or_ln134_84_fu_15392_p3[6]),
        .I5(or_ln134_86_fu_15404_p3[5]),
        .O(q3_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_171
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [4]),
        .I1(\xor_ln124_219_reg_34463_reg[7]_0 [4]),
        .I2(or_ln134_91_fu_16530_p3[2]),
        .I3(or_ln134_92_fu_16536_p3[4]),
        .I4(or_ln134_94_fu_16548_p3[5]),
        .I5(or_ln134_92_fu_16536_p3[6]),
        .O(xor_ln124_195_fu_16575_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_172__0
       (.I0(\xor_ln124_158_reg_33861_reg[5]_1 [2]),
        .I1(or_ln134_71_fu_12471_p3[5]),
        .I2(or_ln134_73_fu_12483_p3[4]),
        .I3(q3_reg_i_295_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[5]_0 [2]),
        .I5(or_ln134_74_fu_12489_p3[3]),
        .O(q3_reg_i_172__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_173
       (.I0(or_ln134_69_fu_13439_p3[2]),
        .I1(x_assign_121_reg_33956[4]),
        .I2(q3_reg_i_64__0_0[2]),
        .I3(q3_reg_i_296_n_0),
        .I4(or_ln134_70_fu_13445_p3[4]),
        .I5(or_ln134_80_fu_13609_p3[3]),
        .O(q3_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_174__0
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [4]),
        .I1(\xor_ln124_251_reg_34724_reg[7] [4]),
        .I2(or_ln134_107_fu_18817_p3[2]),
        .I3(or_ln134_108_fu_18823_p3[4]),
        .I4(or_ln134_108_fu_18823_p3[6]),
        .I5(or_ln134_110_fu_18835_p3[6]),
        .O(xor_ln124_227_fu_18862_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_175__0
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [4]),
        .I1(\xor_ln124_267_reg_34852_reg[7] [4]),
        .I2(or_ln134_115_fu_19961_p3[2]),
        .I3(or_ln134_116_fu_19967_p3[4]),
        .I4(or_ln134_116_fu_19967_p3[6]),
        .I5(or_ln134_118_fu_19979_p3[6]),
        .O(xor_ln124_243_fu_20006_p2[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_176
       (.I0(xor_ln124_387_fu_30520_p2[4]),
        .I1(\reg_2435_reg[5] [3]),
        .I2(\reg_2444_reg[4] [4]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q3_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_177__0
       (.I0(\reg_2435_reg[6] [1]),
        .I1(\xor_ln124_268_reg_34858_reg[5] [3]),
        .I2(\reg_2435_reg[6]_0 [2]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q3_reg_i_177__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_178
       (.I0(\xor_ln124_235_reg_34596_reg[7] [3]),
        .I1(\xor_ln124_253_reg_34736_reg[7] [3]),
        .I2(\xor_ln124_236_reg_34602_reg[3]_0 [3]),
        .I3(q3_reg_i_67_0[3]),
        .I4(or_ln134_100_fu_17680_p3[3]),
        .I5(or_ln134_99_fu_17674_p3[1]),
        .O(q3_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_179
       (.I0(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I1(\xor_ln124_203_reg_34335_reg[7]_1 [3]),
        .I2(or_ln134_84_fu_15392_p3[3]),
        .I3(or_ln134_83_fu_15386_p3[1]),
        .I4(\xor_ln124_204_reg_34341_reg[3] [3]),
        .I5(\xor_ln124_204_reg_34341_reg[3]_1 [3]),
        .O(xor_ln124_179_fu_15431_p2));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_17__0
       (.I0(q3_reg_i_79__0_n_0),
        .I1(q3_reg_12),
        .I2(q3_reg_i_80__0_n_0),
        .I3(q3_reg_i_81_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(q3_reg_i_82_n_0),
        .O(q3_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_180__0
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [3]),
        .I1(\xor_ln124_219_reg_34463_reg[7]_0 [3]),
        .I2(or_ln134_91_fu_16530_p3[1]),
        .I3(or_ln134_92_fu_16536_p3[3]),
        .I4(\xor_ln124_220_reg_34469_reg[3]_1 [3]),
        .I5(\xor_ln124_220_reg_34469_reg[3]_0 [3]),
        .O(xor_ln124_195_fu_16575_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_181
       (.I0(or_ln134_69_fu_13439_p3[1]),
        .I1(x_assign_121_reg_33956[3]),
        .I2(q3_reg_i_64__0_0[1]),
        .I3(q3_reg_i_298_n_0),
        .I4(or_ln134_70_fu_13445_p3[3]),
        .I5(or_ln134_80_fu_13609_p3[2]),
        .O(q3_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_182__0
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [3]),
        .I1(\xor_ln124_251_reg_34724_reg[7] [3]),
        .I2(or_ln134_107_fu_18817_p3[1]),
        .I3(or_ln134_108_fu_18823_p3[3]),
        .I4(\xor_ln124_252_reg_34730_reg[3]_0 [3]),
        .I5(q3_reg_i_69_0[3]),
        .O(xor_ln124_227_fu_18862_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_183__0
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [3]),
        .I1(\xor_ln124_267_reg_34852_reg[7] [3]),
        .I2(or_ln134_115_fu_19961_p3[1]),
        .I3(or_ln134_116_fu_19967_p3[3]),
        .I4(\xor_ln124_268_reg_34858_reg[3]_0 [3]),
        .I5(\xor_ln124_267_reg_34852_reg[3] [3]),
        .O(xor_ln124_243_fu_20006_p2[3]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_184
       (.I0(q3_reg_i_299_n_0),
        .I1(\reg_2435_reg[5] [2]),
        .I2(\reg_2444_reg[4] [3]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q3_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_185__0
       (.I0(q3_reg_i_300_n_0),
        .I1(q3_reg_i_301_n_0),
        .I2(q3_reg_i_302_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q3_reg_i_185__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_186
       (.I0(\xor_ln124_235_reg_34596_reg[7] [2]),
        .I1(\xor_ln124_253_reg_34736_reg[7] [2]),
        .I2(\xor_ln124_236_reg_34602_reg[3]_0 [2]),
        .I3(q3_reg_i_67_0[2]),
        .I4(or_ln134_100_fu_17680_p3[2]),
        .I5(or_ln134_99_fu_17674_p3[0]),
        .O(q3_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_187
       (.I0(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I1(\xor_ln124_203_reg_34335_reg[7]_1 [2]),
        .I2(or_ln134_84_fu_15392_p3[2]),
        .I3(or_ln134_83_fu_15386_p3[0]),
        .I4(\xor_ln124_204_reg_34341_reg[3] [2]),
        .I5(\xor_ln124_204_reg_34341_reg[3]_1 [2]),
        .O(q3_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_188
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [2]),
        .I1(\xor_ln124_219_reg_34463_reg[7]_0 [2]),
        .I2(or_ln134_91_fu_16530_p3[0]),
        .I3(or_ln134_92_fu_16536_p3[2]),
        .I4(\xor_ln124_220_reg_34469_reg[3]_1 [2]),
        .I5(\xor_ln124_220_reg_34469_reg[3]_0 [2]),
        .O(q3_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_189
       (.I0(\xor_ln124_425_reg_36508_reg[7] [2]),
        .I1(q3_reg_i_52__0_0[2]),
        .I2(\xor_ln124_187_reg_34207_reg[3] [2]),
        .I3(\xor_ln124_187_reg_34207_reg[3]_0 [2]),
        .I4(or_ln134_76_fu_14488_p3[2]),
        .I5(or_ln134_75_fu_14482_p3[0]),
        .O(q3_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_18__0
       (.I0(\xor_ln124_77_reg_32927_reg[7] [3]),
        .I1(q3_reg_i_83__0_n_0),
        .I2(\xor_ln124_61_reg_32728_reg[7] [3]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q3_reg_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_190__0
       (.I0(\xor_ln124_158_reg_33861_reg[5]_1 [0]),
        .I1(\xor_ln124_158_reg_33861_reg[3] [1]),
        .I2(or_ln134_73_fu_12483_p3[2]),
        .I3(q3_reg_i_303_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[5]_0 [0]),
        .I5(or_ln134_74_fu_12489_p3[1]),
        .O(q3_reg_i_190__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_191__0
       (.I0(\xor_ln124_316_reg_35380_reg[3]_0 [2]),
        .I1(\xor_ln124_316_reg_35380_reg[4] [0]),
        .I2(x_assign_231_reg_35329[1]),
        .I3(q3_reg_i_304_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [2]),
        .I5(x_assign_229_reg_35297[2]),
        .O(q3_reg_i_191__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_192__0
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [2]),
        .I1(\xor_ln124_251_reg_34724_reg[7] [2]),
        .I2(or_ln134_107_fu_18817_p3[0]),
        .I3(or_ln134_108_fu_18823_p3[2]),
        .I4(\xor_ln124_252_reg_34730_reg[3]_0 [2]),
        .I5(q3_reg_i_69_0[2]),
        .O(q3_reg_i_192__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_193__0
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [2]),
        .I1(\xor_ln124_267_reg_34852_reg[7] [2]),
        .I2(or_ln134_115_fu_19961_p3[0]),
        .I3(or_ln134_116_fu_19967_p3[2]),
        .I4(\xor_ln124_268_reg_34858_reg[3]_0 [2]),
        .I5(\xor_ln124_267_reg_34852_reg[3] [2]),
        .O(q3_reg_i_193__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_194
       (.I0(q3_reg_i_305_n_0),
        .I1(\reg_2435_reg[5] [1]),
        .I2(\reg_2444_reg[4] [2]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q3_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_195
       (.I0(q3_reg_i_306_n_0),
        .I1(\xor_ln124_268_reg_34858_reg[5] [2]),
        .I2(q3_reg_i_307_n_0),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q3_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_196__0
       (.I0(\xor_ln124_203_reg_34335_reg[7] [1]),
        .I1(\xor_ln124_203_reg_34335_reg[7]_1 [1]),
        .I2(or_ln134_84_fu_15392_p3[1]),
        .I3(x_assign_124_reg_34231[5]),
        .I4(\xor_ln124_204_reg_34341_reg[3] [1]),
        .I5(\xor_ln124_204_reg_34341_reg[3]_1 [1]),
        .O(q3_reg_i_196__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_197
       (.I0(\xor_ln124_425_reg_36508_reg[7] [1]),
        .I1(q3_reg_i_52__0_0[1]),
        .I2(\xor_ln124_187_reg_34207_reg[3] [1]),
        .I3(\xor_ln124_187_reg_34207_reg[3]_0 [1]),
        .I4(or_ln134_76_fu_14488_p3[1]),
        .I5(x_assign_112_reg_34070[5]),
        .O(q3_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_198
       (.I0(x_assign_93_reg_33736[7]),
        .I1(\xor_ln124_158_reg_33861_reg[3] [0]),
        .I2(or_ln134_73_fu_12483_p3[1]),
        .I3(q3_reg_i_308_n_0),
        .I4(x_assign_90_reg_33714[7]),
        .I5(or_ln134_74_fu_12489_p3[0]),
        .O(q3_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_199__0
       (.I0(x_assign_105_reg_33924[5]),
        .I1(x_assign_121_reg_33956[1]),
        .I2(x_assign_121_reg_33956[0]),
        .I3(q3_reg_i_309_n_0),
        .I4(or_ln134_70_fu_13445_p3[1]),
        .I5(or_ln134_80_fu_13609_p3[0]),
        .O(q3_reg_i_199__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_19__0
       (.I0(\reg_2419_reg[7]_0 [2]),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_125_reg_33475_reg[7] [7]),
        .I3(q3_reg_i_84__0_n_0),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_200__0
       (.I0(\xor_ln124_316_reg_35380_reg[3]_0 [1]),
        .I1(x_assign_230_reg_35313[0]),
        .I2(x_assign_231_reg_35329[0]),
        .I3(q3_reg_i_310_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [1]),
        .I5(x_assign_229_reg_35297[1]),
        .O(q3_reg_i_200__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_201__0
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [1]),
        .I1(\xor_ln124_251_reg_34724_reg[7] [1]),
        .I2(x_assign_160_reg_34620[5]),
        .I3(or_ln134_108_fu_18823_p3[1]),
        .I4(\xor_ln124_252_reg_34730_reg[3]_0 [1]),
        .I5(q3_reg_i_69_0[1]),
        .O(xor_ln124_227_fu_18862_p2[1]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_202
       (.I0(q3_reg_i_311_n_0),
        .I1(\reg_2435_reg[5] [0]),
        .I2(\reg_2444_reg[4] [1]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q3_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_203
       (.I0(\reg_2435_reg[6] [0]),
        .I1(\xor_ln124_268_reg_34858_reg[5] [1]),
        .I2(\reg_2435_reg[6]_0 [1]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q3_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_204
       (.I0(\xor_ln124_203_reg_34335_reg[7] [0]),
        .I1(\xor_ln124_203_reg_34335_reg[7]_1 [0]),
        .I2(or_ln134_84_fu_15392_p3[0]),
        .I3(x_assign_124_reg_34231[4]),
        .I4(\xor_ln124_204_reg_34341_reg[3] [0]),
        .I5(\xor_ln124_204_reg_34341_reg[3]_1 [0]),
        .O(q3_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_205
       (.I0(\xor_ln124_425_reg_36508_reg[7] [0]),
        .I1(q3_reg_i_52__0_0[0]),
        .I2(\xor_ln124_187_reg_34207_reg[3] [0]),
        .I3(\xor_ln124_187_reg_34207_reg[3]_0 [0]),
        .I4(or_ln134_76_fu_14488_p3[0]),
        .I5(x_assign_112_reg_34070[4]),
        .O(q3_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_206
       (.I0(x_assign_105_reg_33924[4]),
        .I1(x_assign_121_reg_33956[0]),
        .I2(x_assign_121_reg_33956[7]),
        .I3(q3_reg_i_312_n_0),
        .I4(or_ln134_70_fu_13445_p3[0]),
        .I5(x_assign_122_reg_33972),
        .O(q3_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_207
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [0]),
        .I1(\xor_ln124_251_reg_34724_reg[7] [0]),
        .I2(x_assign_160_reg_34620[4]),
        .I3(or_ln134_108_fu_18823_p3[0]),
        .I4(\xor_ln124_252_reg_34730_reg[3]_0 [0]),
        .I5(q3_reg_i_69_0[0]),
        .O(xor_ln124_227_fu_18862_p2[0]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_208
       (.I0(q3_reg_i_313_n_0),
        .I1(q3_reg_i_314_n_0),
        .I2(\reg_2444_reg[4] [0]),
        .I3(ct_address0127_out),
        .I4(clefia_s1_address0123_out),
        .I5(ct_ce08),
        .O(q3_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_209
       (.I0(q3_reg_i_315_n_0),
        .I1(\xor_ln124_268_reg_34858_reg[5] [0]),
        .I2(\reg_2435_reg[6]_0 [0]),
        .I3(clefia_s1_address0122_out),
        .I4(clefia_s1_address0120_out),
        .I5(clefia_s1_address0121_out),
        .O(q3_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_20__0
       (.I0(q3_reg_20[7]),
        .I1(xor_ln124_134_fu_12394_p2[7]),
        .I2(xor_ln124_148_fu_13472_p2[7]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q3_reg_i_20__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_210
       (.I0(x_assign_73_reg_33204[7]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [7]),
        .I2(x_assign_55_reg_33156[7]),
        .I3(q5_reg_14[7]),
        .I4(or_ln134_38_fu_8923_p3[7]),
        .I5(or_ln134_38_fu_8923_p3[1]),
        .O(q3_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_211
       (.I0(x_assign_49_reg_32844[6]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [7]),
        .I2(or_ln134_22_reg_32832[1]),
        .I3(q3_reg_i_84__0_0[7]),
        .I4(or_ln134_22_reg_32832[7]),
        .I5(x_assign_31_reg_32808[7]),
        .O(q3_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_212
       (.I0(\xor_ln124_29_reg_32509_reg[7] [7]),
        .I1(q3_reg_i_87_0[7]),
        .I2(x_assign_258_reg_35995[4]),
        .I3(x_assign_259_reg_36001[4]),
        .I4(or_ln134_172_fu_28216_p3[6]),
        .I5(or_ln134_171_fu_28210_p3[4]),
        .O(xor_ln124_355_fu_28255_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_213
       (.I0(\xor_ln124_172_reg_34039_reg[7] [7]),
        .I1(q3_reg_i_87_1[7]),
        .I2(x_assign_235_reg_35625[4]),
        .I3(x_assign_234_reg_35619[4]),
        .I4(or_ln134_156_fu_25952_p3[6]),
        .I5(or_ln134_155_fu_25946_p3[4]),
        .O(q3_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_214
       (.I0(q3_reg_i_87_2[7]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I2(or_ln134_163_fu_27078_p3[7]),
        .I3(or_ln134_164_fu_27084_p3[5]),
        .I4(x_assign_247_reg_35813[5]),
        .I5(x_assign_246_reg_35807[7]),
        .O(xor_ln124_339_fu_27123_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_215
       (.I0(q3_reg_i_88_1[7]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [7]),
        .I2(x_assign_223_reg_35437[5]),
        .I3(x_assign_222_reg_35431[7]),
        .I4(or_ln134_147_fu_24814_p3[7]),
        .I5(or_ln134_148_fu_24820_p3[5]),
        .O(q3_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_216
       (.I0(or_ln134_134_fu_22568_p3[7]),
        .I1(x_assign_217_reg_35109[6]),
        .I2(x_assign_217_reg_35109[7]),
        .I3(q3_reg_i_316_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [7]),
        .I5(x_assign_219_reg_35141[3]),
        .O(q3_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_217
       (.I0(q5_reg_i_10_0[7]),
        .I1(q3_reg_i_88_0[7]),
        .I2(or_ln134_140_fu_23688_p3[1]),
        .I3(or_ln134_142_fu_23700_p3[1]),
        .I4(or_ln134_140_fu_23688_p3[7]),
        .I5(x_assign_208_reg_35227[5]),
        .O(q3_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_218
       (.I0(or_ln134_65_fu_11357_p3[6]),
        .I1(\xor_ln124_141_reg_33663_reg[7] [6]),
        .I2(\xor_ln124_125_reg_33475_reg[7]_0 [6]),
        .I3(\xor_ln124_203_reg_34335_reg[7] [6]),
        .I4(x_assign_79_reg_33532[6]),
        .I5(or_ln134_54_fu_11187_p3[0]),
        .O(q3_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_219
       (.I0(x_assign_73_reg_33204[6]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [6]),
        .I2(x_assign_55_reg_33156[6]),
        .I3(q5_reg_14[6]),
        .I4(or_ln134_38_fu_8923_p3[6]),
        .I5(or_ln134_38_fu_8923_p3[0]),
        .O(q3_reg_i_219_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_21__0
       (.I0(q3_reg_i_87_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q3_reg_i_88_n_0),
        .I3(ct_ce08),
        .I4(q3_reg_i_89_n_0),
        .O(q3_reg_i_21__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_220
       (.I0(x_assign_61_reg_33016[6]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [6]),
        .I2(x_assign_43_reg_32980[6]),
        .I3(\xor_ln124_93_reg_33099_reg[7]_0 [6]),
        .I4(or_ln134_30_reg_33004[6]),
        .I5(or_ln134_30_reg_33004[0]),
        .O(q3_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_221
       (.I0(x_assign_49_reg_32844[5]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [6]),
        .I2(or_ln134_22_reg_32832[0]),
        .I3(q3_reg_i_84__0_0[6]),
        .I4(or_ln134_22_reg_32832[6]),
        .I5(x_assign_31_reg_32808[6]),
        .O(q3_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_222
       (.I0(\xor_ln124_29_reg_32509_reg[7] [6]),
        .I1(q3_reg_i_87_0[6]),
        .I2(or_ln134_174_fu_28228_p3[0]),
        .I3(or_ln134_172_fu_28216_p3[0]),
        .I4(or_ln134_172_fu_28216_p3[5]),
        .I5(x_assign_256_reg_35979[4]),
        .O(xor_ln124_355_fu_28255_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_223
       (.I0(\xor_ln124_172_reg_34039_reg[7] [6]),
        .I1(q3_reg_i_87_1[6]),
        .I2(or_ln134_156_fu_25952_p3[0]),
        .I3(or_ln134_158_fu_25964_p3[0]),
        .I4(or_ln134_156_fu_25952_p3[5]),
        .I5(x_assign_232_reg_35603[4]),
        .O(xor_ln124_323_fu_25991_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_224
       (.I0(q3_reg_i_87_2[6]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I2(or_ln134_163_fu_27078_p3[6]),
        .I3(or_ln134_164_fu_27084_p3[4]),
        .I4(x_assign_247_reg_35813[4]),
        .I5(x_assign_246_reg_35807[6]),
        .O(q3_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_225
       (.I0(q3_reg_i_88_1[6]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [6]),
        .I2(x_assign_223_reg_35437[4]),
        .I3(x_assign_222_reg_35431[6]),
        .I4(or_ln134_147_fu_24814_p3[6]),
        .I5(or_ln134_148_fu_24820_p3[4]),
        .O(xor_ln124_307_fu_24859_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_226
       (.I0(q5_reg_i_10_0[6]),
        .I1(q3_reg_i_88_0[6]),
        .I2(or_ln134_140_fu_23688_p3[0]),
        .I3(or_ln134_142_fu_23700_p3[0]),
        .I4(or_ln134_140_fu_23688_p3[6]),
        .I5(x_assign_208_reg_35227[4]),
        .O(xor_ln124_291_fu_23727_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_227
       (.I0(or_ln134_65_fu_11357_p3[5]),
        .I1(\xor_ln124_141_reg_33663_reg[7] [5]),
        .I2(\xor_ln124_125_reg_33475_reg[7]_0 [5]),
        .I3(\xor_ln124_203_reg_34335_reg[7] [5]),
        .I4(x_assign_79_reg_33532[5]),
        .I5(or_ln134_54_fu_11187_p3[7]),
        .O(q3_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_228
       (.I0(x_assign_73_reg_33204[5]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [5]),
        .I2(x_assign_55_reg_33156[5]),
        .I3(q5_reg_14[5]),
        .I4(or_ln134_38_fu_8923_p3[5]),
        .I5(or_ln134_38_fu_8923_p3[7]),
        .O(q3_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_229
       (.I0(\xor_ln124_29_reg_32509_reg[7] [5]),
        .I1(q3_reg_i_87_0[5]),
        .I2(or_ln134_174_fu_28228_p3[6]),
        .I3(or_ln134_172_fu_28216_p3[6]),
        .I4(or_ln134_172_fu_28216_p3[4]),
        .I5(or_ln134_171_fu_28210_p3[3]),
        .O(xor_ln124_355_fu_28255_p2[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_22__0
       (.I0(q3_reg_i_90_n_0),
        .I1(q3_reg_i_91__0_n_0),
        .I2(\xor_ln124_61_reg_32728_reg[7] [2]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q3_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_230
       (.I0(\xor_ln124_172_reg_34039_reg[7] [5]),
        .I1(q3_reg_i_87_1[5]),
        .I2(or_ln134_156_fu_25952_p3[6]),
        .I3(or_ln134_158_fu_25964_p3[6]),
        .I4(or_ln134_156_fu_25952_p3[4]),
        .I5(or_ln134_155_fu_25946_p3[3]),
        .O(xor_ln124_323_fu_25991_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_231
       (.I0(q3_reg_i_87_2[5]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I2(or_ln134_163_fu_27078_p3[5]),
        .I3(or_ln134_164_fu_27084_p3[3]),
        .I4(or_ln134_164_fu_27084_p3[5]),
        .I5(x_assign_246_reg_35807[5]),
        .O(xor_ln124_339_fu_27123_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_232
       (.I0(q3_reg_i_88_1[5]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [5]),
        .I2(or_ln134_148_fu_24820_p3[5]),
        .I3(x_assign_222_reg_35431[5]),
        .I4(or_ln134_147_fu_24814_p3[5]),
        .I5(or_ln134_148_fu_24820_p3[3]),
        .O(xor_ln124_307_fu_24859_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_233
       (.I0(q5_reg_i_10_0[5]),
        .I1(q3_reg_i_88_0[5]),
        .I2(or_ln134_140_fu_23688_p3[7]),
        .I3(or_ln134_142_fu_23700_p3[7]),
        .I4(or_ln134_140_fu_23688_p3[5]),
        .I5(q3_reg_i_104_0[3]),
        .O(q3_reg_i_233_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_234
       (.I0(or_ln134_65_fu_11357_p3[4]),
        .I1(\xor_ln124_141_reg_33663_reg[7] [4]),
        .I2(\xor_ln124_125_reg_33475_reg[7]_0 [4]),
        .I3(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I4(x_assign_79_reg_33532[4]),
        .I5(or_ln134_54_fu_11187_p3[6]),
        .O(q3_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_235
       (.I0(x_assign_73_reg_33204[4]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [4]),
        .I2(x_assign_55_reg_33156[4]),
        .I3(q5_reg_14[4]),
        .I4(or_ln134_38_fu_8923_p3[4]),
        .I5(or_ln134_38_fu_8923_p3[6]),
        .O(q3_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_236
       (.I0(x_assign_85_reg_33392[4]),
        .I1(\xor_ln124_125_reg_33475_reg[7] [4]),
        .I2(or_ln134_46_fu_10055_p3[6]),
        .I3(\xor_ln124_125_reg_33475_reg[7]_0 [4]),
        .I4(or_ln134_45_fu_10049_p3[2]),
        .I5(x_assign_67_reg_33344[4]),
        .O(q3_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_237
       (.I0(x_assign_61_reg_33016[4]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [4]),
        .I2(x_assign_43_reg_32980[4]),
        .I3(\xor_ln124_93_reg_33099_reg[7]_0 [4]),
        .I4(or_ln134_30_reg_33004[4]),
        .I5(or_ln134_30_reg_33004[6]),
        .O(q3_reg_i_237_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_238
       (.I0(\xor_ln124_29_reg_32509_reg[7] [4]),
        .I1(q3_reg_i_87_0[4]),
        .I2(or_ln134_174_fu_28228_p3[5]),
        .I3(or_ln134_172_fu_28216_p3[5]),
        .I4(or_ln134_172_fu_28216_p3[3]),
        .I5(or_ln134_171_fu_28210_p3[2]),
        .O(xor_ln124_355_fu_28255_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_239
       (.I0(\xor_ln124_172_reg_34039_reg[7] [4]),
        .I1(q3_reg_i_87_1[4]),
        .I2(or_ln134_156_fu_25952_p3[5]),
        .I3(or_ln134_158_fu_25964_p3[5]),
        .I4(or_ln134_156_fu_25952_p3[3]),
        .I5(or_ln134_155_fu_25946_p3[2]),
        .O(xor_ln124_323_fu_25991_p2[4]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_23__0
       (.I0(q3_reg_i_92__0_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_125_reg_33475_reg[7] [6]),
        .I3(q3_reg_i_93__0_n_0),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_23__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_24
       (.I0(q3_reg_20[6]),
        .I1(xor_ln124_134_fu_12394_p2[6]),
        .I2(xor_ln124_148_fu_13472_p2[6]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q3_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_240
       (.I0(q3_reg_i_87_2[4]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I2(or_ln134_163_fu_27078_p3[4]),
        .I3(or_ln134_164_fu_27084_p3[2]),
        .I4(or_ln134_164_fu_27084_p3[4]),
        .I5(x_assign_246_reg_35807[4]),
        .O(xor_ln124_339_fu_27123_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_241
       (.I0(q3_reg_i_88_1[4]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [4]),
        .I2(or_ln134_148_fu_24820_p3[4]),
        .I3(x_assign_222_reg_35431[4]),
        .I4(or_ln134_147_fu_24814_p3[4]),
        .I5(or_ln134_148_fu_24820_p3[2]),
        .O(q3_reg_i_241_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_242
       (.I0(or_ln134_134_fu_22568_p3[4]),
        .I1(q3_reg_i_113_0[2]),
        .I2(x_assign_217_reg_35109[4]),
        .I3(q3_reg_i_317_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [4]),
        .I5(or_ln134_145_fu_22738_p3[4]),
        .O(q3_reg_i_242_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_243
       (.I0(q5_reg_i_10_0[4]),
        .I1(q3_reg_i_88_0[4]),
        .I2(or_ln134_140_fu_23688_p3[6]),
        .I3(or_ln134_142_fu_23700_p3[6]),
        .I4(or_ln134_140_fu_23688_p3[4]),
        .I5(q3_reg_i_104_0[2]),
        .O(xor_ln124_291_fu_23727_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_244
       (.I0(x_assign_73_reg_33204[3]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [3]),
        .I2(x_assign_55_reg_33156[3]),
        .I3(q5_reg_14[3]),
        .I4(or_ln134_38_fu_8923_p3[3]),
        .I5(q3_reg_i_115__0_0[3]),
        .O(q3_reg_i_244_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_245
       (.I0(x_assign_85_reg_33392[3]),
        .I1(\xor_ln124_125_reg_33475_reg[7] [3]),
        .I2(q5_reg_i_30_0[3]),
        .I3(\xor_ln124_125_reg_33475_reg[7]_0 [3]),
        .I4(or_ln134_45_fu_10049_p3[1]),
        .I5(x_assign_67_reg_33344[3]),
        .O(q3_reg_i_245_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_246
       (.I0(x_assign_61_reg_33016[3]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [3]),
        .I2(x_assign_43_reg_32980[3]),
        .I3(\xor_ln124_93_reg_33099_reg[7]_0 [3]),
        .I4(or_ln134_30_reg_33004[3]),
        .I5(q3_reg_i_117_0[3]),
        .O(q3_reg_i_246_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_247
       (.I0(\xor_ln124_77_reg_32927_reg[4] [1]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [3]),
        .I2(q5_reg_i_28__0_0[3]),
        .I3(q3_reg_i_84__0_0[3]),
        .I4(or_ln134_22_reg_32832[3]),
        .I5(x_assign_31_reg_32808[3]),
        .O(q3_reg_i_247_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_248
       (.I0(\xor_ln124_29_reg_32509_reg[7] [3]),
        .I1(q3_reg_i_87_0[3]),
        .I2(x_assign_258_reg_35995[3]),
        .I3(x_assign_259_reg_36001[3]),
        .I4(or_ln134_172_fu_28216_p3[2]),
        .I5(or_ln134_171_fu_28210_p3[1]),
        .O(xor_ln124_355_fu_28255_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_249
       (.I0(\xor_ln124_172_reg_34039_reg[7] [3]),
        .I1(q3_reg_i_87_1[3]),
        .I2(x_assign_235_reg_35625[3]),
        .I3(x_assign_234_reg_35619[3]),
        .I4(or_ln134_156_fu_25952_p3[2]),
        .I5(or_ln134_155_fu_25946_p3[1]),
        .O(q3_reg_i_249_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_25
       (.I0(q3_reg_i_96_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q3_reg_i_97_n_0),
        .I3(ct_ce08),
        .I4(p_117_in[6]),
        .O(q3_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_250
       (.I0(q3_reg_i_87_2[3]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I2(or_ln134_163_fu_27078_p3[3]),
        .I3(or_ln134_164_fu_27084_p3[1]),
        .I4(x_assign_247_reg_35813[3]),
        .I5(x_assign_246_reg_35807[3]),
        .O(xor_ln124_339_fu_27123_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_251
       (.I0(q3_reg_i_88_1[3]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [3]),
        .I2(x_assign_223_reg_35437[3]),
        .I3(x_assign_222_reg_35431[3]),
        .I4(or_ln134_147_fu_24814_p3[3]),
        .I5(or_ln134_148_fu_24820_p3[1]),
        .O(xor_ln124_307_fu_24859_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_252
       (.I0(q5_reg_i_10_0[3]),
        .I1(q3_reg_i_88_0[3]),
        .I2(\xor_ln124_316_reg_35380_reg[3] [3]),
        .I3(\xor_ln124_316_reg_35380_reg[3]_0 [3]),
        .I4(or_ln134_140_fu_23688_p3[3]),
        .I5(q3_reg_i_104_0[1]),
        .O(q3_reg_i_252_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_253
       (.I0(x_assign_73_reg_33204[2]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [2]),
        .I2(x_assign_55_reg_33156[2]),
        .I3(q5_reg_14[2]),
        .I4(or_ln134_38_fu_8923_p3[2]),
        .I5(q3_reg_i_115__0_0[2]),
        .O(q3_reg_i_253_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_254
       (.I0(\xor_ln124_77_reg_32927_reg[4] [0]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [2]),
        .I2(q5_reg_i_28__0_0[2]),
        .I3(q3_reg_i_84__0_0[2]),
        .I4(or_ln134_22_reg_32832[2]),
        .I5(x_assign_31_reg_32808[2]),
        .O(q3_reg_i_254_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_255
       (.I0(\xor_ln124_29_reg_32509_reg[7] [2]),
        .I1(q3_reg_i_87_0[2]),
        .I2(x_assign_258_reg_35995[2]),
        .I3(x_assign_259_reg_36001[2]),
        .I4(or_ln134_172_fu_28216_p3[1]),
        .I5(or_ln134_171_fu_28210_p3[0]),
        .O(q3_reg_i_255_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_256
       (.I0(\xor_ln124_172_reg_34039_reg[7] [2]),
        .I1(q3_reg_i_87_1[2]),
        .I2(x_assign_235_reg_35625[2]),
        .I3(x_assign_234_reg_35619[2]),
        .I4(or_ln134_156_fu_25952_p3[1]),
        .I5(or_ln134_155_fu_25946_p3[0]),
        .O(q3_reg_i_256_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_257
       (.I0(q3_reg_i_87_2[2]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I2(or_ln134_163_fu_27078_p3[2]),
        .I3(or_ln134_164_fu_27084_p3[0]),
        .I4(x_assign_247_reg_35813[2]),
        .I5(x_assign_246_reg_35807[2]),
        .O(xor_ln124_339_fu_27123_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_258
       (.I0(q3_reg_i_88_1[2]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [2]),
        .I2(x_assign_223_reg_35437[2]),
        .I3(x_assign_222_reg_35431[2]),
        .I4(or_ln134_147_fu_24814_p3[2]),
        .I5(or_ln134_148_fu_24820_p3[0]),
        .O(xor_ln124_307_fu_24859_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_259
       (.I0(q5_reg_i_10_0[2]),
        .I1(q3_reg_i_88_0[2]),
        .I2(\xor_ln124_316_reg_35380_reg[3] [2]),
        .I3(\xor_ln124_316_reg_35380_reg[3]_0 [2]),
        .I4(or_ln134_140_fu_23688_p3[2]),
        .I5(q3_reg_i_104_0[0]),
        .O(q3_reg_i_259_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_260
       (.I0(x_assign_73_reg_33204[1]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [1]),
        .I2(x_assign_55_reg_33156[1]),
        .I3(q5_reg_14[1]),
        .I4(or_ln134_38_fu_8923_p3[1]),
        .I5(q3_reg_i_115__0_0[1]),
        .O(q3_reg_i_260_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_261
       (.I0(x_assign_85_reg_33392[1]),
        .I1(\xor_ln124_125_reg_33475_reg[7] [1]),
        .I2(q5_reg_i_30_0[1]),
        .I3(\xor_ln124_125_reg_33475_reg[7]_0 [1]),
        .I4(x_assign_69_reg_33360[5]),
        .I5(x_assign_67_reg_33344[1]),
        .O(q3_reg_i_261_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_262
       (.I0(x_assign_61_reg_33016[1]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [1]),
        .I2(x_assign_43_reg_32980[1]),
        .I3(\xor_ln124_93_reg_33099_reg[7]_0 [1]),
        .I4(or_ln134_30_reg_33004[1]),
        .I5(q3_reg_i_117_0[1]),
        .O(q3_reg_i_262_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_263
       (.I0(x_assign_49_reg_32844[0]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [1]),
        .I2(q5_reg_i_28__0_0[1]),
        .I3(q3_reg_i_84__0_0[1]),
        .I4(or_ln134_22_reg_32832[1]),
        .I5(x_assign_31_reg_32808[1]),
        .O(q3_reg_i_263_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_264
       (.I0(\xor_ln124_29_reg_32509_reg[7] [1]),
        .I1(q3_reg_i_87_0[1]),
        .I2(x_assign_258_reg_35995[1]),
        .I3(x_assign_259_reg_36001[1]),
        .I4(x_assign_259_reg_36001[4]),
        .I5(x_assign_256_reg_35979[6]),
        .O(q3_reg_i_264_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_265
       (.I0(\xor_ln124_172_reg_34039_reg[7] [1]),
        .I1(q3_reg_i_87_1[1]),
        .I2(x_assign_235_reg_35625[1]),
        .I3(x_assign_234_reg_35619[1]),
        .I4(x_assign_235_reg_35625[4]),
        .I5(x_assign_232_reg_35603[6]),
        .O(xor_ln124_323_fu_25991_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_266
       (.I0(q3_reg_i_87_2[1]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I2(or_ln134_163_fu_27078_p3[1]),
        .I3(x_assign_247_reg_35813[5]),
        .I4(x_assign_247_reg_35813[1]),
        .I5(x_assign_246_reg_35807[1]),
        .O(q3_reg_i_266_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_267
       (.I0(q3_reg_i_88_1[1]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [1]),
        .I2(x_assign_223_reg_35437[1]),
        .I3(x_assign_222_reg_35431[1]),
        .I4(or_ln134_147_fu_24814_p3[1]),
        .I5(x_assign_223_reg_35437[5]),
        .O(xor_ln124_307_fu_24859_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_268
       (.I0(q5_reg_i_10_0[1]),
        .I1(q3_reg_i_88_0[1]),
        .I2(\xor_ln124_316_reg_35380_reg[3] [1]),
        .I3(\xor_ln124_316_reg_35380_reg[3]_0 [1]),
        .I4(or_ln134_140_fu_23688_p3[1]),
        .I5(x_assign_208_reg_35227[7]),
        .O(q3_reg_i_268_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_269
       (.I0(or_ln134_65_fu_11357_p3[0]),
        .I1(\xor_ln124_141_reg_33663_reg[7] [0]),
        .I2(\xor_ln124_125_reg_33475_reg[7]_0 [0]),
        .I3(\xor_ln124_203_reg_34335_reg[7] [0]),
        .I4(x_assign_79_reg_33532[0]),
        .I5(\xor_ln124_141_reg_33663_reg[3] [0]),
        .O(q3_reg_i_269_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_26__0
       (.I0(q3_reg_i_99__0_n_0),
        .I1(q3_reg_i_100__0_n_0),
        .I2(\xor_ln124_61_reg_32728_reg[7] [1]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q3_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_270
       (.I0(x_assign_85_reg_33392[0]),
        .I1(\xor_ln124_125_reg_33475_reg[7] [0]),
        .I2(q5_reg_i_30_0[0]),
        .I3(\xor_ln124_125_reg_33475_reg[7]_0 [0]),
        .I4(x_assign_69_reg_33360[4]),
        .I5(x_assign_67_reg_33344[0]),
        .O(q3_reg_i_270_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_271
       (.I0(x_assign_61_reg_33016[0]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [0]),
        .I2(x_assign_43_reg_32980[0]),
        .I3(\xor_ln124_93_reg_33099_reg[7]_0 [0]),
        .I4(or_ln134_30_reg_33004[0]),
        .I5(q3_reg_i_117_0[0]),
        .O(q3_reg_i_271_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_272
       (.I0(x_assign_49_reg_32844[7]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [0]),
        .I2(q5_reg_i_28__0_0[0]),
        .I3(q3_reg_i_84__0_0[0]),
        .I4(or_ln134_22_reg_32832[0]),
        .I5(x_assign_31_reg_32808[0]),
        .O(q3_reg_i_272_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_273
       (.I0(\xor_ln124_29_reg_32509_reg[7] [0]),
        .I1(q3_reg_i_87_0[0]),
        .I2(x_assign_258_reg_35995[0]),
        .I3(x_assign_259_reg_36001[0]),
        .I4(or_ln134_172_fu_28216_p3[0]),
        .I5(x_assign_256_reg_35979[5]),
        .O(q3_reg_i_273_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_274
       (.I0(\xor_ln124_172_reg_34039_reg[7] [0]),
        .I1(q3_reg_i_87_1[0]),
        .I2(x_assign_235_reg_35625[0]),
        .I3(x_assign_234_reg_35619[0]),
        .I4(or_ln134_156_fu_25952_p3[0]),
        .I5(x_assign_232_reg_35603[5]),
        .O(xor_ln124_323_fu_25991_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_275
       (.I0(q3_reg_i_87_2[0]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I2(or_ln134_163_fu_27078_p3[0]),
        .I3(x_assign_247_reg_35813[4]),
        .I4(x_assign_247_reg_35813[0]),
        .I5(x_assign_246_reg_35807[0]),
        .O(q3_reg_i_275_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_276
       (.I0(q3_reg_i_88_1[0]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [0]),
        .I2(x_assign_223_reg_35437[0]),
        .I3(x_assign_222_reg_35431[0]),
        .I4(or_ln134_147_fu_24814_p3[0]),
        .I5(x_assign_223_reg_35437[4]),
        .O(xor_ln124_307_fu_24859_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_277
       (.I0(or_ln134_134_fu_22568_p3[0]),
        .I1(x_assign_217_reg_35109[7]),
        .I2(x_assign_217_reg_35109[0]),
        .I3(q3_reg_i_318_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [0]),
        .I5(or_ln134_145_fu_22738_p3[0]),
        .O(q3_reg_i_277_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_278
       (.I0(q5_reg_i_10_0[0]),
        .I1(q3_reg_i_88_0[0]),
        .I2(\xor_ln124_316_reg_35380_reg[3] [0]),
        .I3(\xor_ln124_316_reg_35380_reg[3]_0 [0]),
        .I4(or_ln134_140_fu_23688_p3[0]),
        .I5(x_assign_208_reg_35227[6]),
        .O(xor_ln124_291_fu_23727_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_279
       (.I0(q3_reg_i_153_0[7]),
        .I1(q5_reg_i_10_0[7]),
        .I2(or_ln134_188_fu_30481_p3[5]),
        .I3(or_ln134_187_fu_30475_p3[5]),
        .I4(x_assign_282_reg_36366[5]),
        .I5(x_assign_283_reg_36372[5]),
        .O(xor_ln124_387_fu_30520_p2[7]));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_27__0
       (.I0(\reg_2419_reg[7]_0 [1]),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_125_reg_33475_reg[7] [5]),
        .I3(\reg_2419_reg[5] [1]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_27__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_28
       (.I0(q3_reg_20[5]),
        .I1(q3_reg_i_101__0_n_0),
        .I2(xor_ln124_148_fu_13472_p2[5]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q3_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_280
       (.I0(or_ln134_174_fu_28228_p3[6]),
        .I1(x_assign_279_reg_36081[3]),
        .I2(or_ln134_184_fu_28392_p3[3]),
        .I3(q3_reg_i_319_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [7]),
        .I5(or_ln134_183_fu_28386_p3[3]),
        .O(q3_reg_i_280_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_281
       (.I0(x_assign_270_reg_36183[7]),
        .I1(x_assign_291_reg_36269[3]),
        .I2(or_ln134_191_fu_29518_p3[7]),
        .I3(q3_reg_i_320_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I5(or_ln134_192_fu_29524_p3[6]),
        .O(q3_reg_i_281_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_282
       (.I0(x_assign_246_reg_35807[5]),
        .I1(x_assign_267_reg_35893[3]),
        .I2(or_ln134_175_fu_27254_p3[7]),
        .I3(q3_reg_i_321_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [7]),
        .I5(or_ln134_176_fu_27260_p3[6]),
        .O(q3_reg_i_282_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_283
       (.I0(x_assign_223_reg_35437[5]),
        .I1(or_ln134_159_fu_24990_p3[7]),
        .I2(or_ln134_159_fu_24990_p3[0]),
        .I3(q3_reg_i_322_n_0),
        .I4(x_assign_222_reg_35431[7]),
        .I5(x_assign_243_reg_35517[3]),
        .O(q3_reg_i_283_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_284
       (.I0(x_assign_234_reg_35619[4]),
        .I1(x_assign_253_reg_35673[6]),
        .I2(or_ln134_167_fu_26122_p3[3]),
        .I3(q3_reg_i_323_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [7]),
        .I5(or_ln134_168_fu_26128_p3[3]),
        .O(q3_reg_i_284_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_285
       (.I0(or_ln134_81_fu_13615_p3[6]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [6]),
        .I2(\xor_ln124_172_reg_34039_reg[7]_0 [6]),
        .I3(\xor_ln124_172_reg_34039_reg[7] [6]),
        .I4(or_ln134_70_fu_13445_p3[0]),
        .I5(x_assign_103_reg_33908[4]),
        .O(q3_reg_i_285_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_286
       (.I0(x_assign_229_reg_35297[5]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [6]),
        .I2(or_ln134_142_fu_23700_p3[6]),
        .I3(\xor_ln124_316_reg_35380_reg[7] [6]),
        .I4(or_ln134_140_fu_23688_p3[0]),
        .I5(or_ln134_141_fu_23694_p3[4]),
        .O(q3_reg_i_286_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_287
       (.I0(q3_reg_i_153_0[6]),
        .I1(q5_reg_i_10_0[6]),
        .I2(or_ln134_188_fu_30481_p3[4]),
        .I3(or_ln134_187_fu_30475_p3[4]),
        .I4(x_assign_282_reg_36366[4]),
        .I5(x_assign_283_reg_36372[4]),
        .O(q3_reg_i_287_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_288
       (.I0(or_ln134_174_fu_28228_p3[5]),
        .I1(or_ln134_185_fu_28398_p3[6]),
        .I2(x_assign_278_reg_36065[2]),
        .I3(q3_reg_i_324_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [6]),
        .I5(x_assign_277_reg_36049[5]),
        .O(q3_reg_i_288_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_289
       (.I0(x_assign_270_reg_36183[6]),
        .I1(or_ln134_193_fu_29530_p3[6]),
        .I2(or_ln134_191_fu_29518_p3[6]),
        .I3(q3_reg_i_325_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I5(or_ln134_192_fu_29524_p3[5]),
        .O(q3_reg_i_289_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_29
       (.I0(q3_reg_i_103_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q3_reg_i_104_n_0),
        .I3(ct_ce08),
        .I4(q3_reg_i_105_n_0),
        .O(q3_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_290
       (.I0(x_assign_223_reg_35437[4]),
        .I1(or_ln134_159_fu_24990_p3[6]),
        .I2(or_ln134_159_fu_24990_p3[7]),
        .I3(q3_reg_i_326_n_0),
        .I4(x_assign_222_reg_35431[6]),
        .I5(or_ln134_161_fu_25002_p3[6]),
        .O(q3_reg_i_290_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_291
       (.I0(or_ln134_81_fu_13615_p3[5]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [5]),
        .I2(\xor_ln124_172_reg_34039_reg[7]_0 [5]),
        .I3(\xor_ln124_172_reg_34039_reg[7] [5]),
        .I4(or_ln134_70_fu_13445_p3[7]),
        .I5(or_ln134_68_fu_13433_p3[5]),
        .O(q3_reg_i_291_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_292
       (.I0(x_assign_229_reg_35297[4]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [5]),
        .I2(or_ln134_142_fu_23700_p3[5]),
        .I3(\xor_ln124_316_reg_35380_reg[7] [5]),
        .I4(or_ln134_140_fu_23688_p3[7]),
        .I5(or_ln134_141_fu_23694_p3[3]),
        .O(q3_reg_i_292_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_293
       (.I0(q3_reg_i_153_0[5]),
        .I1(q5_reg_i_10_0[5]),
        .I2(or_ln134_188_fu_30481_p3[3]),
        .I3(or_ln134_187_fu_30475_p3[3]),
        .I4(or_ln134_190_fu_30493_p3[1]),
        .I5(or_ln134_188_fu_30481_p3[5]),
        .O(xor_ln124_387_fu_30520_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_294
       (.I0(x_assign_270_reg_36183[5]),
        .I1(or_ln134_193_fu_29530_p3[5]),
        .I2(or_ln134_191_fu_29518_p3[5]),
        .I3(q3_reg_i_327_n_0),
        .I4(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I5(or_ln134_192_fu_29524_p3[4]),
        .O(q3_reg_i_294_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_295
       (.I0(or_ln134_73_fu_12483_p3[5]),
        .I1(\xor_ln124_158_reg_33861_reg[7]_0 [4]),
        .I2(\xor_ln124_318_reg_35390_reg[7]_1 [4]),
        .I3(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I4(x_assign_93_reg_33736[4]),
        .I5(or_ln134_59_fu_12295_p3[4]),
        .O(q3_reg_i_295_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_296
       (.I0(or_ln134_81_fu_13615_p3[4]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [4]),
        .I2(\xor_ln124_172_reg_34039_reg[7]_0 [4]),
        .I3(\xor_ln124_172_reg_34039_reg[7] [4]),
        .I4(or_ln134_70_fu_13445_p3[6]),
        .I5(or_ln134_68_fu_13433_p3[4]),
        .O(q3_reg_i_296_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_297
       (.I0(q3_reg_i_153_0[4]),
        .I1(q5_reg_i_10_0[4]),
        .I2(or_ln134_188_fu_30481_p3[2]),
        .I3(or_ln134_187_fu_30475_p3[2]),
        .I4(or_ln134_190_fu_30493_p3[0]),
        .I5(or_ln134_188_fu_30481_p3[4]),
        .O(xor_ln124_387_fu_30520_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_298
       (.I0(x_assign_123_reg_33988[2]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [3]),
        .I2(\xor_ln124_172_reg_34039_reg[7]_0 [3]),
        .I3(\xor_ln124_172_reg_34039_reg[7] [3]),
        .I4(q3_reg_i_181_0[3]),
        .I5(x_assign_103_reg_33908[3]),
        .O(q3_reg_i_298_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_299
       (.I0(q3_reg_i_153_0[3]),
        .I1(q5_reg_i_10_0[3]),
        .I2(or_ln134_188_fu_30481_p3[1]),
        .I3(or_ln134_187_fu_30475_p3[1]),
        .I4(x_assign_282_reg_36366[3]),
        .I5(x_assign_283_reg_36372[3]),
        .O(q3_reg_i_299_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_2__0
       (.I0(q3_reg_i_18__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q3_reg_i_19__0_n_0),
        .I3(q3_reg_i_20__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q3_reg_i_21__0_n_0),
        .O(q3_reg_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_300
       (.I0(\xor_ln124_364_reg_35944_reg[5] [1]),
        .I1(x_assign_267_reg_35893[2]),
        .I2(or_ln134_175_fu_27254_p3[3]),
        .I3(q3_reg_i_328_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [3]),
        .I5(or_ln134_176_fu_27260_p3[2]),
        .O(q3_reg_i_300_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_301
       (.I0(x_assign_223_reg_35437[3]),
        .I1(or_ln134_159_fu_24990_p3[3]),
        .I2(q3_reg_i_185__0_0[2]),
        .I3(q3_reg_i_329_n_0),
        .I4(x_assign_222_reg_35431[3]),
        .I5(x_assign_243_reg_35517[2]),
        .O(q3_reg_i_301_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_302
       (.I0(x_assign_234_reg_35619[3]),
        .I1(x_assign_253_reg_35673[3]),
        .I2(or_ln134_167_fu_26122_p3[1]),
        .I3(q3_reg_i_330_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I5(or_ln134_168_fu_26128_p3[1]),
        .O(q3_reg_i_302_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_303
       (.I0(\xor_ln124_158_reg_33861_reg[3]_0 [1]),
        .I1(\xor_ln124_158_reg_33861_reg[7]_0 [2]),
        .I2(\xor_ln124_318_reg_35390_reg[7]_1 [2]),
        .I3(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I4(x_assign_93_reg_33736[2]),
        .I5(x_assign_88_reg_33698[2]),
        .O(q3_reg_i_303_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_304
       (.I0(\xor_ln124_316_reg_35380_reg[4]_0 [0]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [2]),
        .I2(or_ln134_142_fu_23700_p3[2]),
        .I3(\xor_ln124_316_reg_35380_reg[7] [2]),
        .I4(\xor_ln124_316_reg_35380_reg[3] [2]),
        .I5(or_ln134_141_fu_23694_p3[0]),
        .O(q3_reg_i_304_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_305
       (.I0(q3_reg_i_153_0[2]),
        .I1(q5_reg_i_10_0[2]),
        .I2(or_ln134_188_fu_30481_p3[0]),
        .I3(or_ln134_187_fu_30475_p3[0]),
        .I4(x_assign_282_reg_36366[2]),
        .I5(x_assign_283_reg_36372[2]),
        .O(q3_reg_i_305_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_306
       (.I0(\xor_ln124_364_reg_35944_reg[5] [0]),
        .I1(x_assign_267_reg_35893[1]),
        .I2(or_ln134_175_fu_27254_p3[2]),
        .I3(q3_reg_i_331_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [2]),
        .I5(or_ln134_176_fu_27260_p3[1]),
        .O(q3_reg_i_306_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_307
       (.I0(x_assign_234_reg_35619[2]),
        .I1(x_assign_253_reg_35673[2]),
        .I2(or_ln134_167_fu_26122_p3[0]),
        .I3(q3_reg_i_332_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I5(or_ln134_168_fu_26128_p3[0]),
        .O(q3_reg_i_307_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_308
       (.I0(\xor_ln124_158_reg_33861_reg[3]_0 [0]),
        .I1(\xor_ln124_158_reg_33861_reg[7]_0 [1]),
        .I2(\xor_ln124_318_reg_35390_reg[7]_1 [1]),
        .I3(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I4(x_assign_93_reg_33736[1]),
        .I5(x_assign_88_reg_33698[1]),
        .O(q3_reg_i_308_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_309
       (.I0(x_assign_123_reg_33988[0]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [1]),
        .I2(\xor_ln124_172_reg_34039_reg[7]_0 [1]),
        .I3(\xor_ln124_172_reg_34039_reg[7] [1]),
        .I4(q3_reg_i_181_0[1]),
        .I5(x_assign_103_reg_33908[1]),
        .O(q3_reg_i_309_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_30__0
       (.I0(q3_reg_i_106_n_0),
        .I1(q3_reg_i_107__0_n_0),
        .I2(q3_reg_i_108__0_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q3_reg_i_30__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_310
       (.I0(x_assign_229_reg_35297[0]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [1]),
        .I2(or_ln134_142_fu_23700_p3[1]),
        .I3(\xor_ln124_316_reg_35380_reg[7] [1]),
        .I4(\xor_ln124_316_reg_35380_reg[3] [1]),
        .I5(x_assign_213_reg_35265[5]),
        .O(q3_reg_i_310_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_311
       (.I0(q3_reg_i_153_0[1]),
        .I1(q5_reg_i_10_0[1]),
        .I2(x_assign_283_reg_36372[5]),
        .I3(x_assign_280_reg_36350[5]),
        .I4(x_assign_282_reg_36366[1]),
        .I5(x_assign_283_reg_36372[1]),
        .O(q3_reg_i_311_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_312
       (.I0(or_ln134_81_fu_13615_p3[0]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [0]),
        .I2(\xor_ln124_172_reg_34039_reg[7]_0 [0]),
        .I3(\xor_ln124_172_reg_34039_reg[7] [0]),
        .I4(q3_reg_i_181_0[0]),
        .I5(x_assign_103_reg_33908[0]),
        .O(q3_reg_i_312_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_313
       (.I0(q3_reg_i_153_0[0]),
        .I1(q5_reg_i_10_0[0]),
        .I2(x_assign_283_reg_36372[4]),
        .I3(x_assign_280_reg_36350[4]),
        .I4(x_assign_282_reg_36366[0]),
        .I5(x_assign_283_reg_36372[0]),
        .O(q3_reg_i_313_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_314
       (.I0(or_ln134_174_fu_28228_p3[0]),
        .I1(or_ln134_185_fu_28398_p3[0]),
        .I2(x_assign_278_reg_36065[3]),
        .I3(q3_reg_i_333_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [0]),
        .I5(x_assign_277_reg_36049[6]),
        .O(q3_reg_i_314_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_315
       (.I0(x_assign_246_reg_35807[6]),
        .I1(or_ln134_177_fu_27266_p3[0]),
        .I2(or_ln134_175_fu_27254_p3[0]),
        .I3(q3_reg_i_334_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [0]),
        .I5(x_assign_266_reg_35877),
        .O(q3_reg_i_315_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_316
       (.I0(or_ln134_144_fu_22732_p3[7]),
        .I1(q3_reg_i_216_0[7]),
        .I2(x_assign_199_reg_35077[7]),
        .I3(\xor_ln124_316_reg_35380_reg[7]_0 [7]),
        .I4(or_ln134_133_fu_22562_p3[5]),
        .I5(or_ln134_134_fu_22568_p3[1]),
        .O(q3_reg_i_316_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_317
       (.I0(or_ln134_144_fu_22732_p3[4]),
        .I1(q3_reg_i_216_0[4]),
        .I2(x_assign_199_reg_35077[4]),
        .I3(\xor_ln124_316_reg_35380_reg[7]_0 [4]),
        .I4(or_ln134_133_fu_22562_p3[2]),
        .I5(or_ln134_134_fu_22568_p3[6]),
        .O(q3_reg_i_317_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_318
       (.I0(or_ln134_144_fu_22732_p3[0]),
        .I1(q3_reg_i_216_0[0]),
        .I2(x_assign_199_reg_35077[0]),
        .I3(\xor_ln124_316_reg_35380_reg[7]_0 [0]),
        .I4(x_assign_201_reg_35019[4]),
        .I5(\xor_ln124_300_reg_35192_reg[3] [0]),
        .O(q3_reg_i_318_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_319
       (.I0(x_assign_277_reg_36049[6]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [7]),
        .I2(x_assign_258_reg_35995[4]),
        .I3(q3_reg_i_280_0[7]),
        .I4(or_ln134_173_fu_28222_p3[5]),
        .I5(x_assign_259_reg_36001[4]),
        .O(q3_reg_i_319_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_31__0
       (.I0(q3_reg_i_109__0_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_125_reg_33475_reg[7] [4]),
        .I3(\reg_2419_reg[5] [0]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_31__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_32
       (.I0(q3_reg_20[4]),
        .I1(q3_reg_i_110_n_0),
        .I2(xor_ln124_148_fu_13472_p2[4]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q3_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_320
       (.I0(or_ln134_191_fu_29518_p3[0]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [7]),
        .I2(x_assign_270_reg_36183[5]),
        .I3(q3_reg_i_281_0[7]),
        .I4(x_assign_271_reg_36189[5]),
        .I5(or_ln134_181_fu_29354_p3[5]),
        .O(q3_reg_i_320_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_321
       (.I0(or_ln134_175_fu_27254_p3[0]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [7]),
        .I2(x_assign_247_reg_35813[5]),
        .I3(q3_reg_i_282_0[7]),
        .I4(or_ln134_165_fu_27090_p3[5]),
        .I5(x_assign_246_reg_35807[7]),
        .O(q3_reg_i_321_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_322
       (.I0(or_ln134_160_fu_24996_p3[6]),
        .I1(q3_reg_i_283_0[7]),
        .I2(\xor_ln124_318_reg_35390_reg[7]_1 [7]),
        .I3(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I4(x_assign_222_reg_35431[5]),
        .I5(or_ln134_149_fu_24826_p3[5]),
        .O(q3_reg_i_322_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_323
       (.I0(x_assign_255_reg_35705[3]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [7]),
        .I2(or_ln134_157_fu_25958_p3[5]),
        .I3(q3_reg_20[7]),
        .I4(x_assign_235_reg_35625[4]),
        .I5(or_ln134_158_fu_25964_p3[6]),
        .O(q3_reg_i_323_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_324
       (.I0(or_ln134_183_fu_28386_p3[3]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [6]),
        .I2(or_ln134_174_fu_28228_p3[0]),
        .I3(q3_reg_i_280_0[6]),
        .I4(or_ln134_173_fu_28222_p3[4]),
        .I5(or_ln134_172_fu_28216_p3[0]),
        .O(q3_reg_i_324_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_325
       (.I0(or_ln134_191_fu_29518_p3[7]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [6]),
        .I2(x_assign_270_reg_36183[4]),
        .I3(q3_reg_i_281_0[6]),
        .I4(x_assign_271_reg_36189[4]),
        .I5(or_ln134_181_fu_29354_p3[4]),
        .O(q3_reg_i_325_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_326
       (.I0(or_ln134_160_fu_24996_p3[5]),
        .I1(q3_reg_i_283_0[6]),
        .I2(\xor_ln124_318_reg_35390_reg[7]_1 [6]),
        .I3(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I4(x_assign_222_reg_35431[4]),
        .I5(or_ln134_149_fu_24826_p3[4]),
        .O(q3_reg_i_326_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_327
       (.I0(or_ln134_191_fu_29518_p3[6]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [5]),
        .I2(q3_reg_i_294_0[3]),
        .I3(q3_reg_i_281_0[5]),
        .I4(or_ln134_180_fu_29348_p3[5]),
        .I5(or_ln134_181_fu_29354_p3[3]),
        .O(q3_reg_i_327_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_328
       (.I0(\xor_ln124_366_reg_35954_reg[3]_0 [2]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [3]),
        .I2(x_assign_247_reg_35813[3]),
        .I3(q3_reg_i_282_0[3]),
        .I4(or_ln134_165_fu_27090_p3[1]),
        .I5(x_assign_246_reg_35807[3]),
        .O(q3_reg_i_328_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_329
       (.I0(or_ln134_160_fu_24996_p3[2]),
        .I1(q3_reg_i_283_0[3]),
        .I2(\xor_ln124_318_reg_35390_reg[7]_1 [3]),
        .I3(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I4(\xor_ln124_332_reg_35568_reg[5] [1]),
        .I5(or_ln134_149_fu_24826_p3[1]),
        .O(q3_reg_i_329_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_33
       (.I0(q3_reg_i_112_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q3_reg_i_113_n_0),
        .I3(ct_ce08),
        .I4(p_117_in[4]),
        .O(q3_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_330
       (.I0(x_assign_255_reg_35705[2]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [3]),
        .I2(or_ln134_157_fu_25958_p3[1]),
        .I3(q3_reg_20[3]),
        .I4(x_assign_235_reg_35625[3]),
        .I5(or_ln134_158_fu_25964_p3[2]),
        .O(q3_reg_i_330_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_331
       (.I0(\xor_ln124_366_reg_35954_reg[3]_0 [1]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [2]),
        .I2(x_assign_247_reg_35813[2]),
        .I3(q3_reg_i_282_0[2]),
        .I4(or_ln134_165_fu_27090_p3[0]),
        .I5(x_assign_246_reg_35807[2]),
        .O(q3_reg_i_331_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_332
       (.I0(x_assign_255_reg_35705[1]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [2]),
        .I2(or_ln134_157_fu_25958_p3[0]),
        .I3(q3_reg_20[2]),
        .I4(x_assign_235_reg_35625[2]),
        .I5(or_ln134_158_fu_25964_p3[1]),
        .O(q3_reg_i_332_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_333
       (.I0(x_assign_277_reg_36049[0]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [0]),
        .I2(x_assign_258_reg_35995[0]),
        .I3(q3_reg_i_280_0[0]),
        .I4(x_assign_261_reg_36017[4]),
        .I5(x_assign_259_reg_36001[0]),
        .O(q3_reg_i_333_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_334
       (.I0(or_ln134_175_fu_27254_p3[1]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [0]),
        .I2(x_assign_247_reg_35813[0]),
        .I3(q3_reg_i_282_0[0]),
        .I4(x_assign_249_reg_35829[4]),
        .I5(x_assign_246_reg_35807[0]),
        .O(q3_reg_i_334_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_34__0
       (.I0(\xor_ln124_77_reg_32927_reg[7] [2]),
        .I1(q3_reg_i_115__0_n_0),
        .I2(q3_reg_i_116__0_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q3_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_35__0
       (.I0(q3_reg_i_117_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_125_reg_33475_reg[7] [3]),
        .I3(q3_reg_i_118_n_0),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_35__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_36
       (.I0(q3_reg_20[3]),
        .I1(q3_reg_i_119_n_0),
        .I2(xor_ln124_148_fu_13472_p2[3]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q3_reg_i_36_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_37
       (.I0(q3_reg_i_121_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q3_reg_i_122__0_n_0),
        .I3(ct_ce08),
        .I4(q3_reg_i_123_n_0),
        .O(q3_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_38__0
       (.I0(\xor_ln124_77_reg_32927_reg[7] [1]),
        .I1(q3_reg_i_124__0_n_0),
        .I2(\xor_ln124_61_reg_32728_reg[7] [0]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q3_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_39__0
       (.I0(\reg_2419_reg[7]_0 [0]),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_125_reg_33475_reg[7] [2]),
        .I3(q3_reg_i_125__0_n_0),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_3__0
       (.I0(q3_reg_i_22__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q3_reg_i_23__0_n_0),
        .I3(q3_reg_i_24_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q3_reg_i_25_n_0),
        .O(q3_reg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_40
       (.I0(q3_reg_20[2]),
        .I1(q3_reg_i_126_n_0),
        .I2(q3_reg_i_127__0_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q3_reg_i_40_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_41
       (.I0(q3_reg_i_128_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q3_reg_i_129__0_n_0),
        .I3(ct_ce08),
        .I4(q3_reg_i_130__0_n_0),
        .O(q3_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_42__0
       (.I0(\xor_ln124_77_reg_32927_reg[7] [0]),
        .I1(q3_reg_i_131__0_n_0),
        .I2(q3_reg_i_132__0_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q3_reg_i_42__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_43__0
       (.I0(q3_reg_i_133__0_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_125_reg_33475_reg[7] [1]),
        .I3(q3_reg_i_134_n_0),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_43__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_44
       (.I0(q3_reg_20[1]),
        .I1(q3_reg_i_135_n_0),
        .I2(xor_ln124_148_fu_13472_p2[1]),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q3_reg_i_44_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_45
       (.I0(q3_reg_i_137__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q3_reg_i_138_n_0),
        .I3(ct_ce08),
        .I4(p_117_in[1]),
        .O(q3_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_46__0
       (.I0(q3_reg_i_140__0_n_0),
        .I1(\reg_2435_reg[0] ),
        .I2(q3_reg_i_141__0_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q3_reg_i_46__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_47__0
       (.I0(q3_reg_i_142_n_0),
        .I1(clefia_s1_address217_out),
        .I2(\xor_ln124_125_reg_33475_reg[7] [0]),
        .I3(q3_reg_i_143_n_0),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_47__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_48
       (.I0(q3_reg_20[0]),
        .I1(q3_reg_i_144__0_n_0),
        .I2(q3_reg_i_145__0_n_0),
        .I3(clefia_s1_address2111_out),
        .I4(ce16),
        .I5(ce011),
        .O(q3_reg_i_48_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_49
       (.I0(q3_reg_i_146_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_2),
        .I2(q3_reg_i_147_n_0),
        .I3(ct_ce08),
        .I4(p_117_in[0]),
        .O(q3_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_4__0
       (.I0(q3_reg_i_26__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q3_reg_i_27__0_n_0),
        .I3(q3_reg_i_28_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q3_reg_i_29_n_0),
        .O(q3_reg_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q3_reg_i_50__0
       (.I0(xor_ln124_211_fu_17719_p2[7]),
        .I1(q3_reg_i_149_n_0),
        .I2(\xor_ln124_219_reg_34463[7]_i_2_n_0 ),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q3_reg_i_50__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_52__0
       (.I0(xor_ln124_163_fu_14527_p2[7]),
        .I1(clefia_s1_address01),
        .I2(\xor_ln124_95_reg_33109_reg[7] [4]),
        .I3(\reg_2398_reg[7]_0 [1]),
        .I4(ce011),
        .I5(q3_reg_21),
        .O(q3_reg_i_52__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_53
       (.I0(\reg_2398_reg[7] [3]),
        .I1(xor_ln124_227_fu_18862_p2[7]),
        .I2(xor_ln124_243_fu_20006_p2[7]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q3_reg_i_53_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_54
       (.I0(q3_reg_i_153_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q3_reg_i_154__0_n_0),
        .I3(ct_address0129_out),
        .I4(xor_ln124_403_fu_31328_p2),
        .O(q3_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_55__0
       (.I0(xor_ln124_211_fu_17719_p2[6]),
        .I1(q3_reg_i_155__0_n_0),
        .I2(xor_ln124_195_fu_16575_p2[6]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q3_reg_i_55__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_56__0
       (.I0(xor_ln124_163_fu_14527_p2[6]),
        .I1(clefia_s1_address01),
        .I2(\xor_ln124_95_reg_33109_reg[7] [3]),
        .I3(q3_reg_i_157__0_n_0),
        .I4(ce011),
        .I5(q3_reg_21),
        .O(q3_reg_i_56__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q3_reg_i_57
       (.I0(q3_reg_i_158__0_n_0),
        .I1(q3_reg_i_159_n_0),
        .I2(\xor_ln124_267_reg_34852[6]_i_2_n_0 ),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q3_reg_i_57_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_58__0
       (.I0(q3_reg_i_160_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q3_reg_i_161_n_0),
        .I3(ct_address0129_out),
        .I4(q3_reg_19),
        .O(q3_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_59
       (.I0(\xor_ln124_235_reg_34596[5]_i_3_n_0 ),
        .I1(q3_reg_i_162__0_n_0),
        .I2(\xor_ln124_219_reg_34463[5]_i_2_n_0 ),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q3_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_5__0
       (.I0(q3_reg_i_30__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q3_reg_i_31__0_n_0),
        .I3(q3_reg_i_32_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q3_reg_i_33_n_0),
        .O(q3_reg_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_60__0
       (.I0(xor_ln124_163_fu_14527_p2[5]),
        .I1(clefia_s1_address01),
        .I2(\xor_ln124_95_reg_33109_reg[7] [2]),
        .I3(q3_reg_i_164__0_n_0),
        .I4(ce011),
        .I5(q3_reg_21),
        .O(q3_reg_i_60__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_61
       (.I0(q3_reg_i_165__0_n_0),
        .I1(xor_ln124_227_fu_18862_p2[5]),
        .I2(xor_ln124_243_fu_20006_p2[5]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q3_reg_i_61_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_62__0
       (.I0(q3_reg_i_167_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q3_reg_i_168_n_0),
        .I3(ct_address0129_out),
        .I4(q3_reg_18),
        .O(q3_reg_i_62__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_63
       (.I0(q3_reg_i_169_n_0),
        .I1(q3_reg_i_170_n_0),
        .I2(xor_ln124_195_fu_16575_p2[4]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q3_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q3_reg_i_64__0
       (.I0(clefia_s1_address01),
        .I1(\reg_2412_reg[4]_0 ),
        .I2(q3_reg_i_172__0_n_0),
        .I3(q3_reg_i_173_n_0),
        .I4(ce011),
        .I5(q3_reg_21),
        .O(q3_reg_i_64__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_65
       (.I0(\reg_2398_reg[7] [2]),
        .I1(xor_ln124_227_fu_18862_p2[4]),
        .I2(xor_ln124_243_fu_20006_p2[4]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q3_reg_i_65_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_66__0
       (.I0(q3_reg_i_176_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q3_reg_i_177__0_n_0),
        .I3(ct_address0129_out),
        .I4(q3_reg_17),
        .O(q3_reg_i_66__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_67
       (.I0(q3_reg_i_178_n_0),
        .I1(xor_ln124_179_fu_15431_p2),
        .I2(xor_ln124_195_fu_16575_p2[3]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q3_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_68__0
       (.I0(\reg_2412_reg[3]_0 ),
        .I1(clefia_s1_address01),
        .I2(\xor_ln124_95_reg_33109_reg[7] [1]),
        .I3(q3_reg_i_181_n_0),
        .I4(ce011),
        .I5(q3_reg_21),
        .O(q3_reg_i_68__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_69
       (.I0(\reg_2398_reg[7] [1]),
        .I1(xor_ln124_227_fu_18862_p2[3]),
        .I2(xor_ln124_243_fu_20006_p2[3]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q3_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_6__0
       (.I0(q3_reg_i_34__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q3_reg_i_35__0_n_0),
        .I3(q3_reg_i_36_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q3_reg_i_37_n_0),
        .O(q3_reg_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_70__0
       (.I0(q3_reg_i_184_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q3_reg_i_185__0_n_0),
        .I3(ct_address0129_out),
        .I4(q3_reg_16),
        .O(q3_reg_i_70__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_71
       (.I0(q3_reg_i_186_n_0),
        .I1(q3_reg_i_187_n_0),
        .I2(q3_reg_i_188_n_0),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q3_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q3_reg_i_72__0
       (.I0(clefia_s1_address01),
        .I1(q3_reg_i_189_n_0),
        .I2(q3_reg_i_190__0_n_0),
        .I3(\reg_2398_reg[7]_0 [0]),
        .I4(ce011),
        .I5(q3_reg_21),
        .O(q3_reg_i_72__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q3_reg_i_73__0
       (.I0(q3_reg_i_191__0_n_0),
        .I1(q3_reg_i_192__0_n_0),
        .I2(q3_reg_i_193__0_n_0),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q3_reg_i_73__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_74
       (.I0(q3_reg_i_194_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q3_reg_i_195_n_0),
        .I3(ct_address0129_out),
        .I4(q3_reg_15),
        .O(q3_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_75
       (.I0(\xor_ln124_235_reg_34596[1]_i_2_n_0 ),
        .I1(q3_reg_i_196__0_n_0),
        .I2(\xor_ln124_219_reg_34463[1]_i_2_n_0 ),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q3_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q3_reg_i_76__0
       (.I0(clefia_s1_address01),
        .I1(q3_reg_i_197_n_0),
        .I2(q3_reg_i_198_n_0),
        .I3(q3_reg_i_199__0_n_0),
        .I4(ce011),
        .I5(q3_reg_21),
        .O(q3_reg_i_76__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_77__0
       (.I0(q3_reg_i_200__0_n_0),
        .I1(xor_ln124_227_fu_18862_p2[1]),
        .I2(\xor_ln124_267_reg_34852[1]_i_2_n_0 ),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q3_reg_i_77__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_78
       (.I0(q3_reg_i_202_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q3_reg_i_203_n_0),
        .I3(ct_address0129_out),
        .I4(q3_reg_14),
        .O(q3_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_79__0
       (.I0(xor_ln124_211_fu_17719_p2[0]),
        .I1(q3_reg_i_204_n_0),
        .I2(xor_ln124_195_fu_16575_p2[0]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q3_reg_i_79__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_7__0
       (.I0(q3_reg_i_38__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q3_reg_i_39__0_n_0),
        .I3(q3_reg_i_40_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q3_reg_i_41_n_0),
        .O(q3_reg_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q3_reg_i_80__0
       (.I0(clefia_s1_address01),
        .I1(q3_reg_i_205_n_0),
        .I2(\xor_ln124_95_reg_33109_reg[7] [0]),
        .I3(q3_reg_i_206_n_0),
        .I4(ce011),
        .I5(q3_reg_21),
        .O(q3_reg_i_80__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_81
       (.I0(\reg_2398_reg[7] [0]),
        .I1(xor_ln124_227_fu_18862_p2[0]),
        .I2(\xor_ln124_267_reg_34852[0]_i_2_n_0 ),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q3_reg_i_81_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_82
       (.I0(q3_reg_i_208_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(q3_reg_i_209_n_0),
        .I3(ct_address0129_out),
        .I4(q3_reg_13),
        .O(q3_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_83__0
       (.I0(or_ln134_37_fu_8917_p3[5]),
        .I1(x_assign_75_reg_33236[3]),
        .I2(x_assign_73_reg_33204[6]),
        .I3(q3_reg_i_210_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [7]),
        .I5(or_ln134_48_fu_9087_p3[7]),
        .O(q3_reg_i_83__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_84__0
       (.I0(or_ln134_21_reg_32826[5]),
        .I1(or_ln134_32_fu_6823_p3[7]),
        .I2(x_assign_51_reg_32876[3]),
        .I3(q3_reg_i_211_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [7]),
        .I5(x_assign_49_reg_32844[7]),
        .O(q3_reg_i_84__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_85
       (.I0(q5_reg_i_10_0[7]),
        .I1(q3_reg_i_20__0_0[7]),
        .I2(x_assign_88_reg_33698[5]),
        .I3(x_assign_93_reg_33736[7]),
        .I4(or_ln134_59_fu_12295_p3[5]),
        .I5(or_ln134_60_fu_12301_p3[7]),
        .O(xor_ln124_134_fu_12394_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_86
       (.I0(q5_reg_i_10_0[7]),
        .I1(q3_reg_i_20__0_1[7]),
        .I2(or_ln134_68_fu_13433_p3[5]),
        .I3(x_assign_100_reg_33886[5]),
        .I4(x_assign_103_reg_33908[5]),
        .I5(or_ln134_70_fu_13445_p3[1]),
        .O(xor_ln124_148_fu_13472_p2[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_87
       (.I0(xor_ln124_355_fu_28255_p2[7]),
        .I1(q3_reg_i_213_n_0),
        .I2(xor_ln124_339_fu_27123_p2[7]),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_88
       (.I0(q3_reg_i_215_n_0),
        .I1(q3_reg_i_216_n_0),
        .I2(q3_reg_i_217_n_0),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_89
       (.I0(q3_reg_i_21__0_0[7]),
        .I1(q5_reg_i_10_0[7]),
        .I2(x_assign_271_reg_36189[5]),
        .I3(x_assign_270_reg_36183[7]),
        .I4(or_ln134_179_fu_29342_p3[7]),
        .I5(or_ln134_180_fu_29348_p3[5]),
        .O(q3_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_8__0
       (.I0(q3_reg_i_42__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q3_reg_i_43__0_n_0),
        .I3(q3_reg_i_44_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q3_reg_i_45_n_0),
        .O(q3_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_90
       (.I0(or_ln134_53_fu_11181_p3[4]),
        .I1(x_assign_97_reg_33580[6]),
        .I2(or_ln134_64_fu_11351_p3[6]),
        .I3(q3_reg_i_218_n_0),
        .I4(or_ln134_54_fu_11187_p3[6]),
        .I5(x_assign_97_reg_33580[5]),
        .O(q3_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_91__0
       (.I0(or_ln134_37_fu_8917_p3[4]),
        .I1(or_ln134_49_fu_9093_p3[6]),
        .I2(x_assign_73_reg_33204[5]),
        .I3(q3_reg_i_219_n_0),
        .I4(\xor_ln124_382_reg_36142_reg[7] [6]),
        .I5(or_ln134_48_fu_9087_p3[6]),
        .O(q3_reg_i_91__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_92__0
       (.I0(or_ln134_29_reg_32998[4]),
        .I1(or_ln134_41_fu_7961_p3[6]),
        .I2(x_assign_61_reg_33016[5]),
        .I3(q3_reg_i_220_n_0),
        .I4(\xor_ln124_203_reg_34335_reg[7] [6]),
        .I5(or_ln134_40_fu_7955_p3[6]),
        .O(q3_reg_i_92__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_93__0
       (.I0(or_ln134_21_reg_32826[4]),
        .I1(or_ln134_32_fu_6823_p3[6]),
        .I2(or_ln134_33_fu_6829_p3[6]),
        .I3(q3_reg_i_221_n_0),
        .I4(\xor_ln124_172_reg_34039_reg[7] [6]),
        .I5(x_assign_49_reg_32844[6]),
        .O(q3_reg_i_93__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_94
       (.I0(q5_reg_i_10_0[6]),
        .I1(q3_reg_i_20__0_0[6]),
        .I2(x_assign_88_reg_33698[4]),
        .I3(x_assign_93_reg_33736[6]),
        .I4(or_ln134_59_fu_12295_p3[4]),
        .I5(or_ln134_60_fu_12301_p3[6]),
        .O(xor_ln124_134_fu_12394_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_95
       (.I0(q5_reg_i_10_0[6]),
        .I1(q3_reg_i_20__0_1[6]),
        .I2(or_ln134_68_fu_13433_p3[4]),
        .I3(x_assign_100_reg_33886[4]),
        .I4(x_assign_103_reg_33908[4]),
        .I5(or_ln134_70_fu_13445_p3[0]),
        .O(xor_ln124_148_fu_13472_p2[6]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_96
       (.I0(xor_ln124_355_fu_28255_p2[6]),
        .I1(xor_ln124_323_fu_25991_p2[6]),
        .I2(q3_reg_i_224_n_0),
        .I3(clefia_s1_address0123_out),
        .I4(clefia_s1_address0121_out),
        .I5(clefia_s1_address0122_out),
        .O(q3_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_97
       (.I0(xor_ln124_307_fu_24859_p2[6]),
        .I1(\xor_ln124_236_reg_34602_reg[6] [4]),
        .I2(xor_ln124_291_fu_23727_p2[6]),
        .I3(clefia_s1_address0120_out),
        .I4(clefia_s1_address2112_out),
        .I5(clefia_s1_address0119_out),
        .O(q3_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_98__0
       (.I0(q3_reg_i_21__0_0[6]),
        .I1(q5_reg_i_10_0[6]),
        .I2(x_assign_271_reg_36189[4]),
        .I3(x_assign_270_reg_36183[6]),
        .I4(or_ln134_179_fu_29342_p3[6]),
        .I5(or_ln134_180_fu_29348_p3[4]),
        .O(p_117_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_99__0
       (.I0(or_ln134_53_fu_11181_p3[3]),
        .I1(x_assign_97_reg_33580[5]),
        .I2(or_ln134_64_fu_11351_p3[5]),
        .I3(q3_reg_i_227_n_0),
        .I4(or_ln134_54_fu_11187_p3[5]),
        .I5(x_assign_97_reg_33580[4]),
        .O(q3_reg_i_99__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_9__0
       (.I0(q3_reg_i_46__0_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(q3_reg_i_47__0_n_0),
        .I3(q3_reg_i_48_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_1),
        .I5(q3_reg_i_49_n_0),
        .O(q3_reg_i_9__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q4_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q4_reg
       (.ADDRARDADDR({1'b0,1'b0,q4_reg_i_3__0_n_0,q4_reg_i_4__0_n_0,q4_reg_i_5__0_n_0,q4_reg_i_6__0_n_0,q4_reg_i_7__0_n_0,q4_reg_i_8__0_n_0,q4_reg_i_9__0_n_0,q4_reg_i_10_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q4_reg_DOADO_UNCONNECTED[15:8],q4_reg_0}),
        .DOBDO({NLW_q4_reg_DOBDO_UNCONNECTED[15:8],q4_reg_1[6:3],clefia_s1_q6,q4_reg_1[2:0]}),
        .DOPADOP(NLW_q4_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q4_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce4),
        .ENBWREN(clefia_s1_ce6),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_10
       (.I0(q4_reg_i_56__0_n_0),
        .I1(q4_reg_i_27__0_n_0),
        .I2(q4_reg_i_57__0_n_0),
        .I3(q4_reg_i_58_n_0),
        .I4(q4_reg_23),
        .I5(q4_reg_i_59_n_0),
        .O(q4_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_100__0
       (.I0(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I1(q4_reg_i_26_0[5]),
        .I2(x_assign_64_reg_33322[5]),
        .I3(or_ln134_45_fu_10049_p3[5]),
        .I4(q4_reg_i_36__0_0[3]),
        .I5(q4_reg_i_36__0_1[3]),
        .O(q4_reg_i_100__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_101
       (.I0(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I1(q4_reg_i_26_1[5]),
        .I2(q5_reg_i_20__0_0[3]),
        .I3(q5_reg_i_20__0_1[3]),
        .I4(x_assign_40_reg_32962[5]),
        .I5(or_ln134_29_reg_32998[5]),
        .O(q4_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_102
       (.I0(\xor_ln124_203_reg_34335_reg[7] [5]),
        .I1(q4_reg_i_26_2[5]),
        .I2(or_ln134_37_fu_8917_p3[5]),
        .I3(x_assign_52_reg_33134[5]),
        .I4(q5_reg_i_22_0[3]),
        .I5(q5_reg_i_22_1[3]),
        .O(q4_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_103
       (.I0(q4_reg_i_28__0_1[5]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [5]),
        .I2(x_assign_28_reg_32790[5]),
        .I3(or_ln134_21_reg_32826[5]),
        .I4(q5_reg_i_20__0_2[3]),
        .I5(q5_reg_i_20__0_3[3]),
        .O(q4_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_104__0
       (.I0(q4_reg_i_28__0_0[5]),
        .I1(q5_reg_i_10_0[5]),
        .I2(or_ln134_11_fu_5671_p3[5]),
        .I3(x_assign_21_reg_32548[5]),
        .I4(or_ln134_11_fu_5671_p3[3]),
        .I5(or_ln134_12_reg_32680[5]),
        .O(q4_reg_i_104__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_105
       (.I0(q4_reg_i_29_1[5]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I2(x_assign_76_reg_33510[5]),
        .I3(or_ln134_53_fu_11181_p3[5]),
        .I4(q5_reg_i_22_2[3]),
        .I5(q5_reg_i_22_3[3]),
        .O(xor_ln124_118_fu_11268_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_106
       (.I0(q4_reg_i_29_0[5]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [5]),
        .I2(x_assign_90_reg_33714[5]),
        .I3(or_ln134_60_fu_12301_p3[7]),
        .I4(or_ln134_59_fu_12295_p3[3]),
        .I5(or_ln134_60_fu_12301_p3[5]),
        .O(xor_ln124_132_fu_12340_p2[5]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q4_reg_i_107__0
       (.I0(q4_reg_i_31_2[5]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_0 [5]),
        .I2(\xor_ln124_334_reg_35578_reg[7] [5]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_107__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q4_reg_i_108__0
       (.I0(q0_reg_i_284__0_0[5]),
        .I1(q4_reg_i_31_0[5]),
        .I2(q4_reg_i_31_1[5]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_108__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_109
       (.I0(\xor_ln124_425_reg_36508_reg[7] [5]),
        .I1(q4_reg_i_31_3[5]),
        .I2(q5_reg_i_23_0[3]),
        .I3(q5_reg_i_23_1[3]),
        .I4(or_ln134_133_fu_22562_p3[5]),
        .I5(x_assign_196_reg_35055[5]),
        .O(q4_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_110__0
       (.I0(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I1(q4_reg_i_26_0[4]),
        .I2(x_assign_64_reg_33322[4]),
        .I3(or_ln134_45_fu_10049_p3[4]),
        .I4(q4_reg_i_36__0_0[2]),
        .I5(q4_reg_i_36__0_1[2]),
        .O(q4_reg_i_110__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_111
       (.I0(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I1(q4_reg_i_26_1[4]),
        .I2(q5_reg_i_20__0_0[2]),
        .I3(q5_reg_i_20__0_1[2]),
        .I4(x_assign_40_reg_32962[4]),
        .I5(or_ln134_29_reg_32998[4]),
        .O(xor_ln124_70_fu_7874_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_112
       (.I0(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I1(q4_reg_i_26_2[4]),
        .I2(or_ln134_37_fu_8917_p3[4]),
        .I3(x_assign_52_reg_33134[4]),
        .I4(q5_reg_i_22_0[2]),
        .I5(q5_reg_i_22_1[2]),
        .O(xor_ln124_86_fu_9004_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_113
       (.I0(q4_reg_i_28__0_1[4]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [4]),
        .I2(x_assign_28_reg_32790[4]),
        .I3(or_ln134_21_reg_32826[4]),
        .I4(q5_reg_i_20__0_2[2]),
        .I5(q5_reg_i_20__0_3[2]),
        .O(xor_ln124_54_fu_6742_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_114
       (.I0(q4_reg_i_28__0_0[4]),
        .I1(q5_reg_i_10_0[4]),
        .I2(or_ln134_11_fu_5671_p3[4]),
        .I3(x_assign_21_reg_32548[4]),
        .I4(or_ln134_11_fu_5671_p3[2]),
        .I5(or_ln134_12_reg_32680[4]),
        .O(xor_ln124_38_fu_5723_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_115__0
       (.I0(q4_reg_i_29_1[4]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I2(x_assign_76_reg_33510[4]),
        .I3(or_ln134_53_fu_11181_p3[4]),
        .I4(q5_reg_i_22_2[2]),
        .I5(q5_reg_i_22_3[2]),
        .O(xor_ln124_118_fu_11268_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_116__0
       (.I0(q4_reg_i_29_0[4]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [4]),
        .I2(x_assign_90_reg_33714[4]),
        .I3(or_ln134_60_fu_12301_p3[6]),
        .I4(or_ln134_59_fu_12295_p3[2]),
        .I5(or_ln134_60_fu_12301_p3[4]),
        .O(xor_ln124_132_fu_12340_p2[4]));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q4_reg_i_117
       (.I0(q4_reg_i_31_2[4]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_0 [4]),
        .I2(\xor_ln124_334_reg_35578_reg[7] [4]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_118
       (.I0(q0_reg_i_284__0_0[4]),
        .I1(q4_reg_i_31_0[4]),
        .I2(q4_reg_i_31_1[4]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_119
       (.I0(\xor_ln124_425_reg_36508_reg[7] [4]),
        .I1(q4_reg_i_31_3[4]),
        .I2(q5_reg_i_23_0[2]),
        .I3(q5_reg_i_23_1[2]),
        .I4(or_ln134_133_fu_22562_p3[4]),
        .I5(x_assign_196_reg_35055[4]),
        .O(xor_ln124_277_fu_22649_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_120
       (.I0(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I1(q4_reg_i_26_0[3]),
        .I2(x_assign_64_reg_33322[3]),
        .I3(x_assign_69_reg_33360[3]),
        .I4(q4_reg_i_36__0_0[1]),
        .I5(q4_reg_i_36__0_1[1]),
        .O(xor_ln124_102_fu_10136_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_121__0
       (.I0(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I1(q4_reg_i_26_1[3]),
        .I2(q5_reg_i_20__0_0[1]),
        .I3(q5_reg_i_20__0_1[1]),
        .I4(x_assign_40_reg_32962[3]),
        .I5(x_assign_45_reg_32992[3]),
        .O(xor_ln124_70_fu_7874_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_122
       (.I0(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I1(q4_reg_i_26_2[3]),
        .I2(x_assign_57_reg_33172[3]),
        .I3(x_assign_52_reg_33134[3]),
        .I4(q5_reg_i_22_0[1]),
        .I5(q5_reg_i_22_1[1]),
        .O(q4_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_123__0
       (.I0(q4_reg_i_28__0_1[3]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [3]),
        .I2(x_assign_28_reg_32790[3]),
        .I3(x_assign_33_reg_32820[3]),
        .I4(q5_reg_i_20__0_2[1]),
        .I5(q5_reg_i_20__0_3[1]),
        .O(xor_ln124_54_fu_6742_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_124__0
       (.I0(q4_reg_i_28__0_0[3]),
        .I1(q5_reg_i_10_0[3]),
        .I2(x_assign_16_reg_32594[3]),
        .I3(x_assign_21_reg_32548[3]),
        .I4(or_ln134_11_fu_5671_p3[1]),
        .I5(or_ln134_12_reg_32680[3]),
        .O(xor_ln124_38_fu_5723_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_125
       (.I0(q4_reg_i_29_1[3]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I2(x_assign_76_reg_33510[3]),
        .I3(x_assign_81_reg_33548[3]),
        .I4(q5_reg_i_22_2[1]),
        .I5(q5_reg_i_22_3[1]),
        .O(xor_ln124_118_fu_11268_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_126
       (.I0(q4_reg_i_29_0[3]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [3]),
        .I2(x_assign_90_reg_33714[3]),
        .I3(\xor_ln124_156_reg_33851_reg[3] [3]),
        .I4(or_ln134_59_fu_12295_p3[1]),
        .I5(or_ln134_60_fu_12301_p3[3]),
        .O(xor_ln124_132_fu_12340_p2[3]));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q4_reg_i_127
       (.I0(q4_reg_i_31_2[3]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_0 [3]),
        .I2(\xor_ln124_334_reg_35578_reg[7] [3]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_128
       (.I0(q0_reg_i_284__0_0[3]),
        .I1(q4_reg_i_31_0[3]),
        .I2(q4_reg_i_31_1[3]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_129
       (.I0(\xor_ln124_425_reg_36508_reg[7] [3]),
        .I1(q4_reg_i_31_3[3]),
        .I2(q5_reg_i_23_0[1]),
        .I3(q5_reg_i_23_1[1]),
        .I4(x_assign_201_reg_35019[3]),
        .I5(x_assign_196_reg_35055[3]),
        .O(q4_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_130__0
       (.I0(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I1(q4_reg_i_26_0[2]),
        .I2(x_assign_64_reg_33322[2]),
        .I3(x_assign_69_reg_33360[2]),
        .I4(q4_reg_i_36__0_0[0]),
        .I5(q4_reg_i_36__0_1[0]),
        .O(xor_ln124_102_fu_10136_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_131__0
       (.I0(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I1(q4_reg_i_26_1[2]),
        .I2(q5_reg_i_20__0_0[0]),
        .I3(q5_reg_i_20__0_1[0]),
        .I4(x_assign_40_reg_32962[2]),
        .I5(x_assign_45_reg_32992[2]),
        .O(xor_ln124_70_fu_7874_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_132__0
       (.I0(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I1(q4_reg_i_26_2[2]),
        .I2(x_assign_57_reg_33172[2]),
        .I3(x_assign_52_reg_33134[2]),
        .I4(q5_reg_i_22_0[0]),
        .I5(q5_reg_i_22_1[0]),
        .O(xor_ln124_86_fu_9004_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_133
       (.I0(q4_reg_i_28__0_1[2]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [2]),
        .I2(x_assign_28_reg_32790[2]),
        .I3(x_assign_33_reg_32820[2]),
        .I4(q5_reg_i_20__0_2[0]),
        .I5(q5_reg_i_20__0_3[0]),
        .O(q4_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_134
       (.I0(q4_reg_i_28__0_0[2]),
        .I1(q5_reg_i_10_0[2]),
        .I2(x_assign_16_reg_32594[2]),
        .I3(x_assign_21_reg_32548[2]),
        .I4(or_ln134_11_fu_5671_p3[0]),
        .I5(or_ln134_12_reg_32680[2]),
        .O(xor_ln124_38_fu_5723_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_135
       (.I0(q4_reg_i_29_1[2]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I2(x_assign_76_reg_33510[2]),
        .I3(x_assign_81_reg_33548[2]),
        .I4(q5_reg_i_22_2[0]),
        .I5(q5_reg_i_22_3[0]),
        .O(q4_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_136
       (.I0(q4_reg_i_29_0[2]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [2]),
        .I2(x_assign_90_reg_33714[2]),
        .I3(\xor_ln124_156_reg_33851_reg[3] [2]),
        .I4(or_ln134_59_fu_12295_p3[0]),
        .I5(or_ln134_60_fu_12301_p3[2]),
        .O(xor_ln124_132_fu_12340_p2[2]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q4_reg_i_137
       (.I0(q4_reg_i_31_2[2]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_0 [2]),
        .I2(\xor_ln124_334_reg_35578_reg[7] [2]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_138
       (.I0(q0_reg_i_284__0_0[2]),
        .I1(q4_reg_i_31_0[2]),
        .I2(q4_reg_i_31_1[2]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_139__0
       (.I0(\xor_ln124_425_reg_36508_reg[7] [2]),
        .I1(q4_reg_i_31_3[2]),
        .I2(q5_reg_i_23_0[0]),
        .I3(q5_reg_i_23_1[0]),
        .I4(x_assign_201_reg_35019[2]),
        .I5(x_assign_196_reg_35055[2]),
        .O(xor_ln124_277_fu_22649_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_140__0
       (.I0(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I1(q4_reg_i_26_0[1]),
        .I2(x_assign_64_reg_33322[1]),
        .I3(x_assign_69_reg_33360[1]),
        .I4(x_assign_64_reg_33322[7]),
        .I5(x_assign_67_reg_33344[7]),
        .O(q4_reg_i_140__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_141
       (.I0(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I1(q4_reg_i_26_1[1]),
        .I2(x_assign_43_reg_32980[7]),
        .I3(x_assign_40_reg_32962[7]),
        .I4(x_assign_40_reg_32962[1]),
        .I5(x_assign_45_reg_32992[1]),
        .O(q4_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_142__0
       (.I0(\xor_ln124_203_reg_34335_reg[7] [1]),
        .I1(q4_reg_i_26_2[1]),
        .I2(x_assign_57_reg_33172[1]),
        .I3(x_assign_52_reg_33134[1]),
        .I4(x_assign_55_reg_33156[7]),
        .I5(x_assign_52_reg_33134[7]),
        .O(q4_reg_i_142__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_143__0
       (.I0(q4_reg_i_28__0_1[1]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [1]),
        .I2(x_assign_28_reg_32790[1]),
        .I3(x_assign_33_reg_32820[1]),
        .I4(x_assign_31_reg_32808[7]),
        .I5(x_assign_28_reg_32790[7]),
        .O(xor_ln124_54_fu_6742_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_144
       (.I0(q4_reg_i_28__0_0[1]),
        .I1(q5_reg_i_10_0[1]),
        .I2(x_assign_16_reg_32594[1]),
        .I3(x_assign_21_reg_32548[1]),
        .I4(x_assign_16_reg_32594[5]),
        .I5(or_ln134_12_reg_32680[1]),
        .O(q4_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_145__0
       (.I0(q4_reg_i_29_1[1]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I2(x_assign_76_reg_33510[1]),
        .I3(x_assign_81_reg_33548[1]),
        .I4(x_assign_79_reg_33532[7]),
        .I5(x_assign_76_reg_33510[7]),
        .O(q4_reg_i_145__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_146__0
       (.I0(q4_reg_i_29_0[1]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [1]),
        .I2(x_assign_90_reg_33714[1]),
        .I3(\xor_ln124_156_reg_33851_reg[3] [1]),
        .I4(x_assign_88_reg_33698[5]),
        .I5(or_ln134_60_fu_12301_p3[1]),
        .O(q4_reg_i_146__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_147__0
       (.I0(q4_reg_i_31_2[1]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_0 [1]),
        .I2(\xor_ln124_334_reg_35578_reg[7] [1]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_147__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_148__0
       (.I0(q0_reg_i_284__0_0[1]),
        .I1(q4_reg_i_31_0[1]),
        .I2(q4_reg_i_31_1[1]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_148__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_149
       (.I0(\xor_ln124_425_reg_36508_reg[7] [1]),
        .I1(q4_reg_i_31_3[1]),
        .I2(x_assign_199_reg_35077[7]),
        .I3(x_assign_196_reg_35055[7]),
        .I4(x_assign_201_reg_35019[1]),
        .I5(x_assign_196_reg_35055[1]),
        .O(xor_ln124_277_fu_22649_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_150
       (.I0(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I1(q4_reg_i_26_0[0]),
        .I2(x_assign_64_reg_33322[0]),
        .I3(x_assign_69_reg_33360[0]),
        .I4(x_assign_64_reg_33322[6]),
        .I5(x_assign_67_reg_33344[6]),
        .O(xor_ln124_102_fu_10136_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_151
       (.I0(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I1(q4_reg_i_26_1[0]),
        .I2(x_assign_43_reg_32980[6]),
        .I3(x_assign_40_reg_32962[6]),
        .I4(x_assign_40_reg_32962[0]),
        .I5(x_assign_45_reg_32992[0]),
        .O(xor_ln124_70_fu_7874_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_152
       (.I0(\xor_ln124_203_reg_34335_reg[7] [0]),
        .I1(q4_reg_i_26_2[0]),
        .I2(x_assign_57_reg_33172[0]),
        .I3(x_assign_52_reg_33134[0]),
        .I4(x_assign_55_reg_33156[6]),
        .I5(x_assign_52_reg_33134[6]),
        .O(xor_ln124_86_fu_9004_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_153
       (.I0(q4_reg_i_28__0_1[0]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [0]),
        .I2(x_assign_28_reg_32790[0]),
        .I3(x_assign_33_reg_32820[0]),
        .I4(x_assign_31_reg_32808[6]),
        .I5(x_assign_28_reg_32790[6]),
        .O(xor_ln124_54_fu_6742_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_154__0
       (.I0(q4_reg_i_28__0_0[0]),
        .I1(q5_reg_i_10_0[0]),
        .I2(x_assign_16_reg_32594[0]),
        .I3(x_assign_21_reg_32548[0]),
        .I4(x_assign_16_reg_32594[4]),
        .I5(or_ln134_12_reg_32680[0]),
        .O(q4_reg_i_154__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_155
       (.I0(q4_reg_i_29_1[0]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I2(x_assign_76_reg_33510[0]),
        .I3(x_assign_81_reg_33548[0]),
        .I4(x_assign_79_reg_33532[6]),
        .I5(x_assign_76_reg_33510[6]),
        .O(q4_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_156
       (.I0(q4_reg_i_29_0[0]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [0]),
        .I2(x_assign_90_reg_33714[0]),
        .I3(\xor_ln124_156_reg_33851_reg[3] [0]),
        .I4(x_assign_88_reg_33698[4]),
        .I5(or_ln134_60_fu_12301_p3[0]),
        .O(q4_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q4_reg_i_157
       (.I0(q4_reg_i_31_2[0]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_0 [0]),
        .I2(\xor_ln124_334_reg_35578_reg[7] [0]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q4_reg_i_158
       (.I0(q0_reg_i_284__0_0[0]),
        .I1(q4_reg_i_31_0[0]),
        .I2(q4_reg_i_31_1[0]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_159__0
       (.I0(\xor_ln124_425_reg_36508_reg[7] [0]),
        .I1(q4_reg_i_31_3[0]),
        .I2(x_assign_199_reg_35077[6]),
        .I3(x_assign_196_reg_35055[6]),
        .I4(x_assign_201_reg_35019[0]),
        .I5(x_assign_196_reg_35055[0]),
        .O(xor_ln124_277_fu_22649_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_160
       (.I0(\reg_2405_reg[0] [10]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address414_out));
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_18__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\reg_2405_reg[0] [2]),
        .O(clefia_s1_address2112_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q4_reg_i_1__0
       (.I0(q4_reg_25),
        .I1(p_40_in),
        .I2(ce16),
        .I3(clefia_s1_address2111_out),
        .I4(ce24),
        .I5(clefia_s1_address415_out),
        .O(clefia_s1_ce4));
  LUT6 #(
    .INIT(64'hFFFFFEFEFFFEFEFE)) 
    q4_reg_i_20
       (.I0(q4_reg_i_76_n_0),
        .I1(ce411),
        .I2(clefia_s1_address219_out),
        .I3(\reg_2405_reg[0] [4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\reg_2405_reg[0] [14]),
        .O(p_40_in));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_21__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [15]),
        .O(ce16));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_24__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\reg_2405_reg[0] [12]),
        .O(clefia_s1_address415_out));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q4_reg_i_26
       (.I0(q4_reg_i_78_n_0),
        .I1(q4_reg_i_79__0_n_0),
        .I2(q4_reg_i_80__0_n_0),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q4_reg_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    q4_reg_i_27__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [15]),
        .I2(clefia_s1_address2110_out),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\reg_2405_reg[0] [4]),
        .O(q4_reg_i_27__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q4_reg_i_28__0
       (.I0(clefia_s1_address21),
        .I1(q4_reg_i_81__0_n_0),
        .I2(q4_reg_27[7]),
        .I3(xor_ln124_38_fu_5723_p2[7]),
        .I4(ce24),
        .I5(q4_reg_28),
        .O(q4_reg_i_28__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_29
       (.I0(q4_reg_26[7]),
        .I1(xor_ln124_118_fu_11268_p2[7]),
        .I2(xor_ln124_132_fu_12340_p2[7]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q4_reg_i_29_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q4_reg_i_31
       (.I0(q4_reg_i_87_n_0),
        .I1(q4_reg_24),
        .I2(q4_reg_i_88_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q4_reg_i_89__0_n_0),
        .O(q4_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_32__0
       (.I0(q4_reg_i_90_n_0),
        .I1(xor_ln124_70_fu_7874_p2[6]),
        .I2(xor_ln124_86_fu_9004_p2[6]),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q4_reg_i_32__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q4_reg_i_33__0
       (.I0(xor_ln124_54_fu_6742_p2[6]),
        .I1(clefia_s1_address21),
        .I2(q4_reg_27[6]),
        .I3(xor_ln124_38_fu_5723_p2[6]),
        .I4(ce24),
        .I5(q4_reg_28),
        .O(q4_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q4_reg_i_34
       (.I0(q4_reg_26[6]),
        .I1(q4_reg_i_95__0_n_0),
        .I2(xor_ln124_132_fu_12340_p2[6]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q4_reg_i_34_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_35
       (.I0(q4_reg_i_97_n_0),
        .I1(q4_reg_24),
        .I2(q4_reg_i_98_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(xor_ln124_277_fu_22649_p2[6]),
        .O(q4_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q4_reg_i_36__0
       (.I0(q4_reg_i_100__0_n_0),
        .I1(q4_reg_i_101_n_0),
        .I2(q4_reg_i_102_n_0),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q4_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q4_reg_i_37__0
       (.I0(clefia_s1_address21),
        .I1(q4_reg_i_103_n_0),
        .I2(q4_reg_27[5]),
        .I3(ce24),
        .I4(q4_reg_i_104__0_n_0),
        .I5(q4_reg_28),
        .O(q4_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_38
       (.I0(q4_reg_26[5]),
        .I1(xor_ln124_118_fu_11268_p2[5]),
        .I2(xor_ln124_132_fu_12340_p2[5]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q4_reg_i_38_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q4_reg_i_39
       (.I0(q4_reg_i_107__0_n_0),
        .I1(q4_reg_24),
        .I2(q4_reg_i_108__0_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q4_reg_i_109_n_0),
        .O(q4_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_3__0
       (.I0(q4_reg_i_26_n_0),
        .I1(q4_reg_i_27__0_n_0),
        .I2(q4_reg_i_28__0_n_0),
        .I3(q4_reg_i_29_n_0),
        .I4(q4_reg_23),
        .I5(q4_reg_i_31_n_0),
        .O(q4_reg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_40__0
       (.I0(q4_reg_i_110__0_n_0),
        .I1(xor_ln124_70_fu_7874_p2[4]),
        .I2(xor_ln124_86_fu_9004_p2[4]),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q4_reg_i_40__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q4_reg_i_41__0
       (.I0(xor_ln124_54_fu_6742_p2[4]),
        .I1(clefia_s1_address21),
        .I2(q4_reg_27[4]),
        .I3(xor_ln124_38_fu_5723_p2[4]),
        .I4(ce24),
        .I5(q4_reg_28),
        .O(q4_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_42
       (.I0(q4_reg_26[4]),
        .I1(xor_ln124_118_fu_11268_p2[4]),
        .I2(xor_ln124_132_fu_12340_p2[4]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q4_reg_i_42_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_43
       (.I0(q4_reg_i_117_n_0),
        .I1(q4_reg_24),
        .I2(q4_reg_i_118_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(xor_ln124_277_fu_22649_p2[4]),
        .O(q4_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q4_reg_i_44__0
       (.I0(xor_ln124_102_fu_10136_p2[3]),
        .I1(xor_ln124_70_fu_7874_p2[3]),
        .I2(q4_reg_i_122_n_0),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q4_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q4_reg_i_45__0
       (.I0(xor_ln124_54_fu_6742_p2[3]),
        .I1(clefia_s1_address21),
        .I2(q4_reg_27[3]),
        .I3(xor_ln124_38_fu_5723_p2[3]),
        .I4(ce24),
        .I5(q4_reg_28),
        .O(q4_reg_i_45__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_46
       (.I0(q4_reg_26[3]),
        .I1(xor_ln124_118_fu_11268_p2[3]),
        .I2(xor_ln124_132_fu_12340_p2[3]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q4_reg_i_46_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q4_reg_i_47
       (.I0(q4_reg_i_127_n_0),
        .I1(q4_reg_24),
        .I2(q4_reg_i_128_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q4_reg_i_129_n_0),
        .O(q4_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_48__0
       (.I0(xor_ln124_102_fu_10136_p2[2]),
        .I1(xor_ln124_70_fu_7874_p2[2]),
        .I2(xor_ln124_86_fu_9004_p2[2]),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q4_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q4_reg_i_49__0
       (.I0(clefia_s1_address21),
        .I1(q4_reg_i_133_n_0),
        .I2(q4_reg_27[2]),
        .I3(xor_ln124_38_fu_5723_p2[2]),
        .I4(ce24),
        .I5(q4_reg_28),
        .O(q4_reg_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_4__0
       (.I0(q4_reg_i_32__0_n_0),
        .I1(q4_reg_i_27__0_n_0),
        .I2(q4_reg_i_33__0_n_0),
        .I3(q4_reg_i_34_n_0),
        .I4(q4_reg_23),
        .I5(q4_reg_i_35_n_0),
        .O(q4_reg_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q4_reg_i_50
       (.I0(q4_reg_26[2]),
        .I1(q4_reg_i_135_n_0),
        .I2(xor_ln124_132_fu_12340_p2[2]),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q4_reg_i_50_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_51
       (.I0(q4_reg_i_137_n_0),
        .I1(q4_reg_24),
        .I2(q4_reg_i_138_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(xor_ln124_277_fu_22649_p2[2]),
        .O(q4_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q4_reg_i_52__0
       (.I0(q4_reg_i_140__0_n_0),
        .I1(q4_reg_i_141_n_0),
        .I2(q4_reg_i_142__0_n_0),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q4_reg_i_52__0_n_0));
  LUT6 #(
    .INIT(64'h0000000088B8BBB8)) 
    q4_reg_i_53__0
       (.I0(xor_ln124_54_fu_6742_p2[1]),
        .I1(clefia_s1_address21),
        .I2(q4_reg_27[1]),
        .I3(ce24),
        .I4(q4_reg_i_144_n_0),
        .I5(q4_reg_28),
        .O(q4_reg_i_53__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q4_reg_i_54
       (.I0(q4_reg_26[1]),
        .I1(q4_reg_i_145__0_n_0),
        .I2(q4_reg_i_146__0_n_0),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q4_reg_i_54_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_55
       (.I0(q4_reg_i_147__0_n_0),
        .I1(q4_reg_24),
        .I2(q4_reg_i_148__0_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(xor_ln124_277_fu_22649_p2[1]),
        .O(q4_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_56__0
       (.I0(xor_ln124_102_fu_10136_p2[0]),
        .I1(xor_ln124_70_fu_7874_p2[0]),
        .I2(xor_ln124_86_fu_9004_p2[0]),
        .I3(clefia_s1_address219_out),
        .I4(clefia_s1_address217_out),
        .I5(clefia_s1_address218_out),
        .O(q4_reg_i_56__0_n_0));
  LUT6 #(
    .INIT(64'h0000000088B8BBB8)) 
    q4_reg_i_57__0
       (.I0(xor_ln124_54_fu_6742_p2[0]),
        .I1(clefia_s1_address21),
        .I2(q4_reg_27[0]),
        .I3(ce24),
        .I4(q4_reg_i_154__0_n_0),
        .I5(q4_reg_28),
        .O(q4_reg_i_57__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_58
       (.I0(q4_reg_26[0]),
        .I1(q4_reg_i_155_n_0),
        .I2(q4_reg_i_156_n_0),
        .I3(clefia_s1_address41),
        .I4(clefia_s1_address2110_out),
        .I5(ce16),
        .O(q4_reg_i_58_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q4_reg_i_59
       (.I0(q4_reg_i_157_n_0),
        .I1(q4_reg_24),
        .I2(q4_reg_i_158_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(xor_ln124_277_fu_22649_p2[0]),
        .O(q4_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_5__0
       (.I0(q4_reg_i_36__0_n_0),
        .I1(q4_reg_i_27__0_n_0),
        .I2(q4_reg_i_37__0_n_0),
        .I3(q4_reg_i_38_n_0),
        .I4(q4_reg_23),
        .I5(q4_reg_i_39_n_0),
        .O(q4_reg_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_6__0
       (.I0(q4_reg_i_40__0_n_0),
        .I1(q4_reg_i_27__0_n_0),
        .I2(q4_reg_i_41__0_n_0),
        .I3(q4_reg_i_42_n_0),
        .I4(q4_reg_23),
        .I5(q4_reg_i_43_n_0),
        .O(q4_reg_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q4_reg_i_76
       (.I0(clefia_s1_address413_out),
        .I1(clefia_s1_address2110_out),
        .I2(clefia_s1_address21),
        .I3(clefia_s1_address217_out),
        .I4(clefia_s1_address414_out),
        .I5(clefia_s1_address412_out),
        .O(q4_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_78
       (.I0(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I1(q4_reg_i_26_0[7]),
        .I2(x_assign_64_reg_33322[7]),
        .I3(x_assign_69_reg_33360[5]),
        .I4(x_assign_64_reg_33322[5]),
        .I5(x_assign_67_reg_33344[5]),
        .O(q4_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_79__0
       (.I0(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I1(q4_reg_i_26_1[7]),
        .I2(x_assign_43_reg_32980[5]),
        .I3(x_assign_40_reg_32962[5]),
        .I4(x_assign_40_reg_32962[7]),
        .I5(x_assign_45_reg_32992[5]),
        .O(q4_reg_i_79__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_7__0
       (.I0(q4_reg_i_44__0_n_0),
        .I1(q4_reg_i_27__0_n_0),
        .I2(q4_reg_i_45__0_n_0),
        .I3(q4_reg_i_46_n_0),
        .I4(q4_reg_23),
        .I5(q4_reg_i_47_n_0),
        .O(q4_reg_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_80__0
       (.I0(\xor_ln124_203_reg_34335_reg[7] [7]),
        .I1(q4_reg_i_26_2[7]),
        .I2(x_assign_57_reg_33172[5]),
        .I3(x_assign_52_reg_33134[7]),
        .I4(x_assign_55_reg_33156[5]),
        .I5(x_assign_52_reg_33134[5]),
        .O(q4_reg_i_80__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_81__0
       (.I0(q4_reg_i_28__0_1[7]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [7]),
        .I2(x_assign_28_reg_32790[7]),
        .I3(x_assign_33_reg_32820[5]),
        .I4(x_assign_31_reg_32808[5]),
        .I5(x_assign_28_reg_32790[5]),
        .O(q4_reg_i_81__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_82
       (.I0(q4_reg_i_28__0_0[7]),
        .I1(q5_reg_i_10_0[7]),
        .I2(x_assign_16_reg_32594[5]),
        .I3(x_assign_21_reg_32548[7]),
        .I4(or_ln134_11_fu_5671_p3[5]),
        .I5(or_ln134_12_reg_32680[7]),
        .O(xor_ln124_38_fu_5723_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_84__0
       (.I0(q4_reg_i_29_1[7]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I2(x_assign_76_reg_33510[7]),
        .I3(x_assign_81_reg_33548[5]),
        .I4(x_assign_79_reg_33532[5]),
        .I5(x_assign_76_reg_33510[5]),
        .O(xor_ln124_118_fu_11268_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_85
       (.I0(q4_reg_i_29_0[7]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [7]),
        .I2(x_assign_90_reg_33714[7]),
        .I3(or_ln134_60_fu_12301_p3[1]),
        .I4(or_ln134_59_fu_12295_p3[5]),
        .I5(or_ln134_60_fu_12301_p3[7]),
        .O(xor_ln124_132_fu_12340_p2[7]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q4_reg_i_87
       (.I0(q4_reg_i_31_2[7]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_0 [7]),
        .I2(\xor_ln124_334_reg_35578_reg[7] [7]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q4_reg_i_88
       (.I0(q0_reg_i_284__0_0[7]),
        .I1(q4_reg_i_31_0[7]),
        .I2(q4_reg_i_31_1[7]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_89__0
       (.I0(\xor_ln124_425_reg_36508_reg[7] [7]),
        .I1(q4_reg_i_31_3[7]),
        .I2(x_assign_199_reg_35077[5]),
        .I3(x_assign_196_reg_35055[5]),
        .I4(x_assign_201_reg_35019[5]),
        .I5(x_assign_196_reg_35055[7]),
        .O(q4_reg_i_89__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_8__0
       (.I0(q4_reg_i_48__0_n_0),
        .I1(q4_reg_i_27__0_n_0),
        .I2(q4_reg_i_49__0_n_0),
        .I3(q4_reg_i_50_n_0),
        .I4(q4_reg_23),
        .I5(q4_reg_i_51_n_0),
        .O(q4_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_90
       (.I0(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I1(q4_reg_i_26_0[6]),
        .I2(x_assign_64_reg_33322[6]),
        .I3(x_assign_69_reg_33360[4]),
        .I4(x_assign_64_reg_33322[4]),
        .I5(x_assign_67_reg_33344[4]),
        .O(q4_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_91__0
       (.I0(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I1(q4_reg_i_26_1[6]),
        .I2(x_assign_43_reg_32980[4]),
        .I3(x_assign_40_reg_32962[4]),
        .I4(x_assign_40_reg_32962[6]),
        .I5(x_assign_45_reg_32992[4]),
        .O(xor_ln124_70_fu_7874_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_92__0
       (.I0(\xor_ln124_203_reg_34335_reg[7] [6]),
        .I1(q4_reg_i_26_2[6]),
        .I2(x_assign_57_reg_33172[4]),
        .I3(x_assign_52_reg_33134[6]),
        .I4(x_assign_55_reg_33156[4]),
        .I5(x_assign_52_reg_33134[4]),
        .O(xor_ln124_86_fu_9004_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_93
       (.I0(q4_reg_i_28__0_1[6]),
        .I1(\xor_ln124_425_reg_36508_reg[7] [6]),
        .I2(x_assign_28_reg_32790[6]),
        .I3(x_assign_33_reg_32820[4]),
        .I4(x_assign_31_reg_32808[4]),
        .I5(x_assign_28_reg_32790[4]),
        .O(xor_ln124_54_fu_6742_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_94
       (.I0(q4_reg_i_28__0_0[6]),
        .I1(q5_reg_i_10_0[6]),
        .I2(x_assign_16_reg_32594[4]),
        .I3(x_assign_21_reg_32548[6]),
        .I4(or_ln134_11_fu_5671_p3[4]),
        .I5(or_ln134_12_reg_32680[6]),
        .O(xor_ln124_38_fu_5723_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_95__0
       (.I0(q4_reg_i_29_1[6]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I2(x_assign_76_reg_33510[6]),
        .I3(x_assign_81_reg_33548[4]),
        .I4(x_assign_79_reg_33532[4]),
        .I5(x_assign_76_reg_33510[4]),
        .O(q4_reg_i_95__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_96__0
       (.I0(q4_reg_i_29_0[6]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [6]),
        .I2(x_assign_90_reg_33714[6]),
        .I3(or_ln134_60_fu_12301_p3[0]),
        .I4(or_ln134_59_fu_12295_p3[4]),
        .I5(or_ln134_60_fu_12301_p3[6]),
        .O(xor_ln124_132_fu_12340_p2[6]));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q4_reg_i_97
       (.I0(q4_reg_i_31_2[6]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_0 [6]),
        .I2(\xor_ln124_334_reg_35578_reg[7] [6]),
        .I3(clefia_s1_address2111_out),
        .I4(clefia_s1_address415_out),
        .I5(clefia_s1_address416_out),
        .O(q4_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q4_reg_i_98
       (.I0(q0_reg_i_284__0_0[6]),
        .I1(q4_reg_i_31_0[6]),
        .I2(q4_reg_i_31_1[6]),
        .I3(clefia_s1_address414_out),
        .I4(clefia_s1_address412_out),
        .I5(clefia_s1_address413_out),
        .O(q4_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q4_reg_i_99__0
       (.I0(\xor_ln124_425_reg_36508_reg[7] [6]),
        .I1(q4_reg_i_31_3[6]),
        .I2(x_assign_199_reg_35077[4]),
        .I3(x_assign_196_reg_35055[4]),
        .I4(x_assign_201_reg_35019[4]),
        .I5(x_assign_196_reg_35055[6]),
        .O(xor_ln124_277_fu_22649_p2[6]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q4_reg_i_9__0
       (.I0(q4_reg_i_52__0_n_0),
        .I1(q4_reg_i_27__0_n_0),
        .I2(q4_reg_i_53__0_n_0),
        .I3(q4_reg_i_54_n_0),
        .I4(q4_reg_23),
        .I5(q4_reg_i_55_n_0),
        .O(q4_reg_i_9__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q5_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q5_reg
       (.ADDRARDADDR({1'b0,1'b0,q5_reg_i_2__0_n_0,q5_reg_i_3__0_n_0,q5_reg_i_4__0_n_0,q5_reg_i_5__0_n_0,q5_reg_i_6__0_n_0,q5_reg_i_7__0_n_0,q5_reg_i_8__0_n_0,q5_reg_i_9_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q5_reg_DOADO_UNCONNECTED[15:8],q5_reg_0}),
        .DOBDO(NLW_q5_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q5_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q5_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce5),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_10
       (.I0(xor_ln124_68_fu_7824_p2[7]),
        .I1(q5_reg_i_45__0_n_0),
        .I2(xor_ln124_52_fu_6692_p2[7]),
        .I3(clefia_s1_address217_out),
        .I4(ce24),
        .I5(clefia_s1_address21),
        .O(q5_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_100__0
       (.I0(q5_reg_i_15_2[2]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I2(q5_reg_i_23_0[0]),
        .I3(q5_reg_i_23_1[0]),
        .I4(x_assign_199_reg_35077[2]),
        .I5(\xor_ln124_300_reg_35192_reg[3] [2]),
        .O(q5_reg_i_100__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_101
       (.I0(q5_reg_i_10_1[1]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [1]),
        .I2(x_assign_43_reg_32980[7]),
        .I3(x_assign_40_reg_32962[7]),
        .I4(x_assign_43_reg_32980[1]),
        .I5(q3_reg_i_117_0[1]),
        .O(q5_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_102__0
       (.I0(\xor_ln124_29_reg_32509_reg[7] [1]),
        .I1(x_assign_18_reg_32639[1]),
        .I2(or_ln134_12_reg_32680[1]),
        .I3(x_assign_16_reg_32594[5]),
        .I4(q5_reg_i_10_3[1]),
        .I5(q5_reg_i_28__0_1[1]),
        .O(xor_ln124_36_fu_5697_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_103__0
       (.I0(q5_reg_i_10_0[1]),
        .I1(q5_reg_i_10_2[1]),
        .I2(q5_reg_i_28__0_0[1]),
        .I3(x_assign_31_reg_32808[1]),
        .I4(x_assign_31_reg_32808[7]),
        .I5(x_assign_28_reg_32790[7]),
        .O(xor_ln124_52_fu_6692_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_104__0
       (.I0(q5_reg_i_10_0[1]),
        .I1(q5_reg_i_13_2[1]),
        .I2(x_assign_79_reg_33532[7]),
        .I3(x_assign_76_reg_33510[7]),
        .I4(\xor_ln124_141_reg_33663_reg[3] [1]),
        .I5(x_assign_79_reg_33532[1]),
        .O(q5_reg_i_104__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_105
       (.I0(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I1(q5_reg_i_13_1[1]),
        .I2(x_assign_55_reg_33156[7]),
        .I3(x_assign_52_reg_33134[7]),
        .I4(x_assign_55_reg_33156[1]),
        .I5(q3_reg_i_115__0_0[1]),
        .O(q5_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_106
       (.I0(\xor_ln124_29_reg_32509_reg[7] [1]),
        .I1(q5_reg_i_13_0[1]),
        .I2(q5_reg_i_30_0[1]),
        .I3(x_assign_67_reg_33344[1]),
        .I4(x_assign_64_reg_33322[7]),
        .I5(x_assign_67_reg_33344[7]),
        .O(xor_ln124_100_fu_10082_p2[1]));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q5_reg_i_107
       (.I0(q3_reg_i_283_0[1]),
        .I1(q3_reg_i_216_0[1]),
        .I2(\xor_ln124_316_reg_35380_reg[7] [1]),
        .I3(clefia_s1_address416_out),
        .I4(clefia_s1_address414_out),
        .I5(clefia_s1_address415_out),
        .O(q5_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_108
       (.I0(Q[1]),
        .I1(q5_reg_i_15_0[1]),
        .I2(q5_reg_i_15_1[1]),
        .I3(clefia_s1_address413_out),
        .I4(clefia_s1_address41),
        .I5(clefia_s1_address412_out),
        .O(q5_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_109
       (.I0(q5_reg_i_15_2[1]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [1]),
        .I2(x_assign_199_reg_35077[7]),
        .I3(x_assign_196_reg_35055[7]),
        .I4(x_assign_199_reg_35077[1]),
        .I5(\xor_ln124_300_reg_35192_reg[3] [1]),
        .O(xor_ln124_275_fu_22595_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_110
       (.I0(q5_reg_i_10_1[0]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [0]),
        .I2(x_assign_43_reg_32980[6]),
        .I3(x_assign_40_reg_32962[6]),
        .I4(x_assign_43_reg_32980[0]),
        .I5(q3_reg_i_117_0[0]),
        .O(xor_ln124_68_fu_7824_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_111
       (.I0(\xor_ln124_29_reg_32509_reg[7] [0]),
        .I1(x_assign_18_reg_32639[0]),
        .I2(or_ln134_12_reg_32680[0]),
        .I3(x_assign_16_reg_32594[4]),
        .I4(q5_reg_i_10_3[0]),
        .I5(q5_reg_i_28__0_1[0]),
        .O(xor_ln124_36_fu_5697_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_112
       (.I0(q5_reg_i_10_0[0]),
        .I1(q5_reg_i_10_2[0]),
        .I2(q5_reg_i_28__0_0[0]),
        .I3(x_assign_31_reg_32808[0]),
        .I4(x_assign_31_reg_32808[6]),
        .I5(x_assign_28_reg_32790[6]),
        .O(xor_ln124_52_fu_6692_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_113
       (.I0(q5_reg_i_10_0[0]),
        .I1(q5_reg_i_13_2[0]),
        .I2(x_assign_79_reg_33532[6]),
        .I3(x_assign_76_reg_33510[6]),
        .I4(\xor_ln124_141_reg_33663_reg[3] [0]),
        .I5(x_assign_79_reg_33532[0]),
        .O(q5_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_114
       (.I0(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I1(q5_reg_i_13_1[0]),
        .I2(x_assign_55_reg_33156[6]),
        .I3(x_assign_52_reg_33134[6]),
        .I4(x_assign_55_reg_33156[0]),
        .I5(q3_reg_i_115__0_0[0]),
        .O(xor_ln124_84_fu_8950_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_115
       (.I0(\xor_ln124_29_reg_32509_reg[7] [0]),
        .I1(q5_reg_i_13_0[0]),
        .I2(q5_reg_i_30_0[0]),
        .I3(x_assign_67_reg_33344[0]),
        .I4(x_assign_64_reg_33322[6]),
        .I5(x_assign_67_reg_33344[6]),
        .O(q5_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_116
       (.I0(q3_reg_i_283_0[0]),
        .I1(q3_reg_i_216_0[0]),
        .I2(\xor_ln124_316_reg_35380_reg[7] [0]),
        .I3(clefia_s1_address416_out),
        .I4(clefia_s1_address414_out),
        .I5(clefia_s1_address415_out),
        .O(q5_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_117
       (.I0(Q[0]),
        .I1(q5_reg_i_15_0[0]),
        .I2(q5_reg_i_15_1[0]),
        .I3(clefia_s1_address413_out),
        .I4(clefia_s1_address41),
        .I5(clefia_s1_address412_out),
        .O(q5_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_118
       (.I0(q5_reg_i_15_2[0]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [0]),
        .I2(x_assign_199_reg_35077[6]),
        .I3(x_assign_196_reg_35055[6]),
        .I4(x_assign_199_reg_35077[0]),
        .I5(\xor_ln124_300_reg_35192_reg[3] [0]),
        .O(xor_ln124_275_fu_22595_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    q5_reg_i_11__0
       (.I0(clefia_s1_address219_out),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\reg_2405_reg[0] [9]),
        .I3(clefia_s1_address2110_out),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q5_reg_i_12__0
       (.I0(ce411),
        .I1(q5_reg_14[7]),
        .I2(\xor_ln124_95_reg_33109_reg[7]_0 [7]),
        .I3(clefia_s1_address51),
        .I4(\xor_ln124_46_reg_32622_reg[7] [7]),
        .I5(q5_reg_i_48__0_n_0),
        .O(q5_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_13
       (.I0(q5_reg_i_49_n_0),
        .I1(q5_reg_i_50__0_n_0),
        .I2(q5_reg_i_51_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q5_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    q5_reg_i_14
       (.I0(q5_reg_i_52_n_0),
        .I1(\reg_2405_reg[0] [6]),
        .I2(\reg_2405_reg[0] [4]),
        .I3(\reg_2405_reg[0] [8]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(clefia_s1_address2112_out),
        .O(q5_reg_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_15
       (.I0(q5_reg_i_53_n_0),
        .I1(q5_reg_i_52_n_0),
        .I2(q5_reg_i_54_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(xor_ln124_275_fu_22595_p2[7]),
        .O(q5_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_16__0
       (.I0(xor_ln124_68_fu_7824_p2[6]),
        .I1(xor_ln124_36_fu_5697_p2[6]),
        .I2(q5_reg_i_58__0_n_0),
        .I3(clefia_s1_address217_out),
        .I4(ce24),
        .I5(clefia_s1_address21),
        .O(q5_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'h0000000022727772)) 
    q5_reg_i_17__0
       (.I0(ce411),
        .I1(q5_reg_14[6]),
        .I2(\xor_ln124_95_reg_33109_reg[7]_0 [6]),
        .I3(clefia_s1_address51),
        .I4(\xor_ln124_46_reg_32622_reg[7] [6]),
        .I5(q5_reg_i_48__0_n_0),
        .O(q5_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_18
       (.I0(xor_ln124_116_fu_11214_p2[6]),
        .I1(xor_ln124_84_fu_8950_p2[6]),
        .I2(xor_ln124_100_fu_10082_p2[6]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q5_reg_i_18_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_19
       (.I0(q5_reg_i_62_n_0),
        .I1(q5_reg_i_52_n_0),
        .I2(q5_reg_i_63__0_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q5_reg_i_64_n_0),
        .O(q5_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_20__0
       (.I0(xor_ln124_68_fu_7824_p2[5]),
        .I1(xor_ln124_36_fu_5697_p2[5]),
        .I2(q5_reg_i_67_n_0),
        .I3(clefia_s1_address217_out),
        .I4(ce24),
        .I5(clefia_s1_address21),
        .O(q5_reg_i_20__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q5_reg_i_21__0
       (.I0(q5_reg_14[5]),
        .I1(ce411),
        .I2(\xor_ln124_95_reg_33109_reg[7]_0 [5]),
        .I3(\xor_ln124_46_reg_32622_reg[7] [5]),
        .I4(clefia_s1_address51),
        .I5(q5_reg_i_48__0_n_0),
        .O(q5_reg_i_21__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_22
       (.I0(q5_reg_i_68_n_0),
        .I1(xor_ln124_84_fu_8950_p2[5]),
        .I2(xor_ln124_100_fu_10082_p2[5]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q5_reg_i_22_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_23
       (.I0(q5_reg_i_71__0_n_0),
        .I1(q5_reg_i_52_n_0),
        .I2(q5_reg_i_72_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q5_reg_i_73__0_n_0),
        .O(q5_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_24__0
       (.I0(xor_ln124_68_fu_7824_p2[4]),
        .I1(xor_ln124_36_fu_5697_p2[4]),
        .I2(q5_reg_i_76_n_0),
        .I3(clefia_s1_address217_out),
        .I4(ce24),
        .I5(clefia_s1_address21),
        .O(q5_reg_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q5_reg_i_25__0
       (.I0(q5_reg_14[4]),
        .I1(ce411),
        .I2(\xor_ln124_95_reg_33109_reg[7]_0 [4]),
        .I3(\xor_ln124_46_reg_32622_reg[7] [4]),
        .I4(clefia_s1_address51),
        .I5(q5_reg_i_48__0_n_0),
        .O(q5_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_26
       (.I0(q5_reg_i_77_n_0),
        .I1(xor_ln124_84_fu_8950_p2[4]),
        .I2(xor_ln124_100_fu_10082_p2[4]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q5_reg_i_26_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_27
       (.I0(q5_reg_i_80_n_0),
        .I1(q5_reg_i_52_n_0),
        .I2(q5_reg_i_81_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(xor_ln124_275_fu_22595_p2[4]),
        .O(q5_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_28__0
       (.I0(q5_reg_i_83__0_n_0),
        .I1(q5_reg_i_84__0_n_0),
        .I2(q5_reg_i_85__0_n_0),
        .I3(clefia_s1_address217_out),
        .I4(ce24),
        .I5(clefia_s1_address21),
        .O(q5_reg_i_28__0_n_0));
  LUT6 #(
    .INIT(64'h0000000088B8BBB8)) 
    q5_reg_i_29__0
       (.I0(q5_reg_14[3]),
        .I1(ce411),
        .I2(\xor_ln124_95_reg_33109_reg[7]_0 [3]),
        .I3(clefia_s1_address51),
        .I4(\xor_ln124_46_reg_32622_reg[7] [3]),
        .I5(q5_reg_i_48__0_n_0),
        .O(q5_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_2__0
       (.I0(q5_reg_i_10_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(q5_reg_i_12__0_n_0),
        .I3(q5_reg_i_13_n_0),
        .I4(q5_reg_i_14_n_0),
        .I5(q5_reg_i_15_n_0),
        .O(q5_reg_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_30
       (.I0(xor_ln124_116_fu_11214_p2[3]),
        .I1(q5_reg_i_87__0_n_0),
        .I2(q5_reg_i_88__0_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q5_reg_i_30_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_31
       (.I0(q5_reg_i_89_n_0),
        .I1(q5_reg_i_52_n_0),
        .I2(q5_reg_i_90_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q5_reg_i_91_n_0),
        .O(q5_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q5_reg_i_32__0
       (.I0(q5_reg_i_92__0_n_0),
        .I1(xor_ln124_36_fu_5697_p2[2]),
        .I2(q5_reg_i_94__0_n_0),
        .I3(clefia_s1_address217_out),
        .I4(ce24),
        .I5(clefia_s1_address21),
        .O(q5_reg_i_32__0_n_0));
  LUT6 #(
    .INIT(64'h0000000022727772)) 
    q5_reg_i_33__0
       (.I0(ce411),
        .I1(q5_reg_14[2]),
        .I2(\xor_ln124_95_reg_33109_reg[7]_0 [2]),
        .I3(clefia_s1_address51),
        .I4(\xor_ln124_46_reg_32622_reg[7] [2]),
        .I5(q5_reg_i_48__0_n_0),
        .O(q5_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_34
       (.I0(q5_reg_i_95__0_n_0),
        .I1(q5_reg_i_96_n_0),
        .I2(q5_reg_i_97_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q5_reg_i_34_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_35
       (.I0(q5_reg_i_98_n_0),
        .I1(q5_reg_i_52_n_0),
        .I2(q5_reg_i_99_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(q5_reg_i_100__0_n_0),
        .O(q5_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_36__0
       (.I0(q5_reg_i_101_n_0),
        .I1(xor_ln124_36_fu_5697_p2[1]),
        .I2(xor_ln124_52_fu_6692_p2[1]),
        .I3(clefia_s1_address217_out),
        .I4(ce24),
        .I5(clefia_s1_address21),
        .O(q5_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q5_reg_i_37__0
       (.I0(ce411),
        .I1(q5_reg_14[1]),
        .I2(\xor_ln124_95_reg_33109_reg[7]_0 [1]),
        .I3(\xor_ln124_46_reg_32622_reg[7] [1]),
        .I4(clefia_s1_address51),
        .I5(q5_reg_i_48__0_n_0),
        .O(q5_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_38
       (.I0(q5_reg_i_104__0_n_0),
        .I1(q5_reg_i_105_n_0),
        .I2(xor_ln124_100_fu_10082_p2[1]),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q5_reg_i_38_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_39
       (.I0(q5_reg_i_107_n_0),
        .I1(q5_reg_i_52_n_0),
        .I2(q5_reg_i_108_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(xor_ln124_275_fu_22595_p2[1]),
        .O(q5_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_3__0
       (.I0(q5_reg_i_16__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(q5_reg_i_17__0_n_0),
        .I3(q5_reg_i_18_n_0),
        .I4(q5_reg_i_14_n_0),
        .I5(q5_reg_i_19_n_0),
        .O(q5_reg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_40__0
       (.I0(xor_ln124_68_fu_7824_p2[0]),
        .I1(xor_ln124_36_fu_5697_p2[0]),
        .I2(xor_ln124_52_fu_6692_p2[0]),
        .I3(clefia_s1_address217_out),
        .I4(ce24),
        .I5(clefia_s1_address21),
        .O(q5_reg_i_40__0_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q5_reg_i_41__0
       (.I0(ce411),
        .I1(q5_reg_14[0]),
        .I2(\xor_ln124_95_reg_33109_reg[7]_0 [0]),
        .I3(clefia_s1_address51),
        .I4(\xor_ln124_46_reg_32622_reg[7] [0]),
        .I5(q5_reg_i_48__0_n_0),
        .O(q5_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q5_reg_i_42
       (.I0(q5_reg_i_113_n_0),
        .I1(xor_ln124_84_fu_8950_p2[0]),
        .I2(q5_reg_i_115_n_0),
        .I3(clefia_s1_address2110_out),
        .I4(clefia_s1_address218_out),
        .I5(clefia_s1_address219_out),
        .O(q5_reg_i_42_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_43
       (.I0(q5_reg_i_116_n_0),
        .I1(q5_reg_i_52_n_0),
        .I2(q5_reg_i_117_n_0),
        .I3(clefia_s1_address2112_out),
        .I4(xor_ln124_275_fu_22595_p2[0]),
        .O(q5_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_44__0
       (.I0(q5_reg_i_10_1[7]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [7]),
        .I2(x_assign_43_reg_32980[5]),
        .I3(x_assign_40_reg_32962[5]),
        .I4(x_assign_43_reg_32980[7]),
        .I5(or_ln134_30_reg_33004[1]),
        .O(xor_ln124_68_fu_7824_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_45__0
       (.I0(q5_reg_i_10_3[7]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [7]),
        .I2(or_ln134_11_fu_5671_p3[5]),
        .I3(or_ln134_12_reg_32680[7]),
        .I4(or_ln134_12_reg_32680[1]),
        .I5(x_assign_18_reg_32639[7]),
        .O(q5_reg_i_45__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_46__0
       (.I0(q5_reg_i_10_0[7]),
        .I1(q5_reg_i_10_2[7]),
        .I2(or_ln134_22_reg_32832[1]),
        .I3(x_assign_31_reg_32808[7]),
        .I4(x_assign_31_reg_32808[5]),
        .I5(x_assign_28_reg_32790[5]),
        .O(xor_ln124_52_fu_6692_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q5_reg_i_47__0
       (.I0(\reg_2405_reg[0] [0]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(clefia_s1_address51));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    q5_reg_i_48__0
       (.I0(clefia_s1_address21),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\reg_2405_reg[0] [3]),
        .I3(clefia_s1_address217_out),
        .O(q5_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_49
       (.I0(q5_reg_i_10_0[7]),
        .I1(q5_reg_i_13_2[7]),
        .I2(x_assign_79_reg_33532[5]),
        .I3(x_assign_76_reg_33510[5]),
        .I4(or_ln134_54_fu_11187_p3[1]),
        .I5(x_assign_79_reg_33532[7]),
        .O(q5_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_4__0
       (.I0(q5_reg_i_20__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(q5_reg_i_21__0_n_0),
        .I3(q5_reg_i_22_n_0),
        .I4(q5_reg_i_14_n_0),
        .I5(q5_reg_i_23_n_0),
        .O(q5_reg_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_50__0
       (.I0(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I1(q5_reg_i_13_1[7]),
        .I2(x_assign_55_reg_33156[5]),
        .I3(x_assign_52_reg_33134[5]),
        .I4(x_assign_55_reg_33156[7]),
        .I5(or_ln134_38_fu_8923_p3[1]),
        .O(q5_reg_i_50__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_51
       (.I0(\xor_ln124_29_reg_32509_reg[7] [7]),
        .I1(q5_reg_i_13_0[7]),
        .I2(or_ln134_46_fu_10055_p3[1]),
        .I3(x_assign_67_reg_33344[7]),
        .I4(x_assign_64_reg_33322[5]),
        .I5(x_assign_67_reg_33344[5]),
        .O(q5_reg_i_51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    q5_reg_i_52
       (.I0(\reg_2405_reg[0] [12]),
        .I1(\reg_2405_reg[0] [10]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_2405_reg[0] [14]),
        .O(q5_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_53
       (.I0(q3_reg_i_283_0[7]),
        .I1(q3_reg_i_216_0[7]),
        .I2(\xor_ln124_316_reg_35380_reg[7] [7]),
        .I3(clefia_s1_address416_out),
        .I4(clefia_s1_address414_out),
        .I5(clefia_s1_address415_out),
        .O(q5_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_54
       (.I0(Q[7]),
        .I1(q5_reg_i_15_0[7]),
        .I2(q5_reg_i_15_1[7]),
        .I3(clefia_s1_address413_out),
        .I4(clefia_s1_address41),
        .I5(clefia_s1_address412_out),
        .O(q5_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_55__0
       (.I0(q5_reg_i_15_2[7]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [7]),
        .I2(x_assign_199_reg_35077[5]),
        .I3(x_assign_196_reg_35055[5]),
        .I4(x_assign_199_reg_35077[7]),
        .I5(or_ln134_134_fu_22568_p3[1]),
        .O(xor_ln124_275_fu_22595_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_56
       (.I0(q5_reg_i_10_1[6]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [6]),
        .I2(x_assign_43_reg_32980[4]),
        .I3(x_assign_40_reg_32962[4]),
        .I4(x_assign_43_reg_32980[6]),
        .I5(or_ln134_30_reg_33004[0]),
        .O(xor_ln124_68_fu_7824_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_57__0
       (.I0(\xor_ln124_29_reg_32509_reg[7] [6]),
        .I1(x_assign_18_reg_32639[6]),
        .I2(or_ln134_12_reg_32680[6]),
        .I3(or_ln134_11_fu_5671_p3[4]),
        .I4(q5_reg_i_10_3[6]),
        .I5(or_ln134_12_reg_32680[0]),
        .O(xor_ln124_36_fu_5697_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_58__0
       (.I0(q5_reg_i_10_0[6]),
        .I1(q5_reg_i_10_2[6]),
        .I2(or_ln134_22_reg_32832[0]),
        .I3(x_assign_31_reg_32808[6]),
        .I4(x_assign_31_reg_32808[4]),
        .I5(x_assign_28_reg_32790[4]),
        .O(q5_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_59__0
       (.I0(q5_reg_i_10_0[6]),
        .I1(q5_reg_i_13_2[6]),
        .I2(x_assign_79_reg_33532[4]),
        .I3(x_assign_76_reg_33510[4]),
        .I4(or_ln134_54_fu_11187_p3[0]),
        .I5(x_assign_79_reg_33532[6]),
        .O(xor_ln124_116_fu_11214_p2[6]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_5__0
       (.I0(q5_reg_i_24__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(q5_reg_i_25__0_n_0),
        .I3(q5_reg_i_26_n_0),
        .I4(q5_reg_i_14_n_0),
        .I5(q5_reg_i_27_n_0),
        .O(q5_reg_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_60__0
       (.I0(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I1(q5_reg_i_13_1[6]),
        .I2(x_assign_55_reg_33156[4]),
        .I3(x_assign_52_reg_33134[4]),
        .I4(x_assign_55_reg_33156[6]),
        .I5(or_ln134_38_fu_8923_p3[0]),
        .O(xor_ln124_84_fu_8950_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_61
       (.I0(\xor_ln124_29_reg_32509_reg[7] [6]),
        .I1(q5_reg_i_13_0[6]),
        .I2(or_ln134_46_fu_10055_p3[0]),
        .I3(x_assign_67_reg_33344[6]),
        .I4(x_assign_64_reg_33322[4]),
        .I5(x_assign_67_reg_33344[4]),
        .O(xor_ln124_100_fu_10082_p2[6]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_62
       (.I0(q3_reg_i_283_0[6]),
        .I1(q3_reg_i_216_0[6]),
        .I2(\xor_ln124_316_reg_35380_reg[7] [6]),
        .I3(clefia_s1_address416_out),
        .I4(clefia_s1_address414_out),
        .I5(clefia_s1_address415_out),
        .O(q5_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_63__0
       (.I0(Q[6]),
        .I1(q5_reg_i_15_0[6]),
        .I2(q5_reg_i_15_1[6]),
        .I3(clefia_s1_address413_out),
        .I4(clefia_s1_address41),
        .I5(clefia_s1_address412_out),
        .O(q5_reg_i_63__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_64
       (.I0(q5_reg_i_15_2[6]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [6]),
        .I2(x_assign_199_reg_35077[4]),
        .I3(x_assign_196_reg_35055[4]),
        .I4(x_assign_199_reg_35077[6]),
        .I5(or_ln134_134_fu_22568_p3[0]),
        .O(q5_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_65
       (.I0(q5_reg_i_10_1[5]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [5]),
        .I2(q5_reg_i_20__0_0[3]),
        .I3(q5_reg_i_20__0_1[3]),
        .I4(x_assign_43_reg_32980[5]),
        .I5(or_ln134_30_reg_33004[7]),
        .O(xor_ln124_68_fu_7824_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_66__0
       (.I0(\xor_ln124_29_reg_32509_reg[7] [5]),
        .I1(x_assign_18_reg_32639[5]),
        .I2(or_ln134_12_reg_32680[5]),
        .I3(or_ln134_11_fu_5671_p3[3]),
        .I4(q5_reg_i_10_3[5]),
        .I5(or_ln134_12_reg_32680[7]),
        .O(xor_ln124_36_fu_5697_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_67
       (.I0(q5_reg_i_10_0[5]),
        .I1(q5_reg_i_10_2[5]),
        .I2(or_ln134_22_reg_32832[7]),
        .I3(x_assign_31_reg_32808[5]),
        .I4(q5_reg_i_20__0_2[3]),
        .I5(q5_reg_i_20__0_3[3]),
        .O(q5_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_68
       (.I0(q5_reg_i_10_0[5]),
        .I1(q5_reg_i_13_2[5]),
        .I2(q5_reg_i_22_2[3]),
        .I3(q5_reg_i_22_3[3]),
        .I4(or_ln134_54_fu_11187_p3[7]),
        .I5(x_assign_79_reg_33532[5]),
        .O(q5_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_69
       (.I0(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I1(q5_reg_i_13_1[5]),
        .I2(q5_reg_i_22_0[3]),
        .I3(q5_reg_i_22_1[3]),
        .I4(x_assign_55_reg_33156[5]),
        .I5(or_ln134_38_fu_8923_p3[7]),
        .O(xor_ln124_84_fu_8950_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_6__0
       (.I0(q5_reg_i_28__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(q5_reg_i_29__0_n_0),
        .I3(q5_reg_i_30_n_0),
        .I4(q5_reg_i_14_n_0),
        .I5(q5_reg_i_31_n_0),
        .O(q5_reg_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_70__0
       (.I0(\xor_ln124_29_reg_32509_reg[7] [5]),
        .I1(q5_reg_i_13_0[5]),
        .I2(or_ln134_46_fu_10055_p3[7]),
        .I3(x_assign_67_reg_33344[5]),
        .I4(q4_reg_i_36__0_0[3]),
        .I5(q4_reg_i_36__0_1[3]),
        .O(xor_ln124_100_fu_10082_p2[5]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_71__0
       (.I0(q3_reg_i_283_0[5]),
        .I1(q3_reg_i_216_0[5]),
        .I2(\xor_ln124_316_reg_35380_reg[7] [5]),
        .I3(clefia_s1_address416_out),
        .I4(clefia_s1_address414_out),
        .I5(clefia_s1_address415_out),
        .O(q5_reg_i_71__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_72
       (.I0(Q[5]),
        .I1(q5_reg_i_15_0[5]),
        .I2(q5_reg_i_15_1[5]),
        .I3(clefia_s1_address413_out),
        .I4(clefia_s1_address41),
        .I5(clefia_s1_address412_out),
        .O(q5_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_73__0
       (.I0(q5_reg_i_15_2[5]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [5]),
        .I2(q5_reg_i_23_0[3]),
        .I3(q5_reg_i_23_1[3]),
        .I4(x_assign_199_reg_35077[5]),
        .I5(or_ln134_134_fu_22568_p3[7]),
        .O(q5_reg_i_73__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_74
       (.I0(q5_reg_i_10_1[4]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [4]),
        .I2(q5_reg_i_20__0_0[2]),
        .I3(q5_reg_i_20__0_1[2]),
        .I4(x_assign_43_reg_32980[4]),
        .I5(or_ln134_30_reg_33004[6]),
        .O(xor_ln124_68_fu_7824_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_75__0
       (.I0(\xor_ln124_29_reg_32509_reg[7] [4]),
        .I1(x_assign_18_reg_32639[4]),
        .I2(or_ln134_12_reg_32680[4]),
        .I3(or_ln134_11_fu_5671_p3[2]),
        .I4(q5_reg_i_10_3[4]),
        .I5(or_ln134_12_reg_32680[6]),
        .O(xor_ln124_36_fu_5697_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_76
       (.I0(q5_reg_i_10_0[4]),
        .I1(q5_reg_i_10_2[4]),
        .I2(or_ln134_22_reg_32832[6]),
        .I3(x_assign_31_reg_32808[4]),
        .I4(q5_reg_i_20__0_2[2]),
        .I5(q5_reg_i_20__0_3[2]),
        .O(q5_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_77
       (.I0(q5_reg_i_10_0[4]),
        .I1(q5_reg_i_13_2[4]),
        .I2(q5_reg_i_22_2[2]),
        .I3(q5_reg_i_22_3[2]),
        .I4(or_ln134_54_fu_11187_p3[6]),
        .I5(x_assign_79_reg_33532[4]),
        .O(q5_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_78__0
       (.I0(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I1(q5_reg_i_13_1[4]),
        .I2(q5_reg_i_22_0[2]),
        .I3(q5_reg_i_22_1[2]),
        .I4(x_assign_55_reg_33156[4]),
        .I5(or_ln134_38_fu_8923_p3[6]),
        .O(xor_ln124_84_fu_8950_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_79__0
       (.I0(\xor_ln124_29_reg_32509_reg[7] [4]),
        .I1(q5_reg_i_13_0[4]),
        .I2(or_ln134_46_fu_10055_p3[6]),
        .I3(x_assign_67_reg_33344[4]),
        .I4(q4_reg_i_36__0_0[2]),
        .I5(q4_reg_i_36__0_1[2]),
        .O(xor_ln124_100_fu_10082_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_7__0
       (.I0(q5_reg_i_32__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(q5_reg_i_33__0_n_0),
        .I3(q5_reg_i_34_n_0),
        .I4(q5_reg_i_14_n_0),
        .I5(q5_reg_i_35_n_0),
        .O(q5_reg_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_80
       (.I0(q3_reg_i_283_0[4]),
        .I1(q3_reg_i_216_0[4]),
        .I2(\xor_ln124_316_reg_35380_reg[7] [4]),
        .I3(clefia_s1_address416_out),
        .I4(clefia_s1_address414_out),
        .I5(clefia_s1_address415_out),
        .O(q5_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_81
       (.I0(Q[4]),
        .I1(q5_reg_i_15_0[4]),
        .I2(q5_reg_i_15_1[4]),
        .I3(clefia_s1_address413_out),
        .I4(clefia_s1_address41),
        .I5(clefia_s1_address412_out),
        .O(q5_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_82
       (.I0(q5_reg_i_15_2[4]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I2(q5_reg_i_23_0[2]),
        .I3(q5_reg_i_23_1[2]),
        .I4(x_assign_199_reg_35077[4]),
        .I5(or_ln134_134_fu_22568_p3[6]),
        .O(xor_ln124_275_fu_22595_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_83__0
       (.I0(q5_reg_i_10_1[3]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [3]),
        .I2(q5_reg_i_20__0_0[1]),
        .I3(q5_reg_i_20__0_1[1]),
        .I4(x_assign_43_reg_32980[3]),
        .I5(q3_reg_i_117_0[3]),
        .O(q5_reg_i_83__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_84__0
       (.I0(q5_reg_i_10_3[3]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [3]),
        .I2(or_ln134_11_fu_5671_p3[1]),
        .I3(or_ln134_12_reg_32680[3]),
        .I4(q5_reg_i_28__0_1[3]),
        .I5(x_assign_18_reg_32639[3]),
        .O(q5_reg_i_84__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_85__0
       (.I0(q5_reg_i_10_0[3]),
        .I1(q5_reg_i_10_2[3]),
        .I2(q5_reg_i_28__0_0[3]),
        .I3(x_assign_31_reg_32808[3]),
        .I4(q5_reg_i_20__0_2[1]),
        .I5(q5_reg_i_20__0_3[1]),
        .O(q5_reg_i_85__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_86__0
       (.I0(q5_reg_i_10_0[3]),
        .I1(q5_reg_i_13_2[3]),
        .I2(q5_reg_i_22_2[1]),
        .I3(q5_reg_i_22_3[1]),
        .I4(\xor_ln124_141_reg_33663_reg[3] [3]),
        .I5(x_assign_79_reg_33532[3]),
        .O(xor_ln124_116_fu_11214_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_87__0
       (.I0(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I1(q5_reg_i_13_1[3]),
        .I2(q5_reg_i_22_0[1]),
        .I3(q5_reg_i_22_1[1]),
        .I4(x_assign_55_reg_33156[3]),
        .I5(q3_reg_i_115__0_0[3]),
        .O(q5_reg_i_87__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_88__0
       (.I0(\xor_ln124_29_reg_32509_reg[7] [3]),
        .I1(q5_reg_i_13_0[3]),
        .I2(q5_reg_i_30_0[3]),
        .I3(x_assign_67_reg_33344[3]),
        .I4(q4_reg_i_36__0_0[1]),
        .I5(q4_reg_i_36__0_1[1]),
        .O(q5_reg_i_88__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q5_reg_i_89
       (.I0(q3_reg_i_283_0[3]),
        .I1(q3_reg_i_216_0[3]),
        .I2(\xor_ln124_316_reg_35380_reg[7] [3]),
        .I3(clefia_s1_address416_out),
        .I4(clefia_s1_address414_out),
        .I5(clefia_s1_address415_out),
        .O(q5_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_8__0
       (.I0(q5_reg_i_36__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(q5_reg_i_37__0_n_0),
        .I3(q5_reg_i_38_n_0),
        .I4(q5_reg_i_14_n_0),
        .I5(q5_reg_i_39_n_0),
        .O(q5_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_9
       (.I0(q5_reg_i_40__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(q5_reg_i_41__0_n_0),
        .I3(q5_reg_i_42_n_0),
        .I4(q5_reg_i_14_n_0),
        .I5(q5_reg_i_43_n_0),
        .O(q5_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_90
       (.I0(Q[3]),
        .I1(q5_reg_i_15_0[3]),
        .I2(q5_reg_i_15_1[3]),
        .I3(clefia_s1_address413_out),
        .I4(clefia_s1_address41),
        .I5(clefia_s1_address412_out),
        .O(q5_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_91
       (.I0(q5_reg_i_15_2[3]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I2(q5_reg_i_23_0[1]),
        .I3(q5_reg_i_23_1[1]),
        .I4(x_assign_199_reg_35077[3]),
        .I5(\xor_ln124_300_reg_35192_reg[3] [3]),
        .O(q5_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_92__0
       (.I0(q5_reg_i_10_1[2]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [2]),
        .I2(q5_reg_i_20__0_0[0]),
        .I3(q5_reg_i_20__0_1[0]),
        .I4(x_assign_43_reg_32980[2]),
        .I5(q3_reg_i_117_0[2]),
        .O(q5_reg_i_92__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_93__0
       (.I0(\xor_ln124_29_reg_32509_reg[7] [2]),
        .I1(x_assign_18_reg_32639[2]),
        .I2(or_ln134_12_reg_32680[2]),
        .I3(or_ln134_11_fu_5671_p3[0]),
        .I4(q5_reg_i_10_3[2]),
        .I5(q5_reg_i_28__0_1[2]),
        .O(xor_ln124_36_fu_5697_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_94__0
       (.I0(q5_reg_i_10_0[2]),
        .I1(q5_reg_i_10_2[2]),
        .I2(q5_reg_i_28__0_0[2]),
        .I3(x_assign_31_reg_32808[2]),
        .I4(q5_reg_i_20__0_2[0]),
        .I5(q5_reg_i_20__0_3[0]),
        .O(q5_reg_i_94__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_95__0
       (.I0(q5_reg_i_10_0[2]),
        .I1(q5_reg_i_13_2[2]),
        .I2(q5_reg_i_22_2[0]),
        .I3(q5_reg_i_22_3[0]),
        .I4(\xor_ln124_141_reg_33663_reg[3] [2]),
        .I5(x_assign_79_reg_33532[2]),
        .O(q5_reg_i_95__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_96
       (.I0(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I1(q5_reg_i_13_1[2]),
        .I2(q5_reg_i_22_0[0]),
        .I3(q5_reg_i_22_1[0]),
        .I4(x_assign_55_reg_33156[2]),
        .I5(q3_reg_i_115__0_0[2]),
        .O(q5_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_97
       (.I0(\xor_ln124_29_reg_32509_reg[7] [2]),
        .I1(q5_reg_i_13_0[2]),
        .I2(q5_reg_i_30_0[2]),
        .I3(x_assign_67_reg_33344[2]),
        .I4(q4_reg_i_36__0_0[0]),
        .I5(q4_reg_i_36__0_1[0]),
        .O(q5_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_98
       (.I0(q3_reg_i_283_0[2]),
        .I1(q3_reg_i_216_0[2]),
        .I2(\xor_ln124_316_reg_35380_reg[7] [2]),
        .I3(clefia_s1_address416_out),
        .I4(clefia_s1_address414_out),
        .I5(clefia_s1_address415_out),
        .O(q5_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_99
       (.I0(Q[2]),
        .I1(q5_reg_i_15_0[2]),
        .I2(q5_reg_i_15_1[2]),
        .I3(clefia_s1_address413_out),
        .I4(clefia_s1_address41),
        .I5(clefia_s1_address412_out),
        .O(q5_reg_i_99_n_0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2392[0]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2405_reg[0] [11]),
        .I3(q5_reg_0[0]),
        .I4(reg_2392133_out),
        .I5(q4_reg_1[0]),
        .O(q3_reg_4[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2392[1]_i_1 
       (.I0(\^q3_reg [1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2405_reg[0] [11]),
        .I3(q5_reg_0[1]),
        .I4(reg_2392133_out),
        .I5(q4_reg_1[1]),
        .O(q3_reg_4[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2392[2]_i_1 
       (.I0(\^q3_reg [2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2405_reg[0] [11]),
        .I3(q5_reg_0[2]),
        .I4(reg_2392133_out),
        .I5(q4_reg_1[2]),
        .O(q3_reg_4[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2392[3]_i_1 
       (.I0(\^q3_reg [3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2405_reg[0] [11]),
        .I3(q5_reg_0[3]),
        .I4(reg_2392133_out),
        .I5(clefia_s1_q6),
        .O(q3_reg_4[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2392[4]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2405_reg[0] [11]),
        .I3(q5_reg_0[4]),
        .I4(reg_2392133_out),
        .I5(q4_reg_1[3]),
        .O(q3_reg_4[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2392[5]_i_1 
       (.I0(q3_reg_0[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2405_reg[0] [11]),
        .I3(q5_reg_0[5]),
        .I4(reg_2392133_out),
        .I5(q4_reg_1[4]),
        .O(q3_reg_4[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2392[6]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2405_reg[0] [11]),
        .I3(q5_reg_0[6]),
        .I4(reg_2392133_out),
        .I5(q4_reg_1[5]),
        .O(q3_reg_4[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2392[7]_i_2 
       (.I0(q3_reg_0[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2405_reg[0] [11]),
        .I3(q5_reg_0[7]),
        .I4(reg_2392133_out),
        .I5(q4_reg_1[6]),
        .O(q3_reg_4[7]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2405[0]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405[0]_i_2_n_0 ),
        .O(q3_reg_3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2405[0]_i_2 
       (.I0(q4_reg_0[0]),
        .I1(reg_2405121_out),
        .I2(q5_reg_0[0]),
        .I3(reg_24051),
        .I4(q4_reg_1[0]),
        .O(\reg_2405[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2405[1]_i_1 
       (.I0(\^q3_reg [1]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405[1]_i_2_n_0 ),
        .O(q3_reg_3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2405[1]_i_2 
       (.I0(q4_reg_0[1]),
        .I1(reg_2405121_out),
        .I2(q5_reg_0[1]),
        .I3(reg_24051),
        .I4(q4_reg_1[1]),
        .O(\reg_2405[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2405[2]_i_1 
       (.I0(\^q3_reg [2]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405[2]_i_2_n_0 ),
        .O(q3_reg_3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2405[2]_i_2 
       (.I0(q4_reg_0[2]),
        .I1(reg_2405121_out),
        .I2(q5_reg_0[2]),
        .I3(reg_24051),
        .I4(q4_reg_1[2]),
        .O(\reg_2405[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2405[3]_i_1 
       (.I0(\^q3_reg [3]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405[3]_i_2_n_0 ),
        .O(q3_reg_3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2405[3]_i_2 
       (.I0(q4_reg_0[3]),
        .I1(reg_2405121_out),
        .I2(q5_reg_0[3]),
        .I3(reg_24051),
        .I4(clefia_s1_q6),
        .O(\reg_2405[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2405[4]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405[4]_i_2_n_0 ),
        .O(q3_reg_3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2405[4]_i_2 
       (.I0(q4_reg_0[4]),
        .I1(reg_2405121_out),
        .I2(q5_reg_0[4]),
        .I3(reg_24051),
        .I4(q4_reg_1[3]),
        .O(\reg_2405[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2405[5]_i_1 
       (.I0(q3_reg_0[2]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405[5]_i_2_n_0 ),
        .O(q3_reg_3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2405[5]_i_2 
       (.I0(q4_reg_0[5]),
        .I1(reg_2405121_out),
        .I2(q5_reg_0[5]),
        .I3(reg_24051),
        .I4(q4_reg_1[4]),
        .O(\reg_2405[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2405[6]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405[6]_i_2_n_0 ),
        .O(q3_reg_3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2405[6]_i_2 
       (.I0(q4_reg_0[6]),
        .I1(reg_2405121_out),
        .I2(q5_reg_0[6]),
        .I3(reg_24051),
        .I4(q4_reg_1[5]),
        .O(\reg_2405[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2405[7]_i_2 
       (.I0(q3_reg_0[4]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405[7]_i_5_n_0 ),
        .O(q3_reg_3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2405[7]_i_5 
       (.I0(q4_reg_0[7]),
        .I1(reg_2405121_out),
        .I2(q5_reg_0[7]),
        .I3(reg_24051),
        .I4(q4_reg_1[6]),
        .O(\reg_2405[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2412[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2412[0]_i_2_n_0 ),
        .O(q0_reg_1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[0]_i_2 
       (.I0(q3_reg_0[0]),
        .I1(reg_2412120_out),
        .I2(q4_reg_0[0]),
        .I3(reg_24121),
        .I4(q4_reg_1[0]),
        .O(\reg_2412[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2412[1]_i_1 
       (.I0(q2_reg[1]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2412[1]_i_2_n_0 ),
        .O(q0_reg_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[1]_i_2 
       (.I0(\^q3_reg [1]),
        .I1(reg_2412120_out),
        .I2(q4_reg_0[1]),
        .I3(reg_24121),
        .I4(q4_reg_1[1]),
        .O(\reg_2412[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2412[2]_i_1 
       (.I0(q2_reg[2]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2412[2]_i_2_n_0 ),
        .O(q0_reg_1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[2]_i_2 
       (.I0(\^q3_reg [2]),
        .I1(reg_2412120_out),
        .I2(q4_reg_0[2]),
        .I3(reg_24121),
        .I4(q4_reg_1[2]),
        .O(\reg_2412[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2412[3]_i_1 
       (.I0(q2_reg[3]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2412[3]_i_2_n_0 ),
        .O(q0_reg_1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[3]_i_2 
       (.I0(\^q3_reg [3]),
        .I1(reg_2412120_out),
        .I2(q4_reg_0[3]),
        .I3(reg_24121),
        .I4(clefia_s1_q6),
        .O(\reg_2412[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2412[4]_i_1 
       (.I0(DOBDO[1]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2412[4]_i_2_n_0 ),
        .O(q0_reg_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[4]_i_2 
       (.I0(q3_reg_0[1]),
        .I1(reg_2412120_out),
        .I2(q4_reg_0[4]),
        .I3(reg_24121),
        .I4(q4_reg_1[3]),
        .O(\reg_2412[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2412[5]_i_1 
       (.I0(DOBDO[2]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2412[5]_i_2_n_0 ),
        .O(q0_reg_1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[5]_i_2 
       (.I0(q3_reg_0[2]),
        .I1(reg_2412120_out),
        .I2(q4_reg_0[5]),
        .I3(reg_24121),
        .I4(q4_reg_1[4]),
        .O(\reg_2412[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2412[6]_i_1 
       (.I0(DOBDO[3]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2412[6]_i_2_n_0 ),
        .O(q0_reg_1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[6]_i_2 
       (.I0(q3_reg_0[3]),
        .I1(reg_2412120_out),
        .I2(q4_reg_0[6]),
        .I3(reg_24121),
        .I4(q4_reg_1[5]),
        .O(\reg_2412[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2412[7]_i_2 
       (.I0(DOBDO[4]),
        .I1(\reg_2405_reg[0] [15]),
        .I2(\reg_2405_reg[0] [13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2412[7]_i_5_n_0 ),
        .O(q0_reg_1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[7]_i_5 
       (.I0(q3_reg_0[4]),
        .I1(reg_2412120_out),
        .I2(q4_reg_0[7]),
        .I3(reg_24121),
        .I4(q4_reg_1[6]),
        .O(\reg_2412[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2427[0]_i_1 
       (.I0(\reg_2427[0]_i_2_n_0 ),
        .I1(reg_2427118_out),
        .I2(\reg_2405_reg[0] [15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DOBDO[0]),
        .I5(q3_reg_1[0]),
        .O(\ap_CS_fsm_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2427[0]_i_2 
       (.I0(reg_24271),
        .I1(q3_reg_0[0]),
        .I2(q4_reg_1[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [6]),
        .I5(q5_reg_0[0]),
        .O(\reg_2427[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2427[1]_i_1 
       (.I0(\reg_2427[1]_i_2_n_0 ),
        .I1(reg_2427118_out),
        .I2(\reg_2405_reg[0] [15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q2_reg[1]),
        .I5(q3_reg_1[1]),
        .O(\ap_CS_fsm_reg[15] [1]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2427[1]_i_2 
       (.I0(reg_24271),
        .I1(\^q3_reg [1]),
        .I2(q4_reg_1[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [6]),
        .I5(q5_reg_0[1]),
        .O(\reg_2427[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2427[2]_i_1 
       (.I0(\reg_2427[2]_i_2_n_0 ),
        .I1(reg_2427118_out),
        .I2(\reg_2405_reg[0] [15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q2_reg[2]),
        .I5(q3_reg_1[2]),
        .O(\ap_CS_fsm_reg[15] [2]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2427[2]_i_2 
       (.I0(reg_24271),
        .I1(\^q3_reg [2]),
        .I2(q4_reg_1[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [6]),
        .I5(q5_reg_0[2]),
        .O(\reg_2427[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2427[3]_i_1 
       (.I0(\reg_2427[3]_i_2_n_0 ),
        .I1(reg_2427118_out),
        .I2(\reg_2405_reg[0] [15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q2_reg[3]),
        .I5(q3_reg_1[3]),
        .O(\ap_CS_fsm_reg[15] [3]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2427[3]_i_2 
       (.I0(reg_24271),
        .I1(\^q3_reg [3]),
        .I2(clefia_s1_q6),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [6]),
        .I5(q5_reg_0[3]),
        .O(\reg_2427[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2427[4]_i_1 
       (.I0(\reg_2427[4]_i_2_n_0 ),
        .I1(reg_2427118_out),
        .I2(\reg_2405_reg[0] [15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DOBDO[1]),
        .I5(q3_reg_1[4]),
        .O(\ap_CS_fsm_reg[15] [4]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2427[4]_i_2 
       (.I0(reg_24271),
        .I1(q3_reg_0[1]),
        .I2(q4_reg_1[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [6]),
        .I5(q5_reg_0[4]),
        .O(\reg_2427[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2427[5]_i_1 
       (.I0(\reg_2427[5]_i_2_n_0 ),
        .I1(reg_2427118_out),
        .I2(\reg_2405_reg[0] [15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DOBDO[2]),
        .I5(q3_reg_1[5]),
        .O(\ap_CS_fsm_reg[15] [5]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2427[5]_i_2 
       (.I0(reg_24271),
        .I1(q3_reg_0[2]),
        .I2(q4_reg_1[4]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [6]),
        .I5(q5_reg_0[5]),
        .O(\reg_2427[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2427[6]_i_1 
       (.I0(\reg_2427[6]_i_2_n_0 ),
        .I1(reg_2427118_out),
        .I2(\reg_2405_reg[0] [15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DOBDO[3]),
        .I5(q3_reg_1[6]),
        .O(\ap_CS_fsm_reg[15] [6]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2427[6]_i_2 
       (.I0(reg_24271),
        .I1(q3_reg_0[3]),
        .I2(q4_reg_1[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [6]),
        .I5(q5_reg_0[6]),
        .O(\reg_2427[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2427[7]_i_2 
       (.I0(\reg_2427[7]_i_5_n_0 ),
        .I1(reg_2427118_out),
        .I2(\reg_2405_reg[0] [15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DOBDO[4]),
        .I5(q3_reg_1[7]),
        .O(\ap_CS_fsm_reg[15] [7]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2427[7]_i_5 
       (.I0(reg_24271),
        .I1(q3_reg_0[4]),
        .I2(q4_reg_1[6]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [6]),
        .I5(q5_reg_0[7]),
        .O(\reg_2427[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2459[0]_i_1 
       (.I0(\reg_2459[0]_i_2_n_0 ),
        .I1(\reg_2459_reg[0] ),
        .I2(\reg_2459[0]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405_reg[0] [15]),
        .I5(DOADO[0]),
        .O(ap_enable_reg_pp0_iter3_reg[0]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2459[0]_i_2 
       (.I0(reg_24591),
        .I1(q4_reg_0[0]),
        .I2(DOBDO[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(q5_reg_0[0]),
        .O(\reg_2459[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08F8080808880888)) 
    \reg_2459[0]_i_3 
       (.I0(reg_2459112_out),
        .I1(q3_reg_1[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [15]),
        .I4(q3_reg_0[0]),
        .I5(\reg_2405_reg[0] [9]),
        .O(\reg_2459[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2459[1]_i_1 
       (.I0(\reg_2459[1]_i_2_n_0 ),
        .I1(\reg_2459_reg[0] ),
        .I2(\reg_2459[1]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405_reg[0] [15]),
        .I5(DOADO[1]),
        .O(ap_enable_reg_pp0_iter3_reg[1]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2459[1]_i_2 
       (.I0(reg_24591),
        .I1(q4_reg_0[1]),
        .I2(q2_reg[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(q5_reg_0[1]),
        .O(\reg_2459[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08F8080808880888)) 
    \reg_2459[1]_i_3 
       (.I0(reg_2459112_out),
        .I1(q3_reg_1[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [15]),
        .I4(\^q3_reg [1]),
        .I5(\reg_2405_reg[0] [9]),
        .O(\reg_2459[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2459[2]_i_1 
       (.I0(\reg_2459[2]_i_2_n_0 ),
        .I1(\reg_2459_reg[0] ),
        .I2(\reg_2459[2]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405_reg[0] [15]),
        .I5(DOADO[2]),
        .O(ap_enable_reg_pp0_iter3_reg[2]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2459[2]_i_2 
       (.I0(reg_24591),
        .I1(q4_reg_0[2]),
        .I2(q2_reg[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(q5_reg_0[2]),
        .O(\reg_2459[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08F8080808880888)) 
    \reg_2459[2]_i_3 
       (.I0(reg_2459112_out),
        .I1(q3_reg_1[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [15]),
        .I4(\^q3_reg [2]),
        .I5(\reg_2405_reg[0] [9]),
        .O(\reg_2459[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2459[3]_i_1 
       (.I0(\reg_2459[3]_i_2_n_0 ),
        .I1(\reg_2459_reg[0] ),
        .I2(\reg_2459[3]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405_reg[0] [15]),
        .I5(DOADO[3]),
        .O(ap_enable_reg_pp0_iter3_reg[3]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2459[3]_i_2 
       (.I0(reg_24591),
        .I1(q4_reg_0[3]),
        .I2(q2_reg[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(q5_reg_0[3]),
        .O(\reg_2459[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08F8080808880888)) 
    \reg_2459[3]_i_3 
       (.I0(reg_2459112_out),
        .I1(q3_reg_1[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [15]),
        .I4(\^q3_reg [3]),
        .I5(\reg_2405_reg[0] [9]),
        .O(\reg_2459[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2459[4]_i_1 
       (.I0(\reg_2459[4]_i_2_n_0 ),
        .I1(\reg_2459_reg[0] ),
        .I2(\reg_2459[4]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405_reg[0] [15]),
        .I5(DOADO[4]),
        .O(ap_enable_reg_pp0_iter3_reg[4]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2459[4]_i_2 
       (.I0(reg_24591),
        .I1(q4_reg_0[4]),
        .I2(DOBDO[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(q5_reg_0[4]),
        .O(\reg_2459[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08F8080808880888)) 
    \reg_2459[4]_i_3 
       (.I0(reg_2459112_out),
        .I1(q3_reg_1[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [15]),
        .I4(q3_reg_0[1]),
        .I5(\reg_2405_reg[0] [9]),
        .O(\reg_2459[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2459[5]_i_1 
       (.I0(\reg_2459[5]_i_2_n_0 ),
        .I1(\reg_2459_reg[0] ),
        .I2(\reg_2459[5]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405_reg[0] [15]),
        .I5(DOADO[5]),
        .O(ap_enable_reg_pp0_iter3_reg[5]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2459[5]_i_2 
       (.I0(reg_24591),
        .I1(q4_reg_0[5]),
        .I2(DOBDO[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(q5_reg_0[5]),
        .O(\reg_2459[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08F8080808880888)) 
    \reg_2459[5]_i_3 
       (.I0(reg_2459112_out),
        .I1(q3_reg_1[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [15]),
        .I4(q3_reg_0[2]),
        .I5(\reg_2405_reg[0] [9]),
        .O(\reg_2459[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2459[6]_i_1 
       (.I0(\reg_2459[6]_i_2_n_0 ),
        .I1(\reg_2459_reg[0] ),
        .I2(\reg_2459[6]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405_reg[0] [15]),
        .I5(DOADO[6]),
        .O(ap_enable_reg_pp0_iter3_reg[6]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2459[6]_i_2 
       (.I0(reg_24591),
        .I1(q4_reg_0[6]),
        .I2(DOBDO[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(q5_reg_0[6]),
        .O(\reg_2459[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08F8080808880888)) 
    \reg_2459[6]_i_3 
       (.I0(reg_2459112_out),
        .I1(q3_reg_1[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [15]),
        .I4(q3_reg_0[3]),
        .I5(\reg_2405_reg[0] [9]),
        .O(\reg_2459[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2459[7]_i_2 
       (.I0(\reg_2459[7]_i_6_n_0 ),
        .I1(\reg_2459_reg[0] ),
        .I2(\reg_2459[7]_i_8_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2405_reg[0] [15]),
        .I5(DOADO[7]),
        .O(ap_enable_reg_pp0_iter3_reg[7]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2459[7]_i_6 
       (.I0(reg_24591),
        .I1(q4_reg_0[7]),
        .I2(DOBDO[4]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(q5_reg_0[7]),
        .O(\reg_2459[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h08F8080808880888)) 
    \reg_2459[7]_i_8 
       (.I0(reg_2459112_out),
        .I1(q3_reg_1[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [15]),
        .I4(q3_reg_0[4]),
        .I5(\reg_2405_reg[0] [9]),
        .O(\reg_2459[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2468[0]_i_1 
       (.I0(\reg_2468[0]_i_2_n_0 ),
        .I1(reg_246817_out),
        .I2(\reg_2405_reg[0] [9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q3_reg_1[0]),
        .I5(DOBDO[0]),
        .O(\ap_CS_fsm_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2468[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [8]),
        .I2(q4_reg_0[0]),
        .I3(q3_reg_0[0]),
        .I4(reg_24681),
        .I5(DOADO[0]),
        .O(\reg_2468[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2468[1]_i_1 
       (.I0(\reg_2468[1]_i_2_n_0 ),
        .I1(reg_246817_out),
        .I2(\reg_2405_reg[0] [9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q3_reg_1[1]),
        .I5(q2_reg[1]),
        .O(\ap_CS_fsm_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2468[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [8]),
        .I2(q4_reg_0[1]),
        .I3(\^q3_reg [1]),
        .I4(reg_24681),
        .I5(DOADO[1]),
        .O(\reg_2468[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2468[2]_i_1 
       (.I0(\reg_2468[2]_i_2_n_0 ),
        .I1(reg_246817_out),
        .I2(\reg_2405_reg[0] [9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q3_reg_1[2]),
        .I5(q2_reg[2]),
        .O(\ap_CS_fsm_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2468[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [8]),
        .I2(q4_reg_0[2]),
        .I3(\^q3_reg [2]),
        .I4(reg_24681),
        .I5(DOADO[2]),
        .O(\reg_2468[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2468[3]_i_1 
       (.I0(\reg_2468[3]_i_2_n_0 ),
        .I1(reg_246817_out),
        .I2(\reg_2405_reg[0] [9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q3_reg_1[3]),
        .I5(q2_reg[3]),
        .O(\ap_CS_fsm_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2468[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [8]),
        .I2(q4_reg_0[3]),
        .I3(\^q3_reg [3]),
        .I4(reg_24681),
        .I5(DOADO[3]),
        .O(\reg_2468[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2468[4]_i_1 
       (.I0(\reg_2468[4]_i_2_n_0 ),
        .I1(reg_246817_out),
        .I2(\reg_2405_reg[0] [9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q3_reg_1[4]),
        .I5(DOBDO[1]),
        .O(\ap_CS_fsm_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2468[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [8]),
        .I2(q4_reg_0[4]),
        .I3(q3_reg_0[1]),
        .I4(reg_24681),
        .I5(DOADO[4]),
        .O(\reg_2468[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2468[5]_i_1 
       (.I0(\reg_2468[5]_i_2_n_0 ),
        .I1(reg_246817_out),
        .I2(\reg_2405_reg[0] [9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q3_reg_1[5]),
        .I5(DOBDO[2]),
        .O(\ap_CS_fsm_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2468[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [8]),
        .I2(q4_reg_0[5]),
        .I3(q3_reg_0[2]),
        .I4(reg_24681),
        .I5(DOADO[5]),
        .O(\reg_2468[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2468[6]_i_1 
       (.I0(\reg_2468[6]_i_2_n_0 ),
        .I1(reg_246817_out),
        .I2(\reg_2405_reg[0] [9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q3_reg_1[6]),
        .I5(DOBDO[3]),
        .O(\ap_CS_fsm_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2468[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [8]),
        .I2(q4_reg_0[6]),
        .I3(q3_reg_0[3]),
        .I4(reg_24681),
        .I5(DOADO[6]),
        .O(\reg_2468[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2468[7]_i_2 
       (.I0(\reg_2468[7]_i_4_n_0 ),
        .I1(reg_246817_out),
        .I2(\reg_2405_reg[0] [9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q3_reg_1[7]),
        .I5(DOBDO[4]),
        .O(\ap_CS_fsm_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2468[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2405_reg[0] [8]),
        .I2(q4_reg_0[7]),
        .I3(q3_reg_0[4]),
        .I4(reg_24681),
        .I5(DOADO[7]),
        .O(\reg_2468[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2476[0]_i_1 
       (.I0(q3_reg_1[0]),
        .I1(\reg_2405_reg[0] [9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [1]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\reg_2476[0]_i_2_n_0 ),
        .O(q3_reg_2[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2476[0]_i_2 
       (.I0(DOADO[0]),
        .I1(reg_246817_out),
        .I2(q3_reg_0[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(DOBDO[0]),
        .O(\reg_2476[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2476[1]_i_1 
       (.I0(q3_reg_1[1]),
        .I1(\reg_2405_reg[0] [9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [1]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\reg_2476[1]_i_2_n_0 ),
        .O(q3_reg_2[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2476[1]_i_2 
       (.I0(DOADO[1]),
        .I1(reg_246817_out),
        .I2(\^q3_reg [1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(q2_reg[1]),
        .O(\reg_2476[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2476[2]_i_1 
       (.I0(q3_reg_1[2]),
        .I1(\reg_2405_reg[0] [9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [1]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\reg_2476[2]_i_2_n_0 ),
        .O(q3_reg_2[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2476[2]_i_2 
       (.I0(DOADO[2]),
        .I1(reg_246817_out),
        .I2(\^q3_reg [2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(q2_reg[2]),
        .O(\reg_2476[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2476[3]_i_1 
       (.I0(q3_reg_1[3]),
        .I1(\reg_2405_reg[0] [9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [1]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\reg_2476[3]_i_2_n_0 ),
        .O(q3_reg_2[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2476[3]_i_2 
       (.I0(DOADO[3]),
        .I1(reg_246817_out),
        .I2(\^q3_reg [3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(q2_reg[3]),
        .O(\reg_2476[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2476[4]_i_1 
       (.I0(q3_reg_1[4]),
        .I1(\reg_2405_reg[0] [9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [1]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\reg_2476[4]_i_2_n_0 ),
        .O(q3_reg_2[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2476[4]_i_2 
       (.I0(DOADO[4]),
        .I1(reg_246817_out),
        .I2(q3_reg_0[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(DOBDO[1]),
        .O(\reg_2476[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2476[5]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(\reg_2405_reg[0] [9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [1]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\reg_2476[5]_i_2_n_0 ),
        .O(q3_reg_2[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2476[5]_i_2 
       (.I0(DOADO[5]),
        .I1(reg_246817_out),
        .I2(q3_reg_0[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(DOBDO[2]),
        .O(\reg_2476[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2476[6]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(\reg_2405_reg[0] [9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [1]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\reg_2476[6]_i_2_n_0 ),
        .O(q3_reg_2[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2476[6]_i_2 
       (.I0(DOADO[6]),
        .I1(reg_246817_out),
        .I2(q3_reg_0[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(DOBDO[3]),
        .O(\reg_2476[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2476[7]_i_2 
       (.I0(q3_reg_1[7]),
        .I1(\reg_2405_reg[0] [9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2405_reg[0] [1]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\reg_2476[7]_i_7_n_0 ),
        .O(q3_reg_2[7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2476[7]_i_7 
       (.I0(DOADO[7]),
        .I1(reg_246817_out),
        .I2(q3_reg_0[4]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\reg_2405_reg[0] [8]),
        .I5(DOBDO[4]),
        .O(\reg_2476[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2476[7]_i_8 
       (.I0(\reg_2405_reg[0] [14]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address416_out));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2483[7]_i_4 
       (.I0(\reg_2405_reg[0] [4]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address41));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2483[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\reg_2405_reg[0] [6]),
        .O(clefia_s1_address412_out));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2489[0]_i_1 
       (.I0(DOADO[0]),
        .I1(reg_24761),
        .I2(q3_reg_1[0]),
        .I3(reg_24891),
        .I4(DOBDO[0]),
        .O(q0_reg_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2489[1]_i_1 
       (.I0(DOADO[1]),
        .I1(reg_24761),
        .I2(q3_reg_1[1]),
        .I3(reg_24891),
        .I4(q2_reg[1]),
        .O(q0_reg_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2489[2]_i_1 
       (.I0(DOADO[2]),
        .I1(reg_24761),
        .I2(q3_reg_1[2]),
        .I3(reg_24891),
        .I4(q2_reg[2]),
        .O(q0_reg_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2489[3]_i_1 
       (.I0(DOADO[3]),
        .I1(reg_24761),
        .I2(q3_reg_1[3]),
        .I3(reg_24891),
        .I4(q2_reg[3]),
        .O(q0_reg_0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2489[4]_i_1 
       (.I0(DOADO[4]),
        .I1(reg_24761),
        .I2(q3_reg_1[4]),
        .I3(reg_24891),
        .I4(DOBDO[1]),
        .O(q0_reg_0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2489[5]_i_1 
       (.I0(DOADO[5]),
        .I1(reg_24761),
        .I2(q3_reg_1[5]),
        .I3(reg_24891),
        .I4(DOBDO[2]),
        .O(q0_reg_0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2489[6]_i_1 
       (.I0(DOADO[6]),
        .I1(reg_24761),
        .I2(q3_reg_1[6]),
        .I3(reg_24891),
        .I4(DOBDO[3]),
        .O(q0_reg_0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2489[7]_i_2 
       (.I0(DOADO[7]),
        .I1(reg_24761),
        .I2(q3_reg_1[7]),
        .I3(reg_24891),
        .I4(DOBDO[4]),
        .O(q0_reg_0[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2500[0]_i_1 
       (.I0(q3_reg_1[0]),
        .I1(DOADO[0]),
        .I2(\reg_2405_reg[0] [8]),
        .O(q3_reg_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2500[1]_i_1 
       (.I0(q3_reg_1[1]),
        .I1(DOADO[1]),
        .I2(\reg_2405_reg[0] [8]),
        .O(q3_reg_11[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2500[2]_i_1 
       (.I0(q3_reg_1[2]),
        .I1(DOADO[2]),
        .I2(\reg_2405_reg[0] [8]),
        .O(q3_reg_11[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2500[3]_i_1 
       (.I0(q3_reg_1[3]),
        .I1(DOADO[3]),
        .I2(\reg_2405_reg[0] [8]),
        .O(q3_reg_11[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2500[4]_i_1 
       (.I0(q3_reg_1[4]),
        .I1(DOADO[4]),
        .I2(\reg_2405_reg[0] [8]),
        .O(q3_reg_11[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2500[5]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(DOADO[5]),
        .I2(\reg_2405_reg[0] [8]),
        .O(q3_reg_11[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2500[6]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(DOADO[6]),
        .I2(\reg_2405_reg[0] [8]),
        .O(q3_reg_11[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2500[7]_i_2 
       (.I0(q3_reg_1[7]),
        .I1(DOADO[7]),
        .I2(\reg_2405_reg[0] [8]),
        .O(q3_reg_11[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_119_reg_33376[1]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(q4_reg_0[7]),
        .O(q4_reg_16[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_119_reg_33376[2]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(q4_reg_0[0]),
        .I2(q4_reg_0[6]),
        .O(q4_reg_16[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_119_reg_33376[3]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(q4_reg_0[7]),
        .I2(q4_reg_0[1]),
        .I3(q4_reg_0[6]),
        .O(q4_reg_16[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_119_reg_33376[4]_i_1 
       (.I0(q4_reg_0[6]),
        .I1(q4_reg_0[2]),
        .I2(q4_reg_0[7]),
        .O(q4_reg_16[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_144_reg_33414[1]_i_1 
       (.I0(DOBDO[3]),
        .I1(DOBDO[0]),
        .O(q0_reg_5[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_144_reg_33414[2]_i_1 
       (.I0(DOBDO[3]),
        .I1(q2_reg[1]),
        .I2(DOBDO[4]),
        .O(q0_reg_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_147_reg_33440[1]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(q3_reg_0[0]),
        .O(q3_reg_9[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_147_reg_33440[2]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(\^q3_reg [1]),
        .I2(q3_reg_0[4]),
        .O(q3_reg_9[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_147_reg_33440[3]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(\^q3_reg [2]),
        .I2(q3_reg_0[4]),
        .O(q3_reg_9[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_197_reg_34114[1]_i_1 
       (.I0(q3_reg_0[2]),
        .I1(q3_reg_0[4]),
        .O(q3_reg_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_197_reg_34114[2]_i_1 
       (.I0(q3_reg_0[2]),
        .I1(q3_reg_0[0]),
        .I2(q3_reg_0[3]),
        .O(q3_reg_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_197_reg_34114[3]_i_1 
       (.I0(q3_reg_0[2]),
        .I1(q3_reg_0[4]),
        .I2(\^q3_reg [1]),
        .I3(q3_reg_0[3]),
        .O(q3_reg_10[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_199_reg_34124[1]_i_1 
       (.I0(DOBDO[2]),
        .I1(DOBDO[4]),
        .O(q0_reg_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_199_reg_34124[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(DOBDO[0]),
        .I2(DOBDO[3]),
        .O(q0_reg_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_199_reg_34124[3]_i_1 
       (.I0(DOBDO[2]),
        .I1(DOBDO[4]),
        .I2(q2_reg[1]),
        .I3(DOBDO[3]),
        .O(q0_reg_4[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_199_reg_34124[4]_i_1 
       (.I0(DOBDO[3]),
        .I1(q2_reg[2]),
        .I2(DOBDO[4]),
        .O(q0_reg_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_19_reg_32303[5]_i_1 
       (.I0(q4_reg_1[6]),
        .I1(clefia_s1_q6),
        .O(q4_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_224_reg_34151[1]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[0]),
        .O(q0_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_224_reg_34151[2]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[1]),
        .I2(DOADO[7]),
        .O(q0_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_227_reg_34177[1]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[0]),
        .O(q3_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_227_reg_34177[2]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[1]),
        .I2(q3_reg_1[7]),
        .O(q3_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_227_reg_34177[3]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[2]),
        .I2(q3_reg_1[7]),
        .O(q3_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_277_reg_34664[1]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[7]),
        .O(q3_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_277_reg_34664[2]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[0]),
        .I2(q3_reg_1[6]),
        .O(q3_reg_8[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_277_reg_34664[3]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[7]),
        .I2(q3_reg_1[1]),
        .I3(q3_reg_1[6]),
        .O(q3_reg_8[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_27_reg_32430[1]_i_1 
       (.I0(q4_reg_1[5]),
        .I1(q4_reg_1[0]),
        .O(q4_reg_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_27_reg_32430[2]_i_1 
       (.I0(q4_reg_1[5]),
        .I1(q4_reg_1[1]),
        .I2(q4_reg_1[6]),
        .O(q4_reg_20[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_37_reg_32554[1]_i_1 
       (.I0(q4_reg_1[4]),
        .I1(q4_reg_1[6]),
        .O(q4_reg_22[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_37_reg_32554[2]_i_1 
       (.I0(q4_reg_1[4]),
        .I1(q4_reg_1[0]),
        .I2(q4_reg_1[5]),
        .O(q4_reg_22[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_37_reg_32554[3]_i_1 
       (.I0(q4_reg_1[4]),
        .I1(q4_reg_1[6]),
        .I2(q4_reg_1[1]),
        .I3(q4_reg_1[5]),
        .O(q4_reg_22[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_37_reg_32554[4]_i_1 
       (.I0(q4_reg_1[5]),
        .I1(q4_reg_1[2]),
        .I2(q4_reg_1[6]),
        .O(q4_reg_20[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_39_reg_32645[1]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q5_reg_0[7]),
        .O(q5_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_39_reg_32645[2]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q5_reg_0[0]),
        .I2(q5_reg_0[6]),
        .O(q5_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_39_reg_32645[3]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q5_reg_0[7]),
        .I2(q5_reg_0[1]),
        .I3(q5_reg_0[6]),
        .O(q5_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_39_reg_32645[4]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q5_reg_0[2]),
        .I2(q5_reg_0[7]),
        .O(q5_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_517_reg_36649[5]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[3]),
        .O(q3_reg_5));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_519_reg_36659[1]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[7]),
        .O(q0_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_519_reg_36659[2]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[0]),
        .I2(DOADO[6]),
        .O(q0_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_519_reg_36659[3]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[7]),
        .I2(DOADO[1]),
        .I3(DOADO[6]),
        .O(q0_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_519_reg_36659[4]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[2]),
        .I2(DOADO[7]),
        .O(q0_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_84_reg_32866[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(q2_reg[3]),
        .O(x_assign_50_fu_6521_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_87_reg_32892[4]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(\^q3_reg [3]),
        .O(x_assign_48_fu_6403_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_117_reg_34108[2]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(\^q3_reg [1]),
        .O(x_assign_48_fu_6403_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_117_reg_34108[3]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(\^q3_reg [2]),
        .O(x_assign_48_fu_6403_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_134_reg_34145[2]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .O(x_assign_302_fu_30323_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_134_reg_34145[3]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .O(x_assign_302_fu_30323_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_134_reg_34145[4]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .O(x_assign_302_fu_30323_p3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_165_reg_34658[2]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[1]),
        .O(q3_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_165_reg_34658[3]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[2]),
        .O(q3_reg_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_18_reg_32639[4]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[3]),
        .O(q5_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_21_reg_32548[2]_i_1 
       (.I0(q4_reg_1[6]),
        .I1(q4_reg_1[1]),
        .O(q4_reg_21[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_21_reg_32548[3]_i_1 
       (.I0(q4_reg_1[6]),
        .I1(q4_reg_1[2]),
        .O(q4_reg_21[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_38_reg_32707[2]_i_1 
       (.I0(q4_reg_0[7]),
        .I1(q4_reg_0[1]),
        .O(q4_reg_17[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_38_reg_32707[3]_i_1 
       (.I0(q4_reg_0[7]),
        .I1(q4_reg_0[2]),
        .O(q4_reg_17[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_38_reg_32707[4]_i_1 
       (.I0(q4_reg_0[7]),
        .I1(q4_reg_0[3]),
        .O(q4_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_69_reg_33360[2]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[1]),
        .O(q5_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_69_reg_33360[3]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[2]),
        .O(q5_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_86_reg_33408[2]_i_1 
       (.I0(DOBDO[4]),
        .I1(q2_reg[1]),
        .O(x_assign_50_fu_6521_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_86_reg_33408[3]_i_1 
       (.I0(DOBDO[4]),
        .I1(q2_reg[2]),
        .O(x_assign_50_fu_6521_p3[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[0]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [0]),
        .I1(q5_reg_14[0]),
        .I2(or_ln134_38_fu_8923_p3[0]),
        .I3(\xor_ln124_109_reg_33287[0]_i_2_n_0 ),
        .I4(x_assign_55_reg_33156[0]),
        .I5(q3_reg_i_115__0_0[0]),
        .O(\reg_2435_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33287[0]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [0]),
        .I1(x_assign_57_reg_33172[4]),
        .I2(or_ln134_49_fu_9093_p3[0]),
        .I3(x_assign_73_reg_33204[0]),
        .I4(or_ln134_48_fu_9087_p3[0]),
        .I5(x_assign_73_reg_33204[7]),
        .O(\xor_ln124_109_reg_33287[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[0]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [0]),
        .I1(\xor_ln124_251_reg_34724_reg[7]_0 [0]),
        .I2(x_assign_52_reg_33134[0]),
        .I3(\xor_ln124_111_reg_33297[0]_i_2_n_0 ),
        .I4(q4_reg_27[0]),
        .I5(x_assign_57_reg_33172[0]),
        .O(\reg_2444_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[0]_i_2 
       (.I0(x_assign_57_reg_33172[4]),
        .I1(or_ln134_38_fu_8923_p3[0]),
        .I2(or_ln134_49_fu_9093_p3[0]),
        .I3(x_assign_73_reg_33204[0]),
        .I4(x_assign_75_reg_33236[3]),
        .I5(or_ln134_50_fu_9099_p3[0]),
        .O(\xor_ln124_111_reg_33297[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[3]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [3]),
        .I1(\xor_ln124_251_reg_34724_reg[7]_0 [3]),
        .I2(x_assign_52_reg_33134[3]),
        .I3(\xor_ln124_111_reg_33297[3]_i_2_n_0 ),
        .I4(q4_reg_27[3]),
        .I5(x_assign_57_reg_33172[3]),
        .O(\reg_2444_reg[3] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_33297[3]_i_2 
       (.I0(or_ln134_37_fu_8917_p3[1]),
        .I1(or_ln134_38_fu_8923_p3[3]),
        .I2(x_assign_75_reg_33236[2]),
        .I3(x_assign_73_reg_33204[3]),
        .I4(or_ln134_49_fu_9093_p3[2]),
        .I5(or_ln134_50_fu_9099_p3[3]),
        .O(\xor_ln124_111_reg_33297[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[2]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7] [2]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [2]),
        .I2(or_ln134_45_fu_10049_p3[0]),
        .I3(\xor_ln124_125_reg_33475[2]_i_2_n_0 ),
        .I4(q5_reg_i_30_0[2]),
        .I5(x_assign_67_reg_33344[2]),
        .O(\xor_ln124_61_reg_32728_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[2]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I1(or_ln134_46_fu_10055_p3[2]),
        .I2(x_assign_87_reg_33424[1]),
        .I3(x_assign_85_reg_33392[2]),
        .I4(or_ln134_56_fu_10219_p3[2]),
        .I5(q3_reg_i_30__0_0[0]),
        .O(\xor_ln124_125_reg_33475[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[5]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7] [5]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [5]),
        .I2(or_ln134_45_fu_10049_p3[3]),
        .I3(\xor_ln124_125_reg_33475[5]_i_2_n_0 ),
        .I4(or_ln134_46_fu_10055_p3[7]),
        .I5(x_assign_67_reg_33344[5]),
        .O(\xor_ln124_61_reg_32728_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[5]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [5]),
        .I1(or_ln134_46_fu_10055_p3[5]),
        .I2(or_ln134_57_fu_10225_p3[5]),
        .I3(x_assign_85_reg_33392[5]),
        .I4(or_ln134_56_fu_10219_p3[5]),
        .I5(x_assign_85_reg_33392[4]),
        .O(\xor_ln124_125_reg_33475[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[6]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7] [6]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [6]),
        .I2(or_ln134_45_fu_10049_p3[4]),
        .I3(\xor_ln124_125_reg_33475[6]_i_2_n_0 ),
        .I4(or_ln134_46_fu_10055_p3[0]),
        .I5(x_assign_67_reg_33344[6]),
        .O(\xor_ln124_61_reg_32728_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[6]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [6]),
        .I1(or_ln134_46_fu_10055_p3[6]),
        .I2(or_ln134_57_fu_10225_p3[6]),
        .I3(x_assign_85_reg_33392[6]),
        .I4(or_ln134_56_fu_10219_p3[6]),
        .I5(x_assign_85_reg_33392[5]),
        .O(\xor_ln124_125_reg_33475[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[7]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7] [7]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [7]),
        .I2(or_ln134_45_fu_10049_p3[5]),
        .I3(\xor_ln124_125_reg_33475[7]_i_2_n_0 ),
        .I4(or_ln134_46_fu_10055_p3[1]),
        .I5(x_assign_67_reg_33344[7]),
        .O(\xor_ln124_61_reg_32728_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33475[7]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [7]),
        .I1(or_ln134_46_fu_10055_p3[7]),
        .I2(x_assign_87_reg_33424[3]),
        .I3(x_assign_85_reg_33392[7]),
        .I4(or_ln134_56_fu_10219_p3[7]),
        .I5(x_assign_85_reg_33392[6]),
        .O(\xor_ln124_125_reg_33475[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[0]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7] [0]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [0]),
        .I2(x_assign_69_reg_33360[4]),
        .I3(\xor_ln124_127_reg_33485[0]_i_2_n_0 ),
        .I4(x_assign_64_reg_33322[0]),
        .I5(x_assign_69_reg_33360[0]),
        .O(\xor_ln124_63_reg_32734_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[0]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [0]),
        .I1(or_ln134_46_fu_10055_p3[0]),
        .I2(or_ln134_57_fu_10225_p3[0]),
        .I3(x_assign_85_reg_33392[0]),
        .I4(x_assign_87_reg_33424[3]),
        .I5(or_ln134_58_fu_10231_p3[0]),
        .O(\xor_ln124_127_reg_33485[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[1]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7] [1]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [1]),
        .I2(x_assign_69_reg_33360[5]),
        .I3(\xor_ln124_127_reg_33485[1]_i_2_n_0 ),
        .I4(x_assign_64_reg_33322[1]),
        .I5(x_assign_69_reg_33360[1]),
        .O(\xor_ln124_63_reg_32734_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[1]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [1]),
        .I1(or_ln134_46_fu_10055_p3[1]),
        .I2(x_assign_87_reg_33424[0]),
        .I3(x_assign_85_reg_33392[1]),
        .I4(or_ln134_57_fu_10225_p3[0]),
        .I5(or_ln134_58_fu_10231_p3[1]),
        .O(\xor_ln124_127_reg_33485[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[3]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7] [3]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [3]),
        .I2(or_ln134_45_fu_10049_p3[1]),
        .I3(\xor_ln124_127_reg_33485[3]_i_2_n_0 ),
        .I4(x_assign_64_reg_33322[3]),
        .I5(x_assign_69_reg_33360[3]),
        .O(\xor_ln124_63_reg_32734_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[3]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [3]),
        .I1(or_ln134_46_fu_10055_p3[3]),
        .I2(x_assign_87_reg_33424[2]),
        .I3(x_assign_85_reg_33392[3]),
        .I4(or_ln134_57_fu_10225_p3[2]),
        .I5(or_ln134_58_fu_10231_p3[3]),
        .O(\xor_ln124_127_reg_33485[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[6]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7] [6]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [6]),
        .I2(or_ln134_45_fu_10049_p3[4]),
        .I3(\xor_ln124_127_reg_33485[6]_i_2_n_0 ),
        .I4(x_assign_64_reg_33322[6]),
        .I5(x_assign_69_reg_33360[4]),
        .O(\xor_ln124_63_reg_32734_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[6]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [6]),
        .I1(or_ln134_46_fu_10055_p3[6]),
        .I2(or_ln134_57_fu_10225_p3[6]),
        .I3(x_assign_85_reg_33392[6]),
        .I4(or_ln134_57_fu_10225_p3[5]),
        .I5(or_ln134_58_fu_10231_p3[6]),
        .O(\xor_ln124_127_reg_33485[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[7]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7] [7]),
        .I1(\xor_ln124_127_reg_33485_reg[7]_0 [7]),
        .I2(or_ln134_45_fu_10049_p3[5]),
        .I3(\xor_ln124_127_reg_33485[7]_i_2_n_0 ),
        .I4(x_assign_64_reg_33322[7]),
        .I5(x_assign_69_reg_33360[5]),
        .O(\xor_ln124_63_reg_32734_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_33485[7]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [7]),
        .I1(or_ln134_46_fu_10055_p3[7]),
        .I2(x_assign_87_reg_33424[3]),
        .I3(x_assign_85_reg_33392[7]),
        .I4(or_ln134_57_fu_10225_p3[6]),
        .I5(or_ln134_58_fu_10231_p3[7]),
        .O(\xor_ln124_127_reg_33485[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[1]_i_1 
       (.I0(\xor_ln124_141_reg_33663_reg[7] [1]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [1]),
        .I2(x_assign_79_reg_33532[1]),
        .I3(\xor_ln124_141_reg_33663[1]_i_2_n_0 ),
        .I4(\xor_ln124_125_reg_33475_reg[7]_0 [1]),
        .I5(\xor_ln124_141_reg_33663_reg[3] [1]),
        .O(\xor_ln124_77_reg_32927_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[1]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[1]),
        .I1(x_assign_81_reg_33548[5]),
        .I2(x_assign_97_reg_33580[1]),
        .I3(x_assign_99_reg_33612[0]),
        .I4(x_assign_97_reg_33580[0]),
        .I5(or_ln134_64_fu_11351_p3[1]),
        .O(\xor_ln124_141_reg_33663[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[2]_i_1 
       (.I0(\xor_ln124_141_reg_33663_reg[7] [2]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I2(x_assign_79_reg_33532[2]),
        .I3(\xor_ln124_141_reg_33663[2]_i_2_n_0 ),
        .I4(\xor_ln124_125_reg_33475_reg[7]_0 [2]),
        .I5(\xor_ln124_141_reg_33663_reg[3] [2]),
        .O(\xor_ln124_77_reg_32927_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[2]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[2]),
        .I1(or_ln134_53_fu_11181_p3[0]),
        .I2(x_assign_97_reg_33580[2]),
        .I3(x_assign_99_reg_33612[1]),
        .I4(q3_reg_i_30__0_1[0]),
        .I5(or_ln134_64_fu_11351_p3[2]),
        .O(\xor_ln124_141_reg_33663[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[3]_i_1 
       (.I0(\xor_ln124_141_reg_33663_reg[7] [3]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I2(x_assign_79_reg_33532[3]),
        .I3(\xor_ln124_141_reg_33663[3]_i_2_n_0 ),
        .I4(\xor_ln124_125_reg_33475_reg[7]_0 [3]),
        .I5(\xor_ln124_141_reg_33663_reg[3] [3]),
        .O(\xor_ln124_77_reg_32927_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[3]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[3]),
        .I1(or_ln134_53_fu_11181_p3[1]),
        .I2(x_assign_97_reg_33580[3]),
        .I3(x_assign_99_reg_33612[2]),
        .I4(q3_reg_i_30__0_1[1]),
        .I5(or_ln134_64_fu_11351_p3[3]),
        .O(\xor_ln124_141_reg_33663[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[7]_i_1 
       (.I0(\xor_ln124_141_reg_33663_reg[7] [7]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [7]),
        .I2(x_assign_79_reg_33532[7]),
        .I3(\xor_ln124_141_reg_33663[7]_i_2_n_0 ),
        .I4(\xor_ln124_125_reg_33475_reg[7]_0 [7]),
        .I5(or_ln134_54_fu_11187_p3[1]),
        .O(\xor_ln124_77_reg_32927_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33663[7]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[7]),
        .I1(or_ln134_53_fu_11181_p3[5]),
        .I2(x_assign_97_reg_33580[7]),
        .I3(x_assign_99_reg_33612[3]),
        .I4(x_assign_97_reg_33580[6]),
        .I5(or_ln134_64_fu_11351_p3[7]),
        .O(\xor_ln124_141_reg_33663[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[1]_i_1 
       (.I0(q0_reg_i_186__0_0[1]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [1]),
        .I2(x_assign_81_reg_33548[1]),
        .I3(\xor_ln124_143_reg_33673[1]_i_2_n_0 ),
        .I4(\xor_ln124_127_reg_33485_reg[7]_0 [1]),
        .I5(x_assign_76_reg_33510[1]),
        .O(\xor_ln124_79_reg_32937_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[1]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[1]),
        .I1(x_assign_81_reg_33548[5]),
        .I2(x_assign_97_reg_33580[1]),
        .I3(x_assign_99_reg_33612[0]),
        .I4(or_ln134_65_fu_11357_p3[0]),
        .I5(or_ln134_66_fu_11363_p3[1]),
        .O(\xor_ln124_143_reg_33673[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[4]_i_1 
       (.I0(q0_reg_i_186__0_0[4]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [4]),
        .I2(or_ln134_53_fu_11181_p3[4]),
        .I3(\xor_ln124_143_reg_33673[4]_i_2_n_0 ),
        .I4(\xor_ln124_127_reg_33485_reg[7]_0 [4]),
        .I5(x_assign_76_reg_33510[4]),
        .O(\xor_ln124_79_reg_32937_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[4]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[4]),
        .I1(or_ln134_53_fu_11181_p3[2]),
        .I2(x_assign_97_reg_33580[4]),
        .I3(or_ln134_65_fu_11357_p3[4]),
        .I4(or_ln134_65_fu_11357_p3[3]),
        .I5(or_ln134_66_fu_11363_p3[4]),
        .O(\xor_ln124_143_reg_33673[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[5]_i_1 
       (.I0(q0_reg_i_186__0_0[5]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [5]),
        .I2(or_ln134_53_fu_11181_p3[5]),
        .I3(\xor_ln124_143_reg_33673[5]_i_2_n_0 ),
        .I4(\xor_ln124_127_reg_33485_reg[7]_0 [5]),
        .I5(x_assign_76_reg_33510[5]),
        .O(\xor_ln124_79_reg_32937_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_33673[5]_i_2 
       (.I0(or_ln134_54_fu_11187_p3[5]),
        .I1(or_ln134_53_fu_11181_p3[3]),
        .I2(x_assign_97_reg_33580[5]),
        .I3(or_ln134_65_fu_11357_p3[5]),
        .I4(or_ln134_65_fu_11357_p3[4]),
        .I5(or_ln134_66_fu_11363_p3[5]),
        .O(\xor_ln124_143_reg_33673[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[2]_i_1 
       (.I0(\xor_ln124_156_reg_33851_reg[7] [2]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [2]),
        .I2(\xor_ln124_158_reg_33861_reg[5]_1 [0]),
        .I3(\xor_ln124_156_reg_33851[2]_i_2_n_0 ),
        .I4(x_assign_90_reg_33714[2]),
        .I5(\xor_ln124_156_reg_33851_reg[3] [2]),
        .O(\xor_ln124_93_reg_33099_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[2]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [2]),
        .I1(\xor_ln124_158_reg_33861_reg[5]_0 [0]),
        .I2(\xor_ln124_158_reg_33861_reg[3] [1]),
        .I3(\xor_ln124_158_reg_33861_reg[3]_0 [1]),
        .I4(or_ln134_71_fu_12471_p3[2]),
        .I5(\xor_ln124_156_reg_33851_reg[4] [0]),
        .O(\xor_ln124_156_reg_33851[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[3]_i_1 
       (.I0(\xor_ln124_156_reg_33851_reg[7] [3]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [3]),
        .I2(\xor_ln124_158_reg_33861_reg[5]_1 [1]),
        .I3(\xor_ln124_156_reg_33851[3]_i_2_n_0 ),
        .I4(x_assign_90_reg_33714[3]),
        .I5(\xor_ln124_156_reg_33851_reg[3] [3]),
        .O(\xor_ln124_93_reg_33099_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[3]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [3]),
        .I1(\xor_ln124_158_reg_33861_reg[5]_0 [1]),
        .I2(\xor_ln124_158_reg_33861_reg[3] [2]),
        .I3(\xor_ln124_158_reg_33861_reg[3]_0 [2]),
        .I4(or_ln134_71_fu_12471_p3[3]),
        .I5(\xor_ln124_156_reg_33851_reg[4] [1]),
        .O(\xor_ln124_156_reg_33851[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[4]_i_1 
       (.I0(\xor_ln124_156_reg_33851_reg[7] [4]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [4]),
        .I2(\xor_ln124_158_reg_33861_reg[5]_1 [2]),
        .I3(\xor_ln124_156_reg_33851[4]_i_2_n_0 ),
        .I4(x_assign_90_reg_33714[4]),
        .I5(or_ln134_60_fu_12301_p3[6]),
        .O(\xor_ln124_93_reg_33099_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[4]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [4]),
        .I1(\xor_ln124_158_reg_33861_reg[5]_0 [2]),
        .I2(or_ln134_71_fu_12471_p3[5]),
        .I3(or_ln134_73_fu_12483_p3[5]),
        .I4(or_ln134_71_fu_12471_p3[4]),
        .I5(\xor_ln124_156_reg_33851_reg[4] [2]),
        .O(\xor_ln124_156_reg_33851[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[6]_i_1 
       (.I0(\xor_ln124_156_reg_33851_reg[7] [6]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [6]),
        .I2(x_assign_93_reg_33736[4]),
        .I3(\xor_ln124_156_reg_33851[6]_i_2_n_0 ),
        .I4(x_assign_90_reg_33714[6]),
        .I5(or_ln134_60_fu_12301_p3[0]),
        .O(\xor_ln124_93_reg_33099_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[6]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [6]),
        .I1(x_assign_90_reg_33714[4]),
        .I2(or_ln134_71_fu_12471_p3[7]),
        .I3(or_ln134_73_fu_12483_p3[7]),
        .I4(or_ln134_71_fu_12471_p3[6]),
        .I5(x_assign_110_reg_33784[2]),
        .O(\xor_ln124_156_reg_33851[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[7]_i_1 
       (.I0(\xor_ln124_156_reg_33851_reg[7] [7]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [7]),
        .I2(x_assign_93_reg_33736[5]),
        .I3(\xor_ln124_156_reg_33851[7]_i_2_n_0 ),
        .I4(x_assign_90_reg_33714[7]),
        .I5(or_ln134_60_fu_12301_p3[1]),
        .O(\xor_ln124_93_reg_33099_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_33851[7]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [7]),
        .I1(x_assign_90_reg_33714[5]),
        .I2(or_ln134_71_fu_12471_p3[0]),
        .I3(or_ln134_73_fu_12483_p3[0]),
        .I4(or_ln134_71_fu_12471_p3[7]),
        .I5(x_assign_110_reg_33784[3]),
        .O(\xor_ln124_156_reg_33851[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[0]_i_1 
       (.I0(\xor_ln124_158_reg_33861_reg[7]_0 [0]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I2(x_assign_93_reg_33736[0]),
        .I3(\xor_ln124_158_reg_33861[0]_i_2_n_0 ),
        .I4(\xor_ln124_318_reg_35390_reg[7]_1 [0]),
        .I5(x_assign_88_reg_33698[0]),
        .O(\xor_ln124_95_reg_33109_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[0]_i_2 
       (.I0(x_assign_90_reg_33714[6]),
        .I1(x_assign_93_reg_33736[6]),
        .I2(or_ln134_71_fu_12471_p3[1]),
        .I3(or_ln134_73_fu_12483_p3[1]),
        .I4(x_assign_108_reg_33762),
        .I5(or_ln134_73_fu_12483_p3[0]),
        .O(\xor_ln124_158_reg_33861[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[3]_i_1 
       (.I0(\xor_ln124_158_reg_33861_reg[7]_0 [3]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I2(x_assign_93_reg_33736[3]),
        .I3(\xor_ln124_158_reg_33861[3]_i_2_n_0 ),
        .I4(\xor_ln124_318_reg_35390_reg[7]_1 [3]),
        .I5(x_assign_88_reg_33698[3]),
        .O(\xor_ln124_95_reg_33109_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[3]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[5]_0 [1]),
        .I1(\xor_ln124_158_reg_33861_reg[5]_1 [1]),
        .I2(\xor_ln124_158_reg_33861_reg[3] [2]),
        .I3(\xor_ln124_158_reg_33861_reg[3]_0 [2]),
        .I4(or_ln134_74_fu_12489_p3[2]),
        .I5(or_ln134_73_fu_12483_p3[3]),
        .O(\xor_ln124_158_reg_33861[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[5]_i_1 
       (.I0(\xor_ln124_158_reg_33861_reg[7]_0 [5]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I2(x_assign_93_reg_33736[5]),
        .I3(\xor_ln124_158_reg_33861[5]_i_2_n_0 ),
        .I4(\xor_ln124_318_reg_35390_reg[7]_1 [5]),
        .I5(or_ln134_59_fu_12295_p3[5]),
        .O(\xor_ln124_95_reg_33109_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[5]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[5]_0 [3]),
        .I1(\xor_ln124_158_reg_33861_reg[5]_1 [3]),
        .I2(or_ln134_71_fu_12471_p3[6]),
        .I3(or_ln134_73_fu_12483_p3[6]),
        .I4(or_ln134_74_fu_12489_p3[4]),
        .I5(or_ln134_73_fu_12483_p3[5]),
        .O(\xor_ln124_158_reg_33861[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[6]_i_1 
       (.I0(\xor_ln124_158_reg_33861_reg[7]_0 [6]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I2(x_assign_93_reg_33736[6]),
        .I3(\xor_ln124_158_reg_33861[6]_i_2_n_0 ),
        .I4(\xor_ln124_318_reg_35390_reg[7]_1 [6]),
        .I5(x_assign_88_reg_33698[4]),
        .O(\xor_ln124_95_reg_33109_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[6]_i_2 
       (.I0(x_assign_90_reg_33714[4]),
        .I1(x_assign_93_reg_33736[4]),
        .I2(or_ln134_71_fu_12471_p3[7]),
        .I3(or_ln134_73_fu_12483_p3[7]),
        .I4(or_ln134_74_fu_12489_p3[5]),
        .I5(or_ln134_73_fu_12483_p3[6]),
        .O(\xor_ln124_158_reg_33861[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[7]_i_1 
       (.I0(\xor_ln124_158_reg_33861_reg[7]_0 [7]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I2(x_assign_93_reg_33736[7]),
        .I3(\xor_ln124_158_reg_33861[7]_i_2_n_0 ),
        .I4(\xor_ln124_318_reg_35390_reg[7]_1 [7]),
        .I5(x_assign_88_reg_33698[5]),
        .O(\xor_ln124_95_reg_33109_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_33861[7]_i_2 
       (.I0(x_assign_90_reg_33714[5]),
        .I1(x_assign_93_reg_33736[5]),
        .I2(or_ln134_71_fu_12471_p3[0]),
        .I3(or_ln134_73_fu_12483_p3[0]),
        .I4(or_ln134_74_fu_12489_p3[6]),
        .I5(or_ln134_73_fu_12483_p3[7]),
        .O(\xor_ln124_158_reg_33861[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[2]_i_1 
       (.I0(\xor_ln124_316_reg_35380_reg[7]_0 [2]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [2]),
        .I2(q3_reg_i_181_0[2]),
        .I3(\xor_ln124_172_reg_34039[2]_i_2_n_0 ),
        .I4(\xor_ln124_172_reg_34039_reg[7]_0 [2]),
        .I5(x_assign_103_reg_33908[2]),
        .O(\reg_2398_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[2]_i_2 
       (.I0(or_ln134_70_fu_13445_p3[2]),
        .I1(or_ln134_69_fu_13439_p3[0]),
        .I2(x_assign_121_reg_33956[2]),
        .I3(x_assign_123_reg_33988[1]),
        .I4(or_ln134_80_fu_13609_p3[1]),
        .I5(q3_reg_i_64__0_0[0]),
        .O(\xor_ln124_172_reg_34039[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[7]_i_1 
       (.I0(\xor_ln124_316_reg_35380_reg[7]_0 [7]),
        .I1(\xor_ln124_172_reg_34039_reg[7] [7]),
        .I2(or_ln134_70_fu_13445_p3[1]),
        .I3(\xor_ln124_172_reg_34039[7]_i_2_n_0 ),
        .I4(\xor_ln124_172_reg_34039_reg[7]_0 [7]),
        .I5(x_assign_103_reg_33908[5]),
        .O(\reg_2398_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34039[7]_i_2 
       (.I0(or_ln134_70_fu_13445_p3[7]),
        .I1(or_ln134_69_fu_13439_p3[5]),
        .I2(x_assign_121_reg_33956[7]),
        .I3(x_assign_123_reg_33988[3]),
        .I4(or_ln134_80_fu_13609_p3[6]),
        .I5(x_assign_121_reg_33956[6]),
        .O(\xor_ln124_172_reg_34039[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[0]_i_1 
       (.I0(\xor_ln124_174_reg_34050_reg[7] [0]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [0]),
        .I2(x_assign_105_reg_33924[4]),
        .I3(\xor_ln124_174_reg_34050[0]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[0]),
        .I5(x_assign_105_reg_33924[0]),
        .O(\xor_ln124_111_reg_33297_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[0]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I1(or_ln134_70_fu_13445_p3[0]),
        .I2(x_assign_121_reg_33956[0]),
        .I3(or_ln134_81_fu_13615_p3[0]),
        .I4(x_assign_123_reg_33988[3]),
        .I5(or_ln134_82_fu_13621_p3[0]),
        .O(\xor_ln124_174_reg_34050[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[1]_i_1 
       (.I0(\xor_ln124_174_reg_34050_reg[7] [1]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [1]),
        .I2(x_assign_105_reg_33924[5]),
        .I3(\xor_ln124_174_reg_34050[1]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[1]),
        .I5(x_assign_105_reg_33924[1]),
        .O(\xor_ln124_111_reg_33297_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[1]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I1(or_ln134_70_fu_13445_p3[1]),
        .I2(x_assign_121_reg_33956[1]),
        .I3(x_assign_123_reg_33988[0]),
        .I4(or_ln134_81_fu_13615_p3[0]),
        .I5(or_ln134_82_fu_13621_p3[1]),
        .O(\xor_ln124_174_reg_34050[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[2]_i_1 
       (.I0(\xor_ln124_174_reg_34050_reg[7] [2]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [2]),
        .I2(or_ln134_69_fu_13439_p3[0]),
        .I3(\xor_ln124_174_reg_34050[2]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[2]),
        .I5(x_assign_105_reg_33924[2]),
        .O(\xor_ln124_111_reg_33297_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[2]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I1(or_ln134_70_fu_13445_p3[2]),
        .I2(x_assign_121_reg_33956[2]),
        .I3(x_assign_123_reg_33988[1]),
        .I4(or_ln134_81_fu_13615_p3[1]),
        .I5(or_ln134_82_fu_13621_p3[2]),
        .O(\xor_ln124_174_reg_34050[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[4]_i_1 
       (.I0(\xor_ln124_174_reg_34050_reg[7] [4]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [4]),
        .I2(or_ln134_69_fu_13439_p3[2]),
        .I3(\xor_ln124_174_reg_34050[4]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[4]),
        .I5(or_ln134_69_fu_13439_p3[4]),
        .O(\xor_ln124_111_reg_33297_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[4]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I1(or_ln134_70_fu_13445_p3[4]),
        .I2(x_assign_121_reg_33956[4]),
        .I3(or_ln134_81_fu_13615_p3[4]),
        .I4(or_ln134_81_fu_13615_p3[3]),
        .I5(or_ln134_82_fu_13621_p3[4]),
        .O(\xor_ln124_174_reg_34050[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[6]_i_1 
       (.I0(\xor_ln124_174_reg_34050_reg[7] [6]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [6]),
        .I2(or_ln134_69_fu_13439_p3[4]),
        .I3(\xor_ln124_174_reg_34050[6]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[6]),
        .I5(x_assign_105_reg_33924[4]),
        .O(\xor_ln124_111_reg_33297_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[6]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I1(or_ln134_70_fu_13445_p3[6]),
        .I2(x_assign_121_reg_33956[6]),
        .I3(or_ln134_81_fu_13615_p3[6]),
        .I4(or_ln134_81_fu_13615_p3[5]),
        .I5(or_ln134_82_fu_13621_p3[6]),
        .O(\xor_ln124_174_reg_34050[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[7]_i_1 
       (.I0(\xor_ln124_174_reg_34050_reg[7] [7]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [7]),
        .I2(or_ln134_69_fu_13439_p3[5]),
        .I3(\xor_ln124_174_reg_34050[7]_i_2_n_0 ),
        .I4(x_assign_100_reg_33886[7]),
        .I5(x_assign_105_reg_33924[5]),
        .O(\xor_ln124_111_reg_33297_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34050[7]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I1(or_ln134_70_fu_13445_p3[7]),
        .I2(x_assign_121_reg_33956[7]),
        .I3(x_assign_123_reg_33988[3]),
        .I4(or_ln134_81_fu_13615_p3[6]),
        .I5(or_ln134_82_fu_13621_p3[7]),
        .O(\xor_ln124_174_reg_34050[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[3]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [3]),
        .I1(q3_reg_i_52__0_0[3]),
        .I2(\xor_ln124_187_reg_34207_reg[3] [3]),
        .I3(\xor_ln124_187_reg_34207_reg[3]_0 [3]),
        .I4(or_ln134_76_fu_14488_p3[3]),
        .I5(or_ln134_75_fu_14482_p3[1]),
        .O(\reg_2412_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34207[4]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [4]),
        .I1(q3_reg_i_52__0_0[4]),
        .I2(or_ln134_76_fu_14488_p3[6]),
        .I3(or_ln134_78_fu_14500_p3[2]),
        .I4(or_ln134_76_fu_14488_p3[4]),
        .I5(or_ln134_75_fu_14482_p3[2]),
        .O(\reg_2412_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q4_reg_0[6]),
        .I2(\xor_ln124_204_reg_34341_reg[3] [0]),
        .I3(\xor_ln124_203_reg_34335_reg[0] ),
        .I4(\xor_ln124_203_reg_34335_reg[7]_1 [0]),
        .I5(\xor_ln124_203_reg_34335_reg[7] [0]),
        .O(q5_reg_6[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(q4_reg_0[7]),
        .I2(\xor_ln124_204_reg_34341_reg[3] [1]),
        .I3(\xor_ln124_203_reg_34335_reg[1] ),
        .I4(\xor_ln124_203_reg_34335_reg[7]_1 [1]),
        .I5(\xor_ln124_203_reg_34335_reg[7] [1]),
        .O(q5_reg_6[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_203_reg_34335[2]_i_1 
       (.I0(\xor_ln124_203_reg_34335[2]_i_2_n_0 ),
        .I1(\xor_ln124_203_reg_34335[2]_i_3_n_0 ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I3(q5_reg_0[7]),
        .I4(or_ln134_83_fu_15386_p3[0]),
        .O(q5_reg_6[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[2]_i_2 
       (.I0(\xor_ln124_204_reg_34341_reg[3] [2]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I2(q4_reg_0[0]),
        .I3(q4_reg_0[6]),
        .I4(\xor_ln124_204_reg_34341_reg[3]_1 [2]),
        .I5(or_ln134_84_fu_15392_p3[2]),
        .O(\xor_ln124_203_reg_34335[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[2]_i_3 
       (.I0(\xor_ln124_219_reg_34463_reg[7] [2]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [0]),
        .I2(q5_reg_0[1]),
        .I3(\xor_ln124_203_reg_34335_reg[7]_1 [2]),
        .I4(q4_reg_0[7]),
        .I5(q4_reg_0[1]),
        .O(\xor_ln124_203_reg_34335[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_203_reg_34335[3]_i_1 
       (.I0(\xor_ln124_203_reg_34335[3]_i_2_n_0 ),
        .I1(\xor_ln124_203_reg_34335_reg[3] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I3(q5_reg_0[7]),
        .I4(or_ln134_83_fu_15386_p3[1]),
        .O(q5_reg_6[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[3]_i_2 
       (.I0(\xor_ln124_204_reg_34341_reg[3] [3]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I2(q4_reg_0[1]),
        .I3(q4_reg_0[6]),
        .I4(\xor_ln124_204_reg_34341_reg[3]_1 [3]),
        .I5(or_ln134_84_fu_15392_p3[3]),
        .O(\xor_ln124_203_reg_34335[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_203_reg_34335[4]_i_1 
       (.I0(\xor_ln124_203_reg_34335[4]_i_2_n_0 ),
        .I1(\xor_ln124_203_reg_34335_reg[4] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I3(q5_reg_0[7]),
        .I4(or_ln134_83_fu_15386_p3[2]),
        .O(q5_reg_6[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[4]_i_2 
       (.I0(or_ln134_84_fu_15392_p3[6]),
        .I1(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I2(q4_reg_0[2]),
        .I3(q4_reg_0[6]),
        .I4(or_ln134_86_fu_15404_p3[5]),
        .I5(or_ln134_84_fu_15392_p3[4]),
        .O(\xor_ln124_203_reg_34335[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_203_reg_34335[5]_i_1 
       (.I0(\xor_ln124_203_reg_34335[5]_i_2_n_0 ),
        .I1(q4_reg_0[7]),
        .I2(\xor_ln124_203_reg_34335_reg[5] ),
        .O(q5_reg_6[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[5]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(q4_reg_0[3]),
        .I2(or_ln134_84_fu_15392_p3[7]),
        .I3(or_ln134_86_fu_15404_p3[6]),
        .I4(\xor_ln124_203_reg_34335_reg[7]_1 [5]),
        .I5(\xor_ln124_203_reg_34335_reg[7] [5]),
        .O(\xor_ln124_203_reg_34335[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q4_reg_0[4]),
        .I2(or_ln134_84_fu_15392_p3[0]),
        .I3(\xor_ln124_203_reg_34335_reg[6] ),
        .I4(\xor_ln124_203_reg_34335_reg[7]_1 [6]),
        .I5(\xor_ln124_203_reg_34335_reg[7] [6]),
        .O(q5_reg_6[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34335[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q4_reg_0[5]),
        .I2(or_ln134_84_fu_15392_p3[1]),
        .I3(\xor_ln124_203_reg_34335_reg[7]_0 ),
        .I4(\xor_ln124_203_reg_34335_reg[7]_1 [7]),
        .I5(\xor_ln124_203_reg_34335_reg[7] [7]),
        .O(q5_reg_6[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[2]_i_2 
       (.I0(\xor_ln124_286_reg_34998_reg[5]_0 [0]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I2(q4_reg_0[0]),
        .I3(q4_reg_0[6]),
        .I4(\xor_ln124_204_reg_34341_reg[4]_0 [0]),
        .I5(\xor_ln124_204_reg_34341_reg[3] [2]),
        .O(\reg_2483_reg[2] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_204_reg_34341[3]_i_1 
       (.I0(\xor_ln124_204_reg_34341[3]_i_2_n_0 ),
        .I1(\xor_ln124_204_reg_34341_reg[3]_0 ),
        .I2(or_ln134_86_fu_15404_p3[2]),
        .I3(q4_reg_0[1]),
        .I4(\xor_ln124_204_reg_34341_reg[3]_1 [3]),
        .O(\trunc_ln134_219_reg_34285_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[3]_i_2 
       (.I0(\xor_ln124_286_reg_34998_reg[5]_0 [1]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [2]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .I4(\xor_ln124_204_reg_34341_reg[4]_0 [1]),
        .I5(\xor_ln124_204_reg_34341_reg[3] [3]),
        .O(\xor_ln124_204_reg_34341[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_204_reg_34341[4]_i_1 
       (.I0(\xor_ln124_204_reg_34341[4]_i_2_n_0 ),
        .I1(\xor_ln124_204_reg_34341_reg[4] ),
        .I2(or_ln134_86_fu_15404_p3[3]),
        .I3(q4_reg_0[2]),
        .I4(or_ln134_86_fu_15404_p3[5]),
        .O(\trunc_ln134_219_reg_34285_reg[3] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34341[4]_i_2 
       (.I0(\xor_ln124_286_reg_34998_reg[5]_0 [2]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [3]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .I4(\xor_ln124_204_reg_34341_reg[4]_0 [2]),
        .I5(or_ln134_84_fu_15392_p3[6]),
        .O(\xor_ln124_204_reg_34341[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[0]_i_1 
       (.I0(\xor_ln124_205_reg_34347_reg[7] [0]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [0]),
        .I2(or_ln134_84_fu_15392_p3[0]),
        .I3(\xor_ln124_205_reg_34347[0]_i_2_n_0 ),
        .I4(x_assign_129_reg_34269[0]),
        .I5(x_assign_124_reg_34231[0]),
        .O(\x_74_reg_33668_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[0]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(x_assign_124_reg_34231[4]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [0]),
        .I5(q4_reg_0[7]),
        .O(\xor_ln124_205_reg_34347[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[1]_i_1 
       (.I0(\xor_ln124_205_reg_34347_reg[7] [1]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [1]),
        .I2(or_ln134_84_fu_15392_p3[1]),
        .I3(\xor_ln124_205_reg_34347[1]_i_2_n_0 ),
        .I4(x_assign_129_reg_34269[1]),
        .I5(x_assign_124_reg_34231[1]),
        .O(\x_74_reg_33668_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[1]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(x_assign_124_reg_34231[5]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [7]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I5(q4_reg_0[0]),
        .O(\xor_ln124_205_reg_34347[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_205_reg_34347[2]_i_1 
       (.I0(\xor_ln124_205_reg_34347[2]_i_2_n_0 ),
        .I1(\xor_ln124_205_reg_34347[2]_i_3_n_0 ),
        .I2(q4_reg_0[1]),
        .I3(x_assign_129_reg_34269[2]),
        .I4(q4_reg_0[7]),
        .O(\x_74_reg_33668_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[2]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_83_fu_15386_p3[0]),
        .I2(\xor_ln124_205_reg_34347_reg[7] [2]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [2]),
        .I4(q5_reg_0[0]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [2]),
        .O(\xor_ln124_205_reg_34347[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[2]_i_3 
       (.I0(q5_reg_0[1]),
        .I1(q5_reg_0[7]),
        .I2(x_assign_124_reg_34231[2]),
        .I3(or_ln134_84_fu_15392_p3[2]),
        .I4(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [0]),
        .O(\xor_ln124_205_reg_34347[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_205_reg_34347[3]_i_1 
       (.I0(\xor_ln124_205_reg_34347[3]_i_2_n_0 ),
        .I1(\xor_ln124_205_reg_34347_reg[3] ),
        .I2(q4_reg_0[2]),
        .I3(x_assign_129_reg_34269[3]),
        .I4(q4_reg_0[7]),
        .O(\x_74_reg_33668_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[3]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_83_fu_15386_p3[1]),
        .I2(\xor_ln124_205_reg_34347_reg[7] [3]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [3]),
        .I4(q5_reg_0[1]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [3]),
        .O(\xor_ln124_205_reg_34347[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_205_reg_34347[4]_i_1 
       (.I0(\xor_ln124_205_reg_34347[4]_i_2_n_0 ),
        .I1(\xor_ln124_205_reg_34347_reg[4] ),
        .I2(q4_reg_0[3]),
        .I3(x_assign_129_reg_34269[4]),
        .I4(q4_reg_0[7]),
        .O(\x_74_reg_33668_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[4]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_83_fu_15386_p3[2]),
        .I2(\xor_ln124_205_reg_34347_reg[7] [4]),
        .I3(\xor_ln124_382_reg_36142_reg[7] [4]),
        .I4(q5_reg_0[2]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [4]),
        .O(\xor_ln124_205_reg_34347[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_205_reg_34347[5]_i_1 
       (.I0(\xor_ln124_205_reg_34347[5]_i_2_n_0 ),
        .I1(\xor_ln124_382_reg_36142_reg[7] [5]),
        .I2(\xor_ln124_269_reg_34864_reg[5] ),
        .O(\x_74_reg_33668_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[5]_i_2 
       (.I0(x_assign_129_reg_34269[5]),
        .I1(\xor_ln124_205_reg_34347_reg[7] [5]),
        .I2(or_ln134_83_fu_15386_p3[3]),
        .I3(q5_reg_0[7]),
        .I4(or_ln134_83_fu_15386_p3[5]),
        .I5(or_ln134_84_fu_15392_p3[5]),
        .O(\xor_ln124_205_reg_34347[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[6]_i_1 
       (.I0(\xor_ln124_205_reg_34347_reg[7] [6]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [6]),
        .I2(or_ln134_84_fu_15392_p3[6]),
        .I3(\xor_ln124_205_reg_34347[6]_i_2_n_0 ),
        .I4(x_assign_129_reg_34269[6]),
        .I5(x_assign_124_reg_34231[4]),
        .O(\x_74_reg_33668_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[6]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(or_ln134_83_fu_15386_p3[4]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [4]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I5(q4_reg_0[5]),
        .O(\xor_ln124_205_reg_34347[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[7]_i_1 
       (.I0(\xor_ln124_205_reg_34347_reg[7] [7]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [7]),
        .I2(or_ln134_84_fu_15392_p3[7]),
        .I3(\xor_ln124_205_reg_34347[7]_i_2_n_0 ),
        .I4(x_assign_129_reg_34269[7]),
        .I5(x_assign_124_reg_34231[5]),
        .O(\x_74_reg_33668_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34347[7]_i_2 
       (.I0(q5_reg_0[5]),
        .I1(or_ln134_83_fu_15386_p3[5]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [5]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I5(q4_reg_0[6]),
        .O(\xor_ln124_205_reg_34347[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34353[2]_i_2 
       (.I0(q4_reg_0[2]),
        .I1(\xor_ln124_206_reg_34353_reg[5]_1 [0]),
        .I2(\xor_ln124_206_reg_34353_reg[5]_2 [0]),
        .I3(\xor_ln124_206_reg_34353_reg[5]_0 [0]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[0]),
        .O(q4_reg_9));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_206_reg_34353[3]_i_1 
       (.I0(\xor_ln124_206_reg_34353[3]_i_2_n_0 ),
        .I1(\xor_ln124_206_reg_34353_reg[3] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(x_assign_129_reg_34269[3]),
        .I4(q5_reg_0[1]),
        .O(\reg_2495_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34353[3]_i_2 
       (.I0(q4_reg_0[3]),
        .I1(\xor_ln124_206_reg_34353_reg[5]_1 [1]),
        .I2(\xor_ln124_206_reg_34353_reg[5]_2 [1]),
        .I3(\xor_ln124_206_reg_34353_reg[5]_0 [1]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_206_reg_34353[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_206_reg_34353[4]_i_1 
       (.I0(\xor_ln124_206_reg_34353[4]_i_2_n_0 ),
        .I1(\xor_ln124_206_reg_34353_reg[4] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(x_assign_129_reg_34269[4]),
        .I4(q5_reg_0[2]),
        .O(\reg_2495_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34353[4]_i_2 
       (.I0(q4_reg_0[4]),
        .I1(\xor_ln124_206_reg_34353_reg[5]_1 [2]),
        .I2(\xor_ln124_206_reg_34353_reg[5]_2 [2]),
        .I3(\xor_ln124_206_reg_34353_reg[5]_0 [2]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_206_reg_34353[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_206_reg_34353[5]_i_1 
       (.I0(\xor_ln124_206_reg_34353[5]_i_2_n_0 ),
        .I1(\xor_ln124_206_reg_34353_reg[5]_0 [3]),
        .I2(\xor_ln124_270_reg_34870_reg[5]_0 ),
        .O(\reg_2495_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34353[5]_i_2 
       (.I0(x_assign_129_reg_34269[5]),
        .I1(\xor_ln124_206_reg_34353_reg[5]_2 [3]),
        .I2(\xor_ln124_206_reg_34353_reg[5]_1 [3]),
        .I3(q4_reg_0[5]),
        .I4(or_ln134_83_fu_15386_p3[5]),
        .I5(or_ln134_86_fu_15404_p3[4]),
        .O(\xor_ln124_206_reg_34353[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34463[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q4_reg_0[6]),
        .I2(q4_reg_0[7]),
        .I3(xor_ln124_195_fu_16575_p2[0]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [0]),
        .O(q5_reg_9[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34463[0]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [0]),
        .I1(\xor_ln124_219_reg_34463_reg[7]_0 [0]),
        .I2(x_assign_136_reg_34359[4]),
        .I3(or_ln134_92_fu_16536_p3[0]),
        .I4(\xor_ln124_220_reg_34469_reg[3]_1 [0]),
        .I5(\xor_ln124_220_reg_34469_reg[3]_0 [0]),
        .O(xor_ln124_195_fu_16575_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34463[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(q4_reg_0[7]),
        .I2(q4_reg_0[0]),
        .I3(\xor_ln124_219_reg_34463[1]_i_2_n_0 ),
        .I4(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [1]),
        .O(q5_reg_9[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34463[1]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [1]),
        .I1(\xor_ln124_219_reg_34463_reg[7]_0 [1]),
        .I2(x_assign_136_reg_34359[5]),
        .I3(or_ln134_92_fu_16536_p3[1]),
        .I4(\xor_ln124_220_reg_34469_reg[3]_1 [1]),
        .I5(\xor_ln124_220_reg_34469_reg[3]_0 [1]),
        .O(\xor_ln124_219_reg_34463[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_219_reg_34463[2]_i_1 
       (.I0(\xor_ln124_283_reg_34980[2]_i_2_n_0 ),
        .I1(\xor_ln124_219_reg_34463[2]_i_2_n_0 ),
        .I2(\xor_ln124_251_reg_34724_reg[7]_0 [2]),
        .I3(q5_reg_0[7]),
        .I4(\xor_ln124_219_reg_34463_reg[7]_0 [2]),
        .O(q5_reg_9[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34463[2]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[3]_0 [2]),
        .I1(\xor_ln124_220_reg_34469_reg[3]_1 [2]),
        .I2(q5_reg_0[1]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(or_ln134_91_fu_16530_p3[0]),
        .I5(or_ln134_92_fu_16536_p3[2]),
        .O(\xor_ln124_219_reg_34463[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_219_reg_34463[3]_i_1 
       (.I0(\xor_ln124_219_reg_34463_reg[3] ),
        .I1(\xor_ln124_219_reg_34463[3]_i_2_n_0 ),
        .I2(\xor_ln124_251_reg_34724_reg[7]_0 [3]),
        .I3(q5_reg_0[7]),
        .I4(\xor_ln124_219_reg_34463_reg[7]_0 [3]),
        .O(q5_reg_9[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34463[3]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[3]_0 [3]),
        .I1(\xor_ln124_220_reg_34469_reg[3]_1 [3]),
        .I2(q5_reg_0[2]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(or_ln134_91_fu_16530_p3[1]),
        .I5(or_ln134_92_fu_16536_p3[3]),
        .O(\xor_ln124_219_reg_34463[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_219_reg_34463[4]_i_1 
       (.I0(\xor_ln124_283_reg_34980_reg[4] ),
        .I1(\xor_ln124_219_reg_34463[4]_i_2_n_0 ),
        .I2(\xor_ln124_251_reg_34724_reg[7]_0 [4]),
        .I3(q5_reg_0[7]),
        .I4(\xor_ln124_219_reg_34463_reg[7]_0 [4]),
        .O(q5_reg_9[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34463[4]_i_2 
       (.I0(or_ln134_92_fu_16536_p3[6]),
        .I1(or_ln134_94_fu_16548_p3[5]),
        .I2(q5_reg_0[3]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(or_ln134_91_fu_16530_p3[2]),
        .I5(or_ln134_92_fu_16536_p3[4]),
        .O(\xor_ln124_219_reg_34463[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_219_reg_34463[5]_i_1 
       (.I0(\xor_ln124_283_reg_34980[5]_i_2_n_0 ),
        .I1(q4_reg_0[7]),
        .I2(\xor_ln124_219_reg_34463[5]_i_2_n_0 ),
        .O(q5_reg_9[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34463[5]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [5]),
        .I1(\xor_ln124_219_reg_34463_reg[7]_0 [5]),
        .I2(or_ln134_91_fu_16530_p3[3]),
        .I3(or_ln134_92_fu_16536_p3[5]),
        .I4(or_ln134_94_fu_16548_p3[6]),
        .I5(or_ln134_92_fu_16536_p3[7]),
        .O(\xor_ln124_219_reg_34463[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34463[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q4_reg_0[4]),
        .I2(q4_reg_0[5]),
        .I3(xor_ln124_195_fu_16575_p2[6]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [4]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [6]),
        .O(q5_reg_9[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34463[6]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [6]),
        .I1(\xor_ln124_219_reg_34463_reg[7]_0 [6]),
        .I2(or_ln134_91_fu_16530_p3[4]),
        .I3(or_ln134_92_fu_16536_p3[6]),
        .I4(or_ln134_94_fu_16548_p3[0]),
        .I5(or_ln134_92_fu_16536_p3[0]),
        .O(xor_ln124_195_fu_16575_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34463[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q4_reg_0[5]),
        .I2(q4_reg_0[6]),
        .I3(\xor_ln124_219_reg_34463[7]_i_2_n_0 ),
        .I4(\xor_ln124_254_reg_34742_reg[4] [5]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [7]),
        .O(q5_reg_9[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34463[7]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [7]),
        .I1(\xor_ln124_219_reg_34463_reg[7]_0 [7]),
        .I2(or_ln134_91_fu_16530_p3[5]),
        .I3(or_ln134_92_fu_16536_p3[7]),
        .I4(or_ln134_94_fu_16548_p3[1]),
        .I5(or_ln134_92_fu_16536_p3[1]),
        .O(\xor_ln124_219_reg_34463[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[2]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[4]_0 [0]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I2(q4_reg_0[0]),
        .I3(q4_reg_0[6]),
        .I4(\xor_ln124_286_reg_34998_reg[5]_0 [0]),
        .I5(\xor_ln124_220_reg_34469_reg[3]_1 [2]),
        .O(\xor_ln124_156_reg_33851_reg[2] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_220_reg_34469[3]_i_1 
       (.I0(\xor_ln124_220_reg_34469[3]_i_2_n_0 ),
        .I1(\xor_ln124_220_reg_34469_reg[3] ),
        .I2(or_ln134_94_fu_16548_p3[2]),
        .I3(q4_reg_0[1]),
        .I4(\xor_ln124_220_reg_34469_reg[3]_0 [3]),
        .O(\trunc_ln134_239_reg_34413_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[3]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[4]_0 [1]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [2]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .I4(\xor_ln124_286_reg_34998_reg[5]_0 [1]),
        .I5(\xor_ln124_220_reg_34469_reg[3]_1 [3]),
        .O(\xor_ln124_220_reg_34469[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_220_reg_34469[4]_i_1 
       (.I0(\xor_ln124_220_reg_34469[4]_i_2_n_0 ),
        .I1(\xor_ln124_220_reg_34469_reg[4] ),
        .I2(or_ln134_94_fu_16548_p3[3]),
        .I3(q4_reg_0[2]),
        .I4(or_ln134_92_fu_16536_p3[6]),
        .O(\trunc_ln134_239_reg_34413_reg[3] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34469[4]_i_2 
       (.I0(\xor_ln124_220_reg_34469_reg[4]_0 [2]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [3]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .I4(\xor_ln124_286_reg_34998_reg[5]_0 [2]),
        .I5(or_ln134_94_fu_16548_p3[5]),
        .O(\xor_ln124_220_reg_34469[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[0]_i_1 
       (.I0(\xor_ln124_253_reg_34736_reg[7] [0]),
        .I1(\xor_ln124_221_reg_34475_reg[7] [0]),
        .I2(x_assign_136_reg_34359[4]),
        .I3(\xor_ln124_221_reg_34475[0]_i_2_n_0 ),
        .I4(x_assign_141_reg_34397[0]),
        .I5(x_assign_136_reg_34359[0]),
        .O(\reg_2500_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[0]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_92_fu_16536_p3[0]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [0]),
        .I5(q4_reg_0[7]),
        .O(\xor_ln124_221_reg_34475[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[1]_i_1 
       (.I0(\xor_ln124_253_reg_34736_reg[7] [1]),
        .I1(\xor_ln124_221_reg_34475_reg[7] [1]),
        .I2(x_assign_136_reg_34359[5]),
        .I3(\xor_ln124_221_reg_34475[1]_i_2_n_0 ),
        .I4(x_assign_141_reg_34397[1]),
        .I5(x_assign_136_reg_34359[1]),
        .O(\reg_2500_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[1]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(or_ln134_92_fu_16536_p3[1]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [7]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I5(q4_reg_0[0]),
        .O(\xor_ln124_221_reg_34475[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_221_reg_34475[2]_i_1 
       (.I0(\xor_ln124_221_reg_34475[2]_i_2_n_0 ),
        .I1(\xor_ln124_221_reg_34475[2]_i_3_n_0 ),
        .I2(q4_reg_0[1]),
        .I3(x_assign_141_reg_34397[2]),
        .I4(q4_reg_0[7]),
        .O(\reg_2500_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[2]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_92_fu_16536_p3[2]),
        .I2(\xor_ln124_253_reg_34736_reg[7] [2]),
        .I3(\xor_ln124_221_reg_34475_reg[7] [2]),
        .I4(q5_reg_0[0]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [2]),
        .O(\xor_ln124_221_reg_34475[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[2]_i_3 
       (.I0(q5_reg_0[1]),
        .I1(q5_reg_0[7]),
        .I2(x_assign_136_reg_34359[2]),
        .I3(or_ln134_91_fu_16530_p3[0]),
        .I4(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [0]),
        .O(\xor_ln124_221_reg_34475[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_221_reg_34475[3]_i_1 
       (.I0(\xor_ln124_221_reg_34475[3]_i_2_n_0 ),
        .I1(\xor_ln124_221_reg_34475_reg[3] ),
        .I2(q4_reg_0[2]),
        .I3(x_assign_141_reg_34397[3]),
        .I4(q4_reg_0[7]),
        .O(\reg_2500_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[3]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_92_fu_16536_p3[3]),
        .I2(\xor_ln124_253_reg_34736_reg[7] [3]),
        .I3(\xor_ln124_221_reg_34475_reg[7] [3]),
        .I4(q5_reg_0[1]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [3]),
        .O(\xor_ln124_221_reg_34475[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_221_reg_34475[4]_i_1 
       (.I0(\xor_ln124_221_reg_34475[4]_i_2_n_0 ),
        .I1(\xor_ln124_221_reg_34475_reg[4] ),
        .I2(q4_reg_0[3]),
        .I3(x_assign_141_reg_34397[4]),
        .I4(q4_reg_0[7]),
        .O(\reg_2500_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[4]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_92_fu_16536_p3[4]),
        .I2(\xor_ln124_253_reg_34736_reg[7] [4]),
        .I3(\xor_ln124_221_reg_34475_reg[7] [4]),
        .I4(q5_reg_0[2]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [4]),
        .O(\xor_ln124_221_reg_34475[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_221_reg_34475[5]_i_1 
       (.I0(\xor_ln124_221_reg_34475[5]_i_2_n_0 ),
        .I1(\xor_ln124_221_reg_34475_reg[7] [5]),
        .I2(\xor_ln124_269_reg_34864_reg[5] ),
        .O(\reg_2500_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[5]_i_2 
       (.I0(x_assign_141_reg_34397[5]),
        .I1(\xor_ln124_253_reg_34736_reg[7] [5]),
        .I2(or_ln134_92_fu_16536_p3[5]),
        .I3(q5_reg_0[7]),
        .I4(or_ln134_91_fu_16530_p3[5]),
        .I5(or_ln134_91_fu_16530_p3[3]),
        .O(\xor_ln124_221_reg_34475[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[6]_i_1 
       (.I0(\xor_ln124_253_reg_34736_reg[7] [6]),
        .I1(\xor_ln124_221_reg_34475_reg[7] [6]),
        .I2(or_ln134_91_fu_16530_p3[4]),
        .I3(\xor_ln124_221_reg_34475[6]_i_2_n_0 ),
        .I4(x_assign_141_reg_34397[6]),
        .I5(x_assign_136_reg_34359[4]),
        .O(\reg_2500_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[6]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(or_ln134_92_fu_16536_p3[6]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [4]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I5(q4_reg_0[5]),
        .O(\xor_ln124_221_reg_34475[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[7]_i_1 
       (.I0(\xor_ln124_253_reg_34736_reg[7] [7]),
        .I1(\xor_ln124_221_reg_34475_reg[7] [7]),
        .I2(or_ln134_91_fu_16530_p3[5]),
        .I3(\xor_ln124_221_reg_34475[7]_i_2_n_0 ),
        .I4(x_assign_141_reg_34397[7]),
        .I5(x_assign_136_reg_34359[5]),
        .O(\reg_2500_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34475[7]_i_2 
       (.I0(q5_reg_0[5]),
        .I1(or_ln134_92_fu_16536_p3[7]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [5]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I5(q4_reg_0[6]),
        .O(\xor_ln124_221_reg_34475[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34481[2]_i_2 
       (.I0(q4_reg_0[2]),
        .I1(x_assign_136_reg_34359[2]),
        .I2(\xor_ln124_206_reg_34353_reg[5]_0 [0]),
        .I3(\xor_ln124_222_reg_34481_reg[5]_0 [0]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[0]),
        .O(q4_reg_12));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_222_reg_34481[3]_i_1 
       (.I0(\xor_ln124_222_reg_34481[3]_i_2_n_0 ),
        .I1(\xor_ln124_222_reg_34481_reg[3] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(or_ln134_94_fu_16548_p3[2]),
        .I4(q5_reg_0[1]),
        .O(\xor_ln124_158_reg_33861_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34481[3]_i_2 
       (.I0(q4_reg_0[3]),
        .I1(x_assign_136_reg_34359[3]),
        .I2(\xor_ln124_206_reg_34353_reg[5]_0 [1]),
        .I3(\xor_ln124_222_reg_34481_reg[5]_0 [1]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_222_reg_34481[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_222_reg_34481[4]_i_1 
       (.I0(\xor_ln124_222_reg_34481[4]_i_2_n_0 ),
        .I1(\xor_ln124_222_reg_34481_reg[4] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(or_ln134_94_fu_16548_p3[3]),
        .I4(q5_reg_0[2]),
        .O(\xor_ln124_158_reg_33861_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34481[4]_i_2 
       (.I0(q4_reg_0[4]),
        .I1(or_ln134_91_fu_16530_p3[4]),
        .I2(\xor_ln124_206_reg_34353_reg[5]_0 [2]),
        .I3(\xor_ln124_222_reg_34481_reg[5]_0 [2]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_222_reg_34481[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_222_reg_34481[5]_i_1 
       (.I0(\xor_ln124_222_reg_34481[5]_i_2_n_0 ),
        .I1(\xor_ln124_222_reg_34481_reg[5]_0 [3]),
        .I2(\xor_ln124_270_reg_34870_reg[5]_0 ),
        .O(\xor_ln124_158_reg_33861_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34481[5]_i_2 
       (.I0(or_ln134_94_fu_16548_p3[4]),
        .I1(\xor_ln124_206_reg_34353_reg[5]_0 [3]),
        .I2(or_ln134_91_fu_16530_p3[5]),
        .I3(q4_reg_0[5]),
        .I4(\xor_ln124_222_reg_34481_reg[5]_1 ),
        .I5(x_assign_141_reg_34397[5]),
        .O(\xor_ln124_222_reg_34481[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[0]_i_1 
       (.I0(\xor_ln124_219_reg_34463_reg[7] [0]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I2(q5_reg_0[7]),
        .I3(xor_ln124_211_fu_17719_p2[0]),
        .I4(q4_reg_0[7]),
        .I5(q4_reg_0[6]),
        .O(q5_reg_5[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[0]_i_2 
       (.I0(\xor_ln124_235_reg_34596_reg[7] [0]),
        .I1(\xor_ln124_253_reg_34736_reg[7] [0]),
        .I2(\xor_ln124_236_reg_34602_reg[3]_0 [0]),
        .I3(q3_reg_i_67_0[0]),
        .I4(or_ln134_100_fu_17680_p3[0]),
        .I5(x_assign_148_reg_34492[4]),
        .O(xor_ln124_211_fu_17719_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[1]_i_1 
       (.I0(\xor_ln124_219_reg_34463_reg[7] [1]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_235_reg_34596[1]_i_2_n_0 ),
        .I4(q4_reg_0[0]),
        .I5(q4_reg_0[7]),
        .O(q5_reg_5[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[1]_i_2 
       (.I0(\xor_ln124_235_reg_34596_reg[7] [1]),
        .I1(\xor_ln124_253_reg_34736_reg[7] [1]),
        .I2(\xor_ln124_236_reg_34602_reg[3]_0 [1]),
        .I3(q3_reg_i_67_0[1]),
        .I4(or_ln134_100_fu_17680_p3[1]),
        .I5(x_assign_148_reg_34492[5]),
        .O(\xor_ln124_235_reg_34596[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_235_reg_34596[2]_i_1 
       (.I0(\xor_ln124_235_reg_34596[2]_i_2_n_0 ),
        .I1(\xor_ln124_235_reg_34596[2]_i_3_n_0 ),
        .I2(\xor_ln124_235_reg_34596_reg[7] [2]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [2]),
        .I4(\xor_ln124_253_reg_34736_reg[7] [2]),
        .O(q5_reg_5[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[2]_i_2 
       (.I0(q4_reg_0[0]),
        .I1(q4_reg_0[6]),
        .I2(\xor_ln124_254_reg_34742_reg[4] [0]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(\xor_ln124_235_reg_34596[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[2]_i_3 
       (.I0(or_ln134_99_fu_17674_p3[0]),
        .I1(or_ln134_100_fu_17680_p3[2]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[1]),
        .I4(\xor_ln124_236_reg_34602_reg[3]_0 [2]),
        .I5(q3_reg_i_67_0[2]),
        .O(\xor_ln124_235_reg_34596[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[3]_i_2 
       (.I0(q4_reg_0[1]),
        .I1(q4_reg_0[6]),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[2]),
        .O(q4_reg_7));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[4]_i_2 
       (.I0(q4_reg_0[2]),
        .I1(q4_reg_0[6]),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[3]),
        .O(q4_reg_6));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_235_reg_34596[5]_i_1 
       (.I0(\xor_ln124_235_reg_34596[5]_i_2_n_0 ),
        .I1(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I2(\xor_ln124_235_reg_34596[5]_i_3_n_0 ),
        .O(q5_reg_5[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[5]_i_2 
       (.I0(\xor_ln124_219_reg_34463_reg[7] [5]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [3]),
        .I2(q4_reg_0[3]),
        .I3(q5_reg_0[4]),
        .I4(q4_reg_0[4]),
        .I5(q4_reg_0[7]),
        .O(\xor_ln124_235_reg_34596[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[5]_i_3 
       (.I0(\xor_ln124_235_reg_34596_reg[7] [5]),
        .I1(\xor_ln124_253_reg_34736_reg[7] [5]),
        .I2(or_ln134_102_fu_17692_p3[7]),
        .I3(or_ln134_100_fu_17680_p3[7]),
        .I4(or_ln134_100_fu_17680_p3[5]),
        .I5(or_ln134_99_fu_17674_p3[3]),
        .O(\xor_ln124_235_reg_34596[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[6]_i_1 
       (.I0(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [4]),
        .I2(q5_reg_0[5]),
        .I3(xor_ln124_211_fu_17719_p2[6]),
        .I4(q4_reg_0[5]),
        .I5(q4_reg_0[4]),
        .O(q5_reg_5[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[6]_i_2 
       (.I0(\xor_ln124_235_reg_34596_reg[7] [6]),
        .I1(\xor_ln124_253_reg_34736_reg[7] [6]),
        .I2(or_ln134_102_fu_17692_p3[0]),
        .I3(or_ln134_100_fu_17680_p3[0]),
        .I4(or_ln134_100_fu_17680_p3[6]),
        .I5(or_ln134_99_fu_17674_p3[4]),
        .O(xor_ln124_211_fu_17719_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[7]_i_1 
       (.I0(\xor_ln124_219_reg_34463_reg[7] [7]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [5]),
        .I2(q5_reg_0[6]),
        .I3(xor_ln124_211_fu_17719_p2[7]),
        .I4(q4_reg_0[6]),
        .I5(q4_reg_0[5]),
        .O(q5_reg_5[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34596[7]_i_2 
       (.I0(\xor_ln124_235_reg_34596_reg[7] [7]),
        .I1(\xor_ln124_253_reg_34736_reg[7] [7]),
        .I2(or_ln134_102_fu_17692_p3[1]),
        .I3(or_ln134_100_fu_17680_p3[1]),
        .I4(or_ln134_100_fu_17680_p3[7]),
        .I5(or_ln134_99_fu_17674_p3[5]),
        .O(xor_ln124_211_fu_17719_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[2]_i_2 
       (.I0(\xor_ln124_206_reg_34353_reg[5]_0 [0]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I2(q4_reg_0[0]),
        .I3(q4_reg_0[6]),
        .I4(\xor_ln124_236_reg_34602_reg[4]_0 [0]),
        .I5(\xor_ln124_238_reg_34614_reg[5]_0 [0]),
        .O(\reg_2495_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_236_reg_34602[3]_i_1 
       (.I0(\xor_ln124_236_reg_34602[3]_i_2_n_0 ),
        .I1(\xor_ln124_236_reg_34602_reg[3] ),
        .I2(\xor_ln124_236_reg_34602_reg[3]_0 [3]),
        .I3(q4_reg_0[1]),
        .I4(or_ln134_102_fu_17692_p3[3]),
        .O(\trunc_ln134_259_reg_34546_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[3]_i_2 
       (.I0(\xor_ln124_206_reg_34353_reg[5]_0 [1]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [2]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .I4(\xor_ln124_236_reg_34602_reg[4]_0 [1]),
        .I5(\xor_ln124_238_reg_34614_reg[5]_0 [1]),
        .O(\xor_ln124_236_reg_34602[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_236_reg_34602[4]_i_1 
       (.I0(\xor_ln124_236_reg_34602[4]_i_2_n_0 ),
        .I1(\xor_ln124_236_reg_34602_reg[4] ),
        .I2(or_ln134_102_fu_17692_p3[6]),
        .I3(q4_reg_0[2]),
        .I4(or_ln134_102_fu_17692_p3[4]),
        .O(\trunc_ln134_259_reg_34546_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34602[4]_i_2 
       (.I0(\xor_ln124_206_reg_34353_reg[5]_0 [2]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [3]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .I4(\xor_ln124_236_reg_34602_reg[4]_0 [2]),
        .I5(\xor_ln124_238_reg_34614_reg[5]_0 [2]),
        .O(\xor_ln124_236_reg_34602[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[0]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [0]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_237_reg_34608_reg[7] [0]),
        .I3(\xor_ln124_237_reg_34608[0]_i_2_n_0 ),
        .I4(q4_reg_0[7]),
        .I5(\xor_ln124_237_reg_34608_reg[7]_0 [0]),
        .O(q4_reg_5[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[0]_i_2 
       (.I0(x_assign_148_reg_34492[4]),
        .I1(or_ln134_100_fu_17680_p3[0]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I4(x_assign_148_reg_34492[0]),
        .I5(x_assign_153_reg_34530[0]),
        .O(\xor_ln124_237_reg_34608[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[1]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I1(q5_reg_0[7]),
        .I2(\xor_ln124_237_reg_34608_reg[7] [1]),
        .I3(\xor_ln124_237_reg_34608[1]_i_2_n_0 ),
        .I4(q4_reg_0[0]),
        .I5(\xor_ln124_237_reg_34608_reg[7]_0 [1]),
        .O(q4_reg_5[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[1]_i_2 
       (.I0(x_assign_148_reg_34492[5]),
        .I1(or_ln134_100_fu_17680_p3[1]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [7]),
        .I4(x_assign_148_reg_34492[1]),
        .I5(x_assign_153_reg_34530[1]),
        .O(\xor_ln124_237_reg_34608[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_237_reg_34608[2]_i_1 
       (.I0(\xor_ln124_237_reg_34608[2]_i_2_n_0 ),
        .I1(\xor_ln124_253_reg_34736[2]_i_3_n_0 ),
        .I2(x_assign_153_reg_34530[2]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [2]),
        .I4(x_assign_148_reg_34492[2]),
        .O(q4_reg_5[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[2]_i_2 
       (.I0(\xor_ln124_237_reg_34608_reg[7] [2]),
        .I1(\xor_ln124_237_reg_34608_reg[7]_0 [2]),
        .I2(q5_reg_0[0]),
        .I3(q5_reg_0[6]),
        .I4(or_ln134_100_fu_17680_p3[2]),
        .I5(or_ln134_99_fu_17674_p3[0]),
        .O(\xor_ln124_237_reg_34608[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[3]_i_2 
       (.I0(\xor_ln124_237_reg_34608_reg[7] [3]),
        .I1(\xor_ln124_237_reg_34608_reg[7]_0 [3]),
        .I2(q5_reg_0[1]),
        .I3(q5_reg_0[6]),
        .I4(or_ln134_100_fu_17680_p3[3]),
        .I5(or_ln134_99_fu_17674_p3[1]),
        .O(\z_102_reg_34487_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[4]_i_2 
       (.I0(\xor_ln124_237_reg_34608_reg[7] [4]),
        .I1(\xor_ln124_237_reg_34608_reg[7]_0 [4]),
        .I2(q5_reg_0[2]),
        .I3(q5_reg_0[6]),
        .I4(or_ln134_100_fu_17680_p3[4]),
        .I5(or_ln134_99_fu_17674_p3[2]),
        .O(\z_102_reg_34487_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_237_reg_34608[5]_i_1 
       (.I0(\xor_ln124_237_reg_34608[5]_i_2_n_0 ),
        .I1(q5_reg_0[7]),
        .I2(\xor_ln124_237_reg_34608_reg[5] ),
        .O(q4_reg_5[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[5]_i_2 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [5]),
        .I1(q5_reg_0[3]),
        .I2(\xor_ln124_237_reg_34608_reg[7] [5]),
        .I3(or_ln134_100_fu_17680_p3[5]),
        .I4(q4_reg_0[4]),
        .I5(\xor_ln124_237_reg_34608_reg[7]_0 [5]),
        .O(\xor_ln124_237_reg_34608[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[6]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I1(q5_reg_0[4]),
        .I2(\xor_ln124_237_reg_34608_reg[7] [6]),
        .I3(\xor_ln124_237_reg_34608[6]_i_2_n_0 ),
        .I4(q4_reg_0[5]),
        .I5(\xor_ln124_237_reg_34608_reg[7]_0 [6]),
        .O(q4_reg_5[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[6]_i_2 
       (.I0(or_ln134_99_fu_17674_p3[4]),
        .I1(or_ln134_100_fu_17680_p3[6]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [4]),
        .I4(x_assign_148_reg_34492[4]),
        .I5(x_assign_153_reg_34530[6]),
        .O(\xor_ln124_237_reg_34608[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[7]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I1(q5_reg_0[5]),
        .I2(\xor_ln124_237_reg_34608_reg[7] [7]),
        .I3(\xor_ln124_237_reg_34608[7]_i_2_n_0 ),
        .I4(q4_reg_0[6]),
        .I5(\xor_ln124_237_reg_34608_reg[7]_0 [7]),
        .O(q4_reg_5[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34608[7]_i_2 
       (.I0(or_ln134_99_fu_17674_p3[5]),
        .I1(or_ln134_100_fu_17680_p3[7]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [5]),
        .I4(x_assign_148_reg_34492[5]),
        .I5(x_assign_153_reg_34530[7]),
        .O(\xor_ln124_237_reg_34608[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34614[2]_i_2 
       (.I0(q4_reg_0[2]),
        .I1(or_ln134_102_fu_17692_p3[2]),
        .I2(\xor_ln124_254_reg_34742_reg[5] [0]),
        .I3(\xor_ln124_238_reg_34614_reg[5] [0]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[0]),
        .O(q4_reg_10));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_238_reg_34614[3]_i_1 
       (.I0(\xor_ln124_238_reg_34614[3]_i_2_n_0 ),
        .I1(\xor_ln124_238_reg_34614_reg[3] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(x_assign_148_reg_34492[3]),
        .I4(q5_reg_0[1]),
        .O(\xor_ln124_174_reg_34050_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34614[3]_i_2 
       (.I0(q4_reg_0[3]),
        .I1(or_ln134_102_fu_17692_p3[3]),
        .I2(\xor_ln124_254_reg_34742_reg[5] [1]),
        .I3(\xor_ln124_238_reg_34614_reg[5] [1]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_238_reg_34614[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_238_reg_34614[4]_i_1 
       (.I0(\xor_ln124_238_reg_34614[4]_i_2_n_0 ),
        .I1(\xor_ln124_238_reg_34614_reg[4]_0 ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(or_ln134_99_fu_17674_p3[4]),
        .I4(q5_reg_0[2]),
        .O(\xor_ln124_174_reg_34050_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34614[4]_i_2 
       (.I0(q4_reg_0[4]),
        .I1(or_ln134_102_fu_17692_p3[4]),
        .I2(\xor_ln124_254_reg_34742_reg[5] [2]),
        .I3(\xor_ln124_238_reg_34614_reg[5] [2]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_238_reg_34614[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_238_reg_34614[5]_i_1 
       (.I0(\xor_ln124_238_reg_34614[5]_i_2_n_0 ),
        .I1(\xor_ln124_238_reg_34614_reg[5] [3]),
        .I2(\xor_ln124_270_reg_34870_reg[5]_0 ),
        .O(\xor_ln124_174_reg_34050_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34614[5]_i_2 
       (.I0(or_ln134_99_fu_17674_p3[5]),
        .I1(\xor_ln124_254_reg_34742_reg[5] [3]),
        .I2(or_ln134_102_fu_17692_p3[5]),
        .I3(q4_reg_0[5]),
        .I4(x_assign_153_reg_34530[5]),
        .I5(\xor_ln124_238_reg_34614_reg[5]_0 [3]),
        .O(\xor_ln124_238_reg_34614[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[0]_i_1 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [0]),
        .I1(\xor_ln124_251_reg_34724_reg[7] [0]),
        .I2(x_assign_160_reg_34620[4]),
        .I3(\xor_ln124_251_reg_34724[0]_i_2_n_0 ),
        .I4(\xor_ln124_252_reg_34730_reg[3]_0 [0]),
        .I5(q3_reg_i_69_0[0]),
        .O(\reg_2489_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[0]_i_2 
       (.I0(q4_reg_0[6]),
        .I1(or_ln134_108_fu_18823_p3[0]),
        .I2(\xor_ln124_219_reg_34463_reg[7] [0]),
        .I3(q4_reg_0[7]),
        .I4(q5_reg_0[7]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [6]),
        .O(\xor_ln124_251_reg_34724[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[1]_i_1 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [1]),
        .I1(\xor_ln124_251_reg_34724_reg[7] [1]),
        .I2(x_assign_160_reg_34620[5]),
        .I3(\xor_ln124_251_reg_34724[1]_i_2_n_0 ),
        .I4(\xor_ln124_252_reg_34730_reg[3]_0 [1]),
        .I5(q3_reg_i_69_0[1]),
        .O(\reg_2489_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[1]_i_2 
       (.I0(q4_reg_0[7]),
        .I1(or_ln134_108_fu_18823_p3[1]),
        .I2(\xor_ln124_219_reg_34463_reg[7] [1]),
        .I3(q4_reg_0[0]),
        .I4(q5_reg_0[0]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [7]),
        .O(\xor_ln124_251_reg_34724[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_251_reg_34724[2]_i_1 
       (.I0(\xor_ln124_251_reg_34724[2]_i_2_n_0 ),
        .I1(\xor_ln124_251_reg_34724_reg[2] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I3(\xor_ln124_252_reg_34730_reg[3]_0 [2]),
        .I4(q5_reg_0[1]),
        .O(\reg_2489_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[2]_i_2 
       (.I0(q4_reg_0[6]),
        .I1(or_ln134_108_fu_18823_p3[2]),
        .I2(\xor_ln124_251_reg_34724_reg[7]_0 [2]),
        .I3(\xor_ln124_251_reg_34724_reg[7] [2]),
        .I4(q4_reg_0[0]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_251_reg_34724[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_251_reg_34724[3]_i_1 
       (.I0(\xor_ln124_251_reg_34724[3]_i_2_n_0 ),
        .I1(\xor_ln124_251_reg_34724_reg[3] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I3(\xor_ln124_252_reg_34730_reg[3]_0 [3]),
        .I4(q5_reg_0[2]),
        .O(\reg_2489_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[3]_i_2 
       (.I0(q4_reg_0[6]),
        .I1(or_ln134_108_fu_18823_p3[3]),
        .I2(\xor_ln124_251_reg_34724_reg[7]_0 [3]),
        .I3(\xor_ln124_251_reg_34724_reg[7] [3]),
        .I4(q4_reg_0[1]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_251_reg_34724[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_251_reg_34724[4]_i_1 
       (.I0(\xor_ln124_251_reg_34724[4]_i_2_n_0 ),
        .I1(\xor_ln124_251_reg_34724_reg[4] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I3(or_ln134_108_fu_18823_p3[6]),
        .I4(q5_reg_0[3]),
        .O(\reg_2489_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[4]_i_2 
       (.I0(q4_reg_0[6]),
        .I1(or_ln134_108_fu_18823_p3[4]),
        .I2(\xor_ln124_251_reg_34724_reg[7]_0 [4]),
        .I3(\xor_ln124_251_reg_34724_reg[7] [4]),
        .I4(q4_reg_0[2]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_251_reg_34724[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_251_reg_34724[5]_i_1 
       (.I0(\xor_ln124_251_reg_34724[5]_i_2_n_0 ),
        .I1(\xor_ln124_251_reg_34724_reg[7] [5]),
        .I2(\xor_ln124_283_reg_34980[5]_i_2_n_0 ),
        .O(\reg_2489_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[5]_i_2 
       (.I0(or_ln134_108_fu_18823_p3[7]),
        .I1(\xor_ln124_251_reg_34724_reg[7]_0 [5]),
        .I2(or_ln134_108_fu_18823_p3[5]),
        .I3(q4_reg_0[7]),
        .I4(or_ln134_110_fu_18835_p3[7]),
        .I5(or_ln134_107_fu_18817_p3[3]),
        .O(\xor_ln124_251_reg_34724[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[6]_i_1 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [6]),
        .I1(\xor_ln124_251_reg_34724_reg[7] [6]),
        .I2(or_ln134_107_fu_18817_p3[4]),
        .I3(\xor_ln124_251_reg_34724[6]_i_2_n_0 ),
        .I4(or_ln134_108_fu_18823_p3[0]),
        .I5(or_ln134_110_fu_18835_p3[0]),
        .O(\reg_2489_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[6]_i_2 
       (.I0(q4_reg_0[4]),
        .I1(or_ln134_108_fu_18823_p3[6]),
        .I2(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I3(q4_reg_0[5]),
        .I4(q5_reg_0[5]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [4]),
        .O(\xor_ln124_251_reg_34724[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[7]_i_1 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [7]),
        .I1(\xor_ln124_251_reg_34724_reg[7] [7]),
        .I2(or_ln134_107_fu_18817_p3[5]),
        .I3(\xor_ln124_251_reg_34724[7]_i_2_n_0 ),
        .I4(or_ln134_108_fu_18823_p3[1]),
        .I5(or_ln134_110_fu_18835_p3[1]),
        .O(\reg_2489_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34724[7]_i_2 
       (.I0(q4_reg_0[5]),
        .I1(or_ln134_108_fu_18823_p3[7]),
        .I2(\xor_ln124_219_reg_34463_reg[7] [7]),
        .I3(q4_reg_0[6]),
        .I4(q5_reg_0[6]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [5]),
        .O(\xor_ln124_251_reg_34724[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[2]_i_2 
       (.I0(\xor_ln124_206_reg_34353_reg[5]_0 [0]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I2(q4_reg_0[0]),
        .I3(q4_reg_0[6]),
        .I4(q5_reg_i_15_0[2]),
        .I5(\xor_ln124_254_reg_34742_reg[5]_0 [0]),
        .O(\reg_2495_reg[2] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_252_reg_34730[3]_i_1 
       (.I0(\xor_ln124_252_reg_34730[3]_i_2_n_0 ),
        .I1(\xor_ln124_252_reg_34730_reg[3] ),
        .I2(\xor_ln124_252_reg_34730_reg[3]_0 [3]),
        .I3(q4_reg_0[1]),
        .I4(or_ln134_110_fu_18835_p3[3]),
        .O(\trunc_ln134_274_reg_34648_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[3]_i_2 
       (.I0(\xor_ln124_206_reg_34353_reg[5]_0 [1]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [2]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .I4(q5_reg_i_15_0[3]),
        .I5(\xor_ln124_254_reg_34742_reg[5]_0 [1]),
        .O(\xor_ln124_252_reg_34730[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_252_reg_34730[4]_i_1 
       (.I0(\xor_ln124_252_reg_34730[4]_i_2_n_0 ),
        .I1(\xor_ln124_252_reg_34730_reg[4] ),
        .I2(or_ln134_108_fu_18823_p3[6]),
        .I3(q4_reg_0[2]),
        .I4(or_ln134_110_fu_18835_p3[4]),
        .O(\trunc_ln134_274_reg_34648_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34730[4]_i_2 
       (.I0(\xor_ln124_206_reg_34353_reg[5]_0 [2]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [3]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .I4(q5_reg_i_15_0[4]),
        .I5(\xor_ln124_254_reg_34742_reg[5]_0 [2]),
        .O(\xor_ln124_252_reg_34730[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[0]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [0]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_253_reg_34736_reg[7] [0]),
        .I3(\xor_ln124_253_reg_34736[0]_i_2_n_0 ),
        .I4(q4_reg_0[7]),
        .I5(\xor_ln124_253_reg_34736_reg[7]_0 [0]),
        .O(q4_reg_2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[0]_i_2 
       (.I0(x_assign_165_reg_34658[0]),
        .I1(x_assign_160_reg_34620[0]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I4(x_assign_160_reg_34620[4]),
        .I5(or_ln134_108_fu_18823_p3[0]),
        .O(\xor_ln124_253_reg_34736[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[1]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I1(q5_reg_0[7]),
        .I2(\xor_ln124_253_reg_34736_reg[7] [1]),
        .I3(\xor_ln124_253_reg_34736[1]_i_2_n_0 ),
        .I4(q4_reg_0[0]),
        .I5(\xor_ln124_253_reg_34736_reg[7]_0 [1]),
        .O(q4_reg_2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[1]_i_2 
       (.I0(x_assign_165_reg_34658[1]),
        .I1(x_assign_160_reg_34620[1]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [7]),
        .I4(x_assign_160_reg_34620[5]),
        .I5(or_ln134_108_fu_18823_p3[1]),
        .O(\xor_ln124_253_reg_34736[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_253_reg_34736[2]_i_1 
       (.I0(\xor_ln124_253_reg_34736[2]_i_2_n_0 ),
        .I1(\xor_ln124_253_reg_34736[2]_i_3_n_0 ),
        .I2(or_ln134_108_fu_18823_p3[2]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [2]),
        .I4(or_ln134_107_fu_18817_p3[0]),
        .O(q4_reg_2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[2]_i_2 
       (.I0(\xor_ln124_253_reg_34736_reg[7] [2]),
        .I1(\xor_ln124_253_reg_34736_reg[7]_0 [2]),
        .I2(q5_reg_0[0]),
        .I3(q5_reg_0[6]),
        .I4(x_assign_160_reg_34620[2]),
        .I5(x_assign_165_reg_34658[2]),
        .O(\xor_ln124_253_reg_34736[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[2]_i_3 
       (.I0(q5_reg_0[1]),
        .I1(q5_reg_0[7]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[1]),
        .I4(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [0]),
        .O(\xor_ln124_253_reg_34736[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[3]_i_2 
       (.I0(\xor_ln124_253_reg_34736_reg[7] [3]),
        .I1(\xor_ln124_253_reg_34736_reg[7]_0 [3]),
        .I2(q5_reg_0[1]),
        .I3(q5_reg_0[6]),
        .I4(x_assign_160_reg_34620[3]),
        .I5(x_assign_165_reg_34658[3]),
        .O(\reg_2500_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[4]_i_2 
       (.I0(\xor_ln124_253_reg_34736_reg[7] [4]),
        .I1(\xor_ln124_253_reg_34736_reg[7]_0 [4]),
        .I2(q5_reg_0[2]),
        .I3(q5_reg_0[6]),
        .I4(or_ln134_107_fu_18817_p3[4]),
        .I5(x_assign_165_reg_34658[4]),
        .O(\reg_2500_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_253_reg_34736[5]_i_1 
       (.I0(\xor_ln124_253_reg_34736[5]_i_2_n_0 ),
        .I1(q5_reg_0[7]),
        .I2(\xor_ln124_253_reg_34736_reg[5] ),
        .O(q4_reg_2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[5]_i_2 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [5]),
        .I1(q5_reg_0[3]),
        .I2(\xor_ln124_253_reg_34736_reg[7] [5]),
        .I3(or_ln134_107_fu_18817_p3[5]),
        .I4(q4_reg_0[4]),
        .I5(\xor_ln124_253_reg_34736_reg[7]_0 [5]),
        .O(\xor_ln124_253_reg_34736[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[6]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I1(q5_reg_0[4]),
        .I2(\xor_ln124_253_reg_34736_reg[7] [6]),
        .I3(\xor_ln124_253_reg_34736[6]_i_2_n_0 ),
        .I4(q4_reg_0[5]),
        .I5(\xor_ln124_253_reg_34736_reg[7]_0 [6]),
        .O(q4_reg_2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[6]_i_2 
       (.I0(x_assign_165_reg_34658[6]),
        .I1(x_assign_160_reg_34620[4]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [4]),
        .I4(or_ln134_107_fu_18817_p3[4]),
        .I5(or_ln134_108_fu_18823_p3[6]),
        .O(\xor_ln124_253_reg_34736[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[7]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I1(q5_reg_0[5]),
        .I2(\xor_ln124_253_reg_34736_reg[7] [7]),
        .I3(\xor_ln124_253_reg_34736[7]_i_2_n_0 ),
        .I4(q4_reg_0[6]),
        .I5(\xor_ln124_253_reg_34736_reg[7]_0 [7]),
        .O(q4_reg_2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34736[7]_i_2 
       (.I0(x_assign_165_reg_34658[7]),
        .I1(x_assign_160_reg_34620[5]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [5]),
        .I4(or_ln134_107_fu_18817_p3[5]),
        .I5(or_ln134_108_fu_18823_p3[7]),
        .O(\xor_ln124_253_reg_34736[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34742[2]_i_2 
       (.I0(q4_reg_0[2]),
        .I1(or_ln134_110_fu_18835_p3[2]),
        .I2(\xor_ln124_254_reg_34742_reg[5] [0]),
        .I3(q4_reg_26[2]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[0]),
        .O(q4_reg_13));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_254_reg_34742[3]_i_1 
       (.I0(\xor_ln124_254_reg_34742[3]_i_2_n_0 ),
        .I1(\xor_ln124_254_reg_34742_reg[3] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(x_assign_160_reg_34620[3]),
        .I4(q5_reg_0[1]),
        .O(\xor_ln124_190_reg_34225_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34742[3]_i_2 
       (.I0(q4_reg_0[3]),
        .I1(or_ln134_110_fu_18835_p3[3]),
        .I2(\xor_ln124_254_reg_34742_reg[5] [1]),
        .I3(q4_reg_26[3]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_254_reg_34742[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_254_reg_34742[4]_i_1 
       (.I0(\xor_ln124_254_reg_34742[4]_i_2_n_0 ),
        .I1(\xor_ln124_254_reg_34742_reg[4]_0 ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(or_ln134_107_fu_18817_p3[4]),
        .I4(q5_reg_0[2]),
        .O(\xor_ln124_190_reg_34225_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34742[4]_i_2 
       (.I0(q4_reg_0[4]),
        .I1(or_ln134_110_fu_18835_p3[4]),
        .I2(\xor_ln124_254_reg_34742_reg[5] [2]),
        .I3(q4_reg_26[4]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_254_reg_34742[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_254_reg_34742[5]_i_1 
       (.I0(\xor_ln124_254_reg_34742[5]_i_2_n_0 ),
        .I1(q4_reg_26[5]),
        .I2(\xor_ln124_270_reg_34870_reg[5]_0 ),
        .O(\xor_ln124_190_reg_34225_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34742[5]_i_2 
       (.I0(or_ln134_107_fu_18817_p3[5]),
        .I1(\xor_ln124_254_reg_34742_reg[5] [3]),
        .I2(or_ln134_110_fu_18835_p3[5]),
        .I3(q4_reg_0[5]),
        .I4(x_assign_165_reg_34658[5]),
        .I5(\xor_ln124_254_reg_34742_reg[5]_0 [3]),
        .O(\xor_ln124_254_reg_34742[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34852[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q4_reg_0[6]),
        .I2(q4_reg_0[7]),
        .I3(\xor_ln124_267_reg_34852[0]_i_2_n_0 ),
        .I4(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [0]),
        .O(q5_reg_7[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34852[0]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [0]),
        .I1(\xor_ln124_267_reg_34852_reg[7] [0]),
        .I2(x_assign_172_reg_34748[4]),
        .I3(or_ln134_116_fu_19967_p3[0]),
        .I4(\xor_ln124_268_reg_34858_reg[3]_0 [0]),
        .I5(\xor_ln124_267_reg_34852_reg[3] [0]),
        .O(\xor_ln124_267_reg_34852[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34852[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(q4_reg_0[7]),
        .I2(q4_reg_0[0]),
        .I3(\xor_ln124_267_reg_34852[1]_i_2_n_0 ),
        .I4(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [1]),
        .O(q5_reg_7[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34852[1]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [1]),
        .I1(\xor_ln124_267_reg_34852_reg[7] [1]),
        .I2(x_assign_172_reg_34748[5]),
        .I3(or_ln134_116_fu_19967_p3[1]),
        .I4(\xor_ln124_268_reg_34858_reg[3]_0 [1]),
        .I5(\xor_ln124_267_reg_34852_reg[3] [1]),
        .O(\xor_ln124_267_reg_34852[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_267_reg_34852[2]_i_1 
       (.I0(\xor_ln124_283_reg_34980[2]_i_2_n_0 ),
        .I1(\xor_ln124_267_reg_34852[2]_i_2_n_0 ),
        .I2(\xor_ln124_251_reg_34724_reg[7]_0 [2]),
        .I3(q5_reg_0[7]),
        .I4(\xor_ln124_267_reg_34852_reg[7] [2]),
        .O(q5_reg_7[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34852[2]_i_2 
       (.I0(\xor_ln124_267_reg_34852_reg[3] [2]),
        .I1(\xor_ln124_268_reg_34858_reg[3]_0 [2]),
        .I2(q5_reg_0[1]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(or_ln134_115_fu_19961_p3[0]),
        .I5(or_ln134_116_fu_19967_p3[2]),
        .O(\xor_ln124_267_reg_34852[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_267_reg_34852[3]_i_1 
       (.I0(\xor_ln124_219_reg_34463_reg[3] ),
        .I1(\xor_ln124_267_reg_34852[3]_i_2_n_0 ),
        .I2(\xor_ln124_251_reg_34724_reg[7]_0 [3]),
        .I3(q5_reg_0[7]),
        .I4(\xor_ln124_267_reg_34852_reg[7] [3]),
        .O(q5_reg_7[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34852[3]_i_2 
       (.I0(\xor_ln124_267_reg_34852_reg[3] [3]),
        .I1(\xor_ln124_268_reg_34858_reg[3]_0 [3]),
        .I2(q5_reg_0[2]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(or_ln134_115_fu_19961_p3[1]),
        .I5(or_ln134_116_fu_19967_p3[3]),
        .O(\xor_ln124_267_reg_34852[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_267_reg_34852[4]_i_1 
       (.I0(\xor_ln124_283_reg_34980_reg[4] ),
        .I1(\xor_ln124_267_reg_34852[4]_i_2_n_0 ),
        .I2(\xor_ln124_251_reg_34724_reg[7]_0 [4]),
        .I3(q5_reg_0[7]),
        .I4(\xor_ln124_267_reg_34852_reg[7] [4]),
        .O(q5_reg_7[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34852[4]_i_2 
       (.I0(or_ln134_118_fu_19979_p3[6]),
        .I1(or_ln134_116_fu_19967_p3[6]),
        .I2(q5_reg_0[3]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(or_ln134_115_fu_19961_p3[2]),
        .I5(or_ln134_116_fu_19967_p3[4]),
        .O(\xor_ln124_267_reg_34852[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_267_reg_34852[5]_i_1 
       (.I0(\xor_ln124_283_reg_34980[5]_i_2_n_0 ),
        .I1(q4_reg_0[7]),
        .I2(xor_ln124_243_fu_20006_p2[5]),
        .O(q5_reg_7[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34852[5]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [5]),
        .I1(\xor_ln124_267_reg_34852_reg[7] [5]),
        .I2(or_ln134_115_fu_19961_p3[3]),
        .I3(or_ln134_116_fu_19967_p3[5]),
        .I4(or_ln134_116_fu_19967_p3[7]),
        .I5(or_ln134_118_fu_19979_p3[7]),
        .O(xor_ln124_243_fu_20006_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34852[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q4_reg_0[4]),
        .I2(q4_reg_0[5]),
        .I3(\xor_ln124_267_reg_34852[6]_i_2_n_0 ),
        .I4(\xor_ln124_254_reg_34742_reg[4] [4]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [6]),
        .O(q5_reg_7[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34852[6]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [6]),
        .I1(\xor_ln124_267_reg_34852_reg[7] [6]),
        .I2(or_ln134_115_fu_19961_p3[4]),
        .I3(or_ln134_116_fu_19967_p3[6]),
        .I4(or_ln134_116_fu_19967_p3[0]),
        .I5(or_ln134_118_fu_19979_p3[0]),
        .O(\xor_ln124_267_reg_34852[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34852[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q4_reg_0[5]),
        .I2(q4_reg_0[6]),
        .I3(xor_ln124_243_fu_20006_p2[7]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [5]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [7]),
        .O(q5_reg_7[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34852[7]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [7]),
        .I1(\xor_ln124_267_reg_34852_reg[7] [7]),
        .I2(or_ln134_115_fu_19961_p3[5]),
        .I3(or_ln134_116_fu_19967_p3[7]),
        .I4(or_ln134_116_fu_19967_p3[1]),
        .I5(or_ln134_118_fu_19979_p3[1]),
        .O(xor_ln124_243_fu_20006_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[2]_i_2 
       (.I0(\xor_ln124_206_reg_34353_reg[5]_0 [0]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I2(q4_reg_0[0]),
        .I3(q4_reg_0[6]),
        .I4(q5_reg_i_15_1[2]),
        .I5(or_ln134_118_fu_19979_p3[2]),
        .O(\reg_2495_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_268_reg_34858[3]_i_1 
       (.I0(\xor_ln124_268_reg_34858[3]_i_2_n_0 ),
        .I1(\xor_ln124_268_reg_34858_reg[3] ),
        .I2(\xor_ln124_268_reg_34858_reg[3]_0 [3]),
        .I3(q4_reg_0[1]),
        .I4(\xor_ln124_270_reg_34870_reg[5] [1]),
        .O(\trunc_ln134_294_reg_34776_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[3]_i_2 
       (.I0(\xor_ln124_206_reg_34353_reg[5]_0 [1]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [2]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .I4(q5_reg_i_15_1[3]),
        .I5(or_ln134_118_fu_19979_p3[3]),
        .O(\xor_ln124_268_reg_34858[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_268_reg_34858[4]_i_1 
       (.I0(\xor_ln124_268_reg_34858[4]_i_2_n_0 ),
        .I1(\xor_ln124_268_reg_34858_reg[4] ),
        .I2(or_ln134_116_fu_19967_p3[6]),
        .I3(q4_reg_0[2]),
        .I4(\xor_ln124_270_reg_34870_reg[5] [2]),
        .O(\trunc_ln134_294_reg_34776_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34858[4]_i_2 
       (.I0(\xor_ln124_206_reg_34353_reg[5]_0 [2]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [3]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .I4(q5_reg_i_15_1[4]),
        .I5(or_ln134_118_fu_19979_p3[4]),
        .O(\xor_ln124_268_reg_34858[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[0]_i_1 
       (.I0(\xor_ln124_253_reg_34736_reg[7] [0]),
        .I1(\xor_ln124_269_reg_34864_reg[7] [0]),
        .I2(x_assign_172_reg_34748[4]),
        .I3(\xor_ln124_269_reg_34864[0]_i_2_n_0 ),
        .I4(x_assign_177_reg_34786[0]),
        .I5(x_assign_172_reg_34748[0]),
        .O(\reg_2500_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[0]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_116_fu_19967_p3[0]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [0]),
        .I5(q4_reg_0[7]),
        .O(\xor_ln124_269_reg_34864[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[1]_i_1 
       (.I0(\xor_ln124_253_reg_34736_reg[7] [1]),
        .I1(\xor_ln124_269_reg_34864_reg[7] [1]),
        .I2(x_assign_172_reg_34748[5]),
        .I3(\xor_ln124_269_reg_34864[1]_i_2_n_0 ),
        .I4(x_assign_177_reg_34786[1]),
        .I5(x_assign_172_reg_34748[1]),
        .O(\reg_2500_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[1]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(or_ln134_116_fu_19967_p3[1]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [7]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I5(q4_reg_0[0]),
        .O(\xor_ln124_269_reg_34864[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_269_reg_34864[2]_i_1 
       (.I0(\xor_ln124_269_reg_34864[2]_i_2_n_0 ),
        .I1(\xor_ln124_269_reg_34864[2]_i_3_n_0 ),
        .I2(q4_reg_0[1]),
        .I3(x_assign_177_reg_34786[2]),
        .I4(q4_reg_0[7]),
        .O(\reg_2500_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[2]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_116_fu_19967_p3[2]),
        .I2(\xor_ln124_253_reg_34736_reg[7] [2]),
        .I3(\xor_ln124_269_reg_34864_reg[7] [2]),
        .I4(q5_reg_0[0]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [2]),
        .O(\xor_ln124_269_reg_34864[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[2]_i_3 
       (.I0(q5_reg_0[1]),
        .I1(q5_reg_0[7]),
        .I2(x_assign_172_reg_34748[2]),
        .I3(or_ln134_115_fu_19961_p3[0]),
        .I4(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [0]),
        .O(\xor_ln124_269_reg_34864[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_269_reg_34864[3]_i_1 
       (.I0(\xor_ln124_269_reg_34864[3]_i_2_n_0 ),
        .I1(\xor_ln124_269_reg_34864_reg[3] ),
        .I2(q4_reg_0[2]),
        .I3(x_assign_177_reg_34786[3]),
        .I4(q4_reg_0[7]),
        .O(\reg_2500_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[3]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_116_fu_19967_p3[3]),
        .I2(\xor_ln124_253_reg_34736_reg[7] [3]),
        .I3(\xor_ln124_269_reg_34864_reg[7] [3]),
        .I4(q5_reg_0[1]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [3]),
        .O(\xor_ln124_269_reg_34864[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_269_reg_34864[4]_i_1 
       (.I0(\xor_ln124_269_reg_34864[4]_i_2_n_0 ),
        .I1(\xor_ln124_269_reg_34864_reg[4] ),
        .I2(q4_reg_0[3]),
        .I3(x_assign_177_reg_34786[4]),
        .I4(q4_reg_0[7]),
        .O(\reg_2500_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[4]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_116_fu_19967_p3[4]),
        .I2(\xor_ln124_253_reg_34736_reg[7] [4]),
        .I3(\xor_ln124_269_reg_34864_reg[7] [4]),
        .I4(q5_reg_0[2]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [4]),
        .O(\xor_ln124_269_reg_34864[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_269_reg_34864[5]_i_1 
       (.I0(\xor_ln124_269_reg_34864[5]_i_2_n_0 ),
        .I1(\xor_ln124_269_reg_34864_reg[7] [5]),
        .I2(\xor_ln124_269_reg_34864_reg[5] ),
        .O(\reg_2500_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[5]_i_2 
       (.I0(x_assign_177_reg_34786[5]),
        .I1(\xor_ln124_253_reg_34736_reg[7] [5]),
        .I2(or_ln134_116_fu_19967_p3[5]),
        .I3(q5_reg_0[7]),
        .I4(or_ln134_115_fu_19961_p3[5]),
        .I5(or_ln134_115_fu_19961_p3[3]),
        .O(\xor_ln124_269_reg_34864[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[6]_i_1 
       (.I0(\xor_ln124_253_reg_34736_reg[7] [6]),
        .I1(\xor_ln124_269_reg_34864_reg[7] [6]),
        .I2(or_ln134_115_fu_19961_p3[4]),
        .I3(\xor_ln124_269_reg_34864[6]_i_2_n_0 ),
        .I4(x_assign_177_reg_34786[6]),
        .I5(x_assign_172_reg_34748[4]),
        .O(\reg_2500_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[6]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(or_ln134_116_fu_19967_p3[6]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [4]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I5(q4_reg_0[5]),
        .O(\xor_ln124_269_reg_34864[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[7]_i_1 
       (.I0(\xor_ln124_253_reg_34736_reg[7] [7]),
        .I1(\xor_ln124_269_reg_34864_reg[7] [7]),
        .I2(or_ln134_115_fu_19961_p3[5]),
        .I3(\xor_ln124_269_reg_34864[7]_i_2_n_0 ),
        .I4(x_assign_177_reg_34786[7]),
        .I5(x_assign_172_reg_34748[5]),
        .O(\reg_2500_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34864[7]_i_2 
       (.I0(q5_reg_0[5]),
        .I1(or_ln134_116_fu_19967_p3[7]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [5]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I5(q4_reg_0[6]),
        .O(\xor_ln124_269_reg_34864[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_34870[2]_i_2 
       (.I0(q4_reg_0[2]),
        .I1(\xor_ln124_270_reg_34870_reg[5] [0]),
        .I2(\xor_ln124_254_reg_34742_reg[5] [0]),
        .I3(q4_reg_i_31_0[2]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[0]),
        .O(q4_reg_8));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_270_reg_34870[3]_i_1 
       (.I0(\xor_ln124_270_reg_34870[3]_i_2_n_0 ),
        .I1(\xor_ln124_270_reg_34870_reg[3] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(x_assign_177_reg_34786[3]),
        .I4(q5_reg_0[1]),
        .O(\xor_ln124_206_reg_34353_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_34870[3]_i_2 
       (.I0(q4_reg_0[3]),
        .I1(\xor_ln124_270_reg_34870_reg[5] [1]),
        .I2(\xor_ln124_254_reg_34742_reg[5] [1]),
        .I3(q4_reg_i_31_0[3]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_270_reg_34870[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_270_reg_34870[4]_i_1 
       (.I0(\xor_ln124_270_reg_34870[4]_i_2_n_0 ),
        .I1(\xor_ln124_270_reg_34870_reg[4] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(x_assign_177_reg_34786[4]),
        .I4(q5_reg_0[2]),
        .O(\xor_ln124_206_reg_34353_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_34870[4]_i_2 
       (.I0(q4_reg_0[4]),
        .I1(\xor_ln124_270_reg_34870_reg[5] [2]),
        .I2(\xor_ln124_254_reg_34742_reg[5] [2]),
        .I3(q4_reg_i_31_0[4]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_270_reg_34870[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_270_reg_34870[5]_i_1 
       (.I0(\xor_ln124_270_reg_34870[5]_i_2_n_0 ),
        .I1(q4_reg_i_31_0[5]),
        .I2(\xor_ln124_270_reg_34870_reg[5]_0 ),
        .O(\xor_ln124_206_reg_34353_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_34870[5]_i_2 
       (.I0(x_assign_177_reg_34786[5]),
        .I1(\xor_ln124_254_reg_34742_reg[5] [3]),
        .I2(\xor_ln124_270_reg_34870_reg[5] [3]),
        .I3(q4_reg_0[5]),
        .I4(or_ln134_115_fu_19961_p3[5]),
        .I5(or_ln134_118_fu_19979_p3[5]),
        .O(\xor_ln124_270_reg_34870[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q4_reg_0[6]),
        .I2(q4_reg_0[7]),
        .I3(xor_ln124_259_fu_21150_p2[0]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [0]),
        .O(q5_reg_8[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[0]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [0]),
        .I1(\xor_ln124_283_reg_34980_reg[7] [0]),
        .I2(x_assign_186_reg_34892[0]),
        .I3(x_assign_187_reg_34898[0]),
        .I4(or_ln134_123_fu_21105_p3[0]),
        .I5(x_assign_187_reg_34898[4]),
        .O(xor_ln124_259_fu_21150_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(q4_reg_0[7]),
        .I2(q4_reg_0[0]),
        .I3(xor_ln124_259_fu_21150_p2[1]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [1]),
        .O(q5_reg_8[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[1]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [1]),
        .I1(\xor_ln124_283_reg_34980_reg[7] [1]),
        .I2(x_assign_186_reg_34892[1]),
        .I3(x_assign_187_reg_34898[1]),
        .I4(or_ln134_123_fu_21105_p3[1]),
        .I5(x_assign_187_reg_34898[5]),
        .O(xor_ln124_259_fu_21150_p2[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_283_reg_34980[2]_i_1 
       (.I0(\xor_ln124_283_reg_34980[2]_i_2_n_0 ),
        .I1(\xor_ln124_283_reg_34980[2]_i_3_n_0 ),
        .I2(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I3(q5_reg_0[7]),
        .I4(\xor_ln124_283_reg_34980_reg[7] [2]),
        .O(q5_reg_8[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[2]_i_2 
       (.I0(\xor_ln124_219_reg_34463_reg[7] [2]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [0]),
        .I2(q4_reg_0[0]),
        .I3(q4_reg_0[6]),
        .I4(q4_reg_0[7]),
        .I5(q4_reg_0[1]),
        .O(\xor_ln124_283_reg_34980[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[2]_i_3 
       (.I0(or_ln134_124_fu_21111_p3[0]),
        .I1(or_ln134_123_fu_21105_p3[2]),
        .I2(q5_reg_0[1]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(x_assign_186_reg_34892[2]),
        .I5(x_assign_187_reg_34898[2]),
        .O(\xor_ln124_283_reg_34980[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_283_reg_34980[3]_i_1 
       (.I0(\xor_ln124_219_reg_34463_reg[3] ),
        .I1(\xor_ln124_283_reg_34980[3]_i_3_n_0 ),
        .I2(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I3(q5_reg_0[7]),
        .I4(\xor_ln124_283_reg_34980_reg[7] [3]),
        .O(q5_reg_8[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[3]_i_3 
       (.I0(or_ln134_124_fu_21111_p3[1]),
        .I1(or_ln134_123_fu_21105_p3[3]),
        .I2(q5_reg_0[2]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(x_assign_186_reg_34892[3]),
        .I5(x_assign_187_reg_34898[3]),
        .O(\xor_ln124_283_reg_34980[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_283_reg_34980[4]_i_1 
       (.I0(\xor_ln124_283_reg_34980_reg[4] ),
        .I1(\xor_ln124_283_reg_34980[4]_i_3_n_0 ),
        .I2(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I3(q5_reg_0[7]),
        .I4(\xor_ln124_283_reg_34980_reg[7] [4]),
        .O(q5_reg_8[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[4]_i_3 
       (.I0(or_ln134_124_fu_21111_p3[2]),
        .I1(or_ln134_123_fu_21105_p3[4]),
        .I2(q5_reg_0[3]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(x_assign_186_reg_34892[4]),
        .I5(or_ln134_124_fu_21111_p3[4]),
        .O(\xor_ln124_283_reg_34980[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_283_reg_34980[5]_i_1 
       (.I0(\xor_ln124_283_reg_34980[5]_i_2_n_0 ),
        .I1(q4_reg_0[7]),
        .I2(\xor_ln124_283_reg_34980[5]_i_3_n_0 ),
        .O(q5_reg_8[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[5]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(q4_reg_0[3]),
        .I2(\xor_ln124_219_reg_34463_reg[7] [5]),
        .I3(q4_reg_0[4]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [3]),
        .O(\xor_ln124_283_reg_34980[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[5]_i_3 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [5]),
        .I1(\xor_ln124_283_reg_34980_reg[7] [5]),
        .I2(x_assign_186_reg_34892[5]),
        .I3(or_ln134_124_fu_21111_p3[5]),
        .I4(or_ln134_123_fu_21105_p3[5]),
        .I5(or_ln134_124_fu_21111_p3[3]),
        .O(\xor_ln124_283_reg_34980[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q4_reg_0[4]),
        .I2(q4_reg_0[5]),
        .I3(xor_ln124_259_fu_21150_p2[6]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [4]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [6]),
        .O(q5_reg_8[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[6]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [6]),
        .I1(\xor_ln124_283_reg_34980_reg[7] [6]),
        .I2(x_assign_186_reg_34892[6]),
        .I3(x_assign_187_reg_34898[4]),
        .I4(or_ln134_123_fu_21105_p3[6]),
        .I5(or_ln134_124_fu_21111_p3[4]),
        .O(xor_ln124_259_fu_21150_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q4_reg_0[5]),
        .I2(q4_reg_0[6]),
        .I3(\xor_ln124_283_reg_34980[7]_i_2_n_0 ),
        .I4(\xor_ln124_254_reg_34742_reg[4] [5]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [7]),
        .O(q5_reg_8[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_34980[7]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [7]),
        .I1(\xor_ln124_283_reg_34980_reg[7] [7]),
        .I2(x_assign_186_reg_34892[7]),
        .I3(x_assign_187_reg_34898[5]),
        .I4(or_ln134_123_fu_21105_p3[7]),
        .I5(or_ln134_124_fu_21111_p3[5]),
        .O(\xor_ln124_283_reg_34980[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[2]_i_2 
       (.I0(q0_reg_i_249_0[2]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I2(q4_reg_0[0]),
        .I3(q4_reg_0[6]),
        .I4(Q[2]),
        .I5(x_assign_186_reg_34892[2]),
        .O(\reg_2452_reg[2] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_284_reg_34986[3]_i_1 
       (.I0(\xor_ln124_284_reg_34986[3]_i_2_n_0 ),
        .I1(\xor_ln124_284_reg_34986_reg[3] ),
        .I2(or_ln134_125_fu_21117_p3[0]),
        .I3(q4_reg_0[1]),
        .I4(x_assign_187_reg_34898[3]),
        .O(\trunc_ln134_317_reg_34920_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[3]_i_2 
       (.I0(q0_reg_i_249_0[3]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [2]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .I4(Q[3]),
        .I5(x_assign_186_reg_34892[3]),
        .O(\xor_ln124_284_reg_34986[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_284_reg_34986[4]_i_1 
       (.I0(\xor_ln124_284_reg_34986[4]_i_2_n_0 ),
        .I1(\xor_ln124_284_reg_34986_reg[4] ),
        .I2(or_ln134_125_fu_21117_p3[1]),
        .I3(q4_reg_0[2]),
        .I4(or_ln134_124_fu_21111_p3[4]),
        .O(\trunc_ln134_317_reg_34920_reg[3] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_34986[4]_i_2 
       (.I0(q0_reg_i_249_0[4]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [3]),
        .I2(q4_reg_0[7]),
        .I3(q4_reg_0[6]),
        .I4(Q[4]),
        .I5(x_assign_186_reg_34892[4]),
        .O(\xor_ln124_284_reg_34986[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[0]_i_1 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [0]),
        .I1(\xor_ln124_285_reg_34992_reg[7] [0]),
        .I2(or_ln134_123_fu_21105_p3[0]),
        .I3(\xor_ln124_285_reg_34992[0]_i_2_n_0 ),
        .I4(x_assign_189_reg_34914[0]),
        .I5(\xor_ln124_285_reg_34992_reg[2] [0]),
        .O(\reg_2476_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[0]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(x_assign_187_reg_34898[4]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [0]),
        .I5(q4_reg_0[7]),
        .O(\xor_ln124_285_reg_34992[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[1]_i_1 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [1]),
        .I1(\xor_ln124_285_reg_34992_reg[7] [1]),
        .I2(or_ln134_123_fu_21105_p3[1]),
        .I3(\xor_ln124_285_reg_34992[1]_i_2_n_0 ),
        .I4(x_assign_189_reg_34914[1]),
        .I5(\xor_ln124_285_reg_34992_reg[2] [1]),
        .O(\reg_2476_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[1]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(x_assign_187_reg_34898[5]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [7]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I5(q4_reg_0[0]),
        .O(\xor_ln124_285_reg_34992[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_285_reg_34992[2]_i_1 
       (.I0(\xor_ln124_285_reg_34992[2]_i_2_n_0 ),
        .I1(\xor_ln124_285_reg_34992[2]_i_3_n_0 ),
        .I2(q4_reg_0[1]),
        .I3(x_assign_189_reg_34914[2]),
        .I4(q4_reg_0[7]),
        .O(\reg_2476_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[2]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_124_fu_21111_p3[0]),
        .I2(\xor_ln124_382_reg_36142_reg[7] [2]),
        .I3(\xor_ln124_285_reg_34992_reg[7] [2]),
        .I4(q5_reg_0[0]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [2]),
        .O(\xor_ln124_285_reg_34992[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[2]_i_3 
       (.I0(q5_reg_0[1]),
        .I1(q5_reg_0[7]),
        .I2(\xor_ln124_285_reg_34992_reg[2] [2]),
        .I3(or_ln134_123_fu_21105_p3[2]),
        .I4(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [0]),
        .O(\xor_ln124_285_reg_34992[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_285_reg_34992[3]_i_1 
       (.I0(\xor_ln124_285_reg_34992[3]_i_2_n_0 ),
        .I1(\xor_ln124_285_reg_34992_reg[3] ),
        .I2(q4_reg_0[2]),
        .I3(x_assign_189_reg_34914[3]),
        .I4(q4_reg_0[7]),
        .O(\reg_2476_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[3]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_124_fu_21111_p3[1]),
        .I2(\xor_ln124_382_reg_36142_reg[7] [3]),
        .I3(\xor_ln124_285_reg_34992_reg[7] [3]),
        .I4(q5_reg_0[1]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [3]),
        .O(\xor_ln124_285_reg_34992[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_285_reg_34992[4]_i_1 
       (.I0(\xor_ln124_285_reg_34992[4]_i_2_n_0 ),
        .I1(\xor_ln124_285_reg_34992_reg[4] ),
        .I2(q4_reg_0[3]),
        .I3(or_ln134_125_fu_21117_p3[3]),
        .I4(q4_reg_0[7]),
        .O(\reg_2476_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[4]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(or_ln134_124_fu_21111_p3[2]),
        .I2(\xor_ln124_382_reg_36142_reg[7] [4]),
        .I3(\xor_ln124_285_reg_34992_reg[7] [4]),
        .I4(q5_reg_0[2]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [4]),
        .O(\xor_ln124_285_reg_34992[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_285_reg_34992[5]_i_1 
       (.I0(\xor_ln124_285_reg_34992[5]_i_2_n_0 ),
        .I1(\xor_ln124_285_reg_34992_reg[7] [5]),
        .I2(\xor_ln124_269_reg_34864_reg[5] ),
        .O(\reg_2476_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[5]_i_2 
       (.I0(or_ln134_125_fu_21117_p3[4]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [5]),
        .I2(or_ln134_124_fu_21111_p3[3]),
        .I3(q5_reg_0[7]),
        .I4(or_ln134_123_fu_21105_p3[7]),
        .I5(or_ln134_123_fu_21105_p3[5]),
        .O(\xor_ln124_285_reg_34992[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[6]_i_1 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [6]),
        .I1(\xor_ln124_285_reg_34992_reg[7] [6]),
        .I2(or_ln134_123_fu_21105_p3[6]),
        .I3(\xor_ln124_285_reg_34992[6]_i_2_n_0 ),
        .I4(x_assign_189_reg_34914[4]),
        .I5(or_ln134_123_fu_21105_p3[0]),
        .O(\reg_2476_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[6]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(or_ln134_124_fu_21111_p3[4]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [4]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I5(q4_reg_0[5]),
        .O(\xor_ln124_285_reg_34992[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[7]_i_1 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [7]),
        .I1(\xor_ln124_285_reg_34992_reg[7] [7]),
        .I2(or_ln134_123_fu_21105_p3[7]),
        .I3(\xor_ln124_285_reg_34992[7]_i_2_n_0 ),
        .I4(x_assign_189_reg_34914[5]),
        .I5(or_ln134_123_fu_21105_p3[1]),
        .O(\reg_2476_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_34992[7]_i_2 
       (.I0(q5_reg_0[5]),
        .I1(or_ln134_124_fu_21111_p3[5]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [5]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I5(q4_reg_0[6]),
        .O(\xor_ln124_285_reg_34992[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_34998[2]_i_2 
       (.I0(q4_reg_0[2]),
        .I1(\xor_ln124_286_reg_34998_reg[5] [0]),
        .I2(\xor_ln124_286_reg_34998_reg[5]_0 [0]),
        .I3(q4_reg_i_31_1[2]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[0]),
        .O(q4_reg_11));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_286_reg_34998[3]_i_1 
       (.I0(\xor_ln124_286_reg_34998[3]_i_2_n_0 ),
        .I1(\xor_ln124_286_reg_34998_reg[3] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(x_assign_189_reg_34914[3]),
        .I4(q5_reg_0[1]),
        .O(\xor_ln124_222_reg_34481_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_34998[3]_i_2 
       (.I0(q4_reg_0[3]),
        .I1(\xor_ln124_286_reg_34998_reg[5] [1]),
        .I2(\xor_ln124_286_reg_34998_reg[5]_0 [1]),
        .I3(q4_reg_i_31_1[3]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_286_reg_34998[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_286_reg_34998[4]_i_1 
       (.I0(\xor_ln124_286_reg_34998[4]_i_2_n_0 ),
        .I1(\xor_ln124_286_reg_34998_reg[4] ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I3(or_ln134_125_fu_21117_p3[3]),
        .I4(q5_reg_0[2]),
        .O(\xor_ln124_222_reg_34481_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_34998[4]_i_2 
       (.I0(q4_reg_0[4]),
        .I1(\xor_ln124_286_reg_34998_reg[5] [2]),
        .I2(\xor_ln124_286_reg_34998_reg[5]_0 [2]),
        .I3(q4_reg_i_31_1[4]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_286_reg_34998[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_286_reg_34998[5]_i_1 
       (.I0(\xor_ln124_286_reg_34998[5]_i_2_n_0 ),
        .I1(q4_reg_i_31_1[5]),
        .I2(\xor_ln124_270_reg_34870_reg[5]_0 ),
        .O(\xor_ln124_222_reg_34481_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_34998[5]_i_2 
       (.I0(or_ln134_125_fu_21117_p3[4]),
        .I1(\xor_ln124_286_reg_34998_reg[5]_0 [3]),
        .I2(\xor_ln124_286_reg_34998_reg[5] [3]),
        .I3(q4_reg_0[5]),
        .I4(or_ln134_123_fu_21105_p3[7]),
        .I5(or_ln134_125_fu_21117_p3[2]),
        .O(\xor_ln124_286_reg_34998[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32503[0]_i_1 
       (.I0(\xor_ln124_28_reg_32503_reg[7] [0]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [0]),
        .I2(q4_reg_1[6]),
        .I3(or_ln134_10_fu_3985_p3[1]),
        .I4(q4_reg_1[5]),
        .I5(x_assign_13_reg_32466[7]),
        .O(\pt_load_8_reg_32191_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32503[1]_i_1 
       (.I0(\xor_ln124_28_reg_32503_reg[7] [1]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [1]),
        .I2(q4_reg_1[0]),
        .I3(\xor_ln124_30_reg_32515_reg[3] [0]),
        .I4(q4_reg_1[6]),
        .I5(x_assign_13_reg_32466[0]),
        .O(\pt_load_8_reg_32191_reg[7] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_28_reg_32503[2]_i_1 
       (.I0(\xor_ln124_316_reg_35380_reg[7]_0 [2]),
        .I1(\xor_ln124_28_reg_32503_reg[7] [2]),
        .I2(\xor_ln124_28_reg_32503[2]_i_2_n_0 ),
        .O(\pt_load_8_reg_32191_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32503[2]_i_2 
       (.I0(q4_reg_1[0]),
        .I1(q4_reg_1[5]),
        .I2(q4_reg_1[1]),
        .I3(\xor_ln124_30_reg_32515_reg[3] [1]),
        .I4(\xor_ln124_28_reg_32503_reg[4] [0]),
        .I5(q4_reg_1[6]),
        .O(\xor_ln124_28_reg_32503[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32503[3]_i_1 
       (.I0(\xor_ln124_316_reg_35380_reg[7]_0 [3]),
        .I1(\xor_ln124_28_reg_32503_reg[4] [1]),
        .I2(q4_reg_1[1]),
        .I3(\xor_ln124_28_reg_32503[3]_i_2_n_0 ),
        .I4(\xor_ln124_28_reg_32503_reg[7] [3]),
        .I5(q4_reg_1[5]),
        .O(\pt_load_8_reg_32191_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_28_reg_32503[3]_i_2 
       (.I0(q4_reg_1[2]),
        .I1(\xor_ln124_30_reg_32515_reg[3] [2]),
        .O(\xor_ln124_28_reg_32503[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32503[4]_i_1 
       (.I0(\xor_ln124_316_reg_35380_reg[7]_0 [4]),
        .I1(\xor_ln124_28_reg_32503_reg[4] [2]),
        .I2(q4_reg_1[2]),
        .I3(\xor_ln124_28_reg_32503[4]_i_2_n_0 ),
        .I4(\xor_ln124_28_reg_32503_reg[7] [4]),
        .I5(q4_reg_1[5]),
        .O(\pt_load_8_reg_32191_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_28_reg_32503[4]_i_2 
       (.I0(clefia_s1_q6),
        .I1(or_ln134_10_fu_3985_p3[5]),
        .O(\xor_ln124_28_reg_32503[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32503[5]_i_1 
       (.I0(\xor_ln124_316_reg_35380_reg[7]_0 [5]),
        .I1(x_assign_13_reg_32466[4]),
        .I2(clefia_s1_q6),
        .I3(\xor_ln124_28_reg_32503[5]_i_2_n_0 ),
        .I4(\xor_ln124_28_reg_32503_reg[7] [5]),
        .I5(q4_reg_1[6]),
        .O(\pt_load_8_reg_32191_reg[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_28_reg_32503[5]_i_2 
       (.I0(q4_reg_1[3]),
        .I1(or_ln134_10_fu_3985_p3[6]),
        .O(\xor_ln124_28_reg_32503[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32503[6]_i_1 
       (.I0(\xor_ln124_28_reg_32503_reg[7] [6]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [6]),
        .I2(q4_reg_1[4]),
        .I3(or_ln134_10_fu_3985_p3[7]),
        .I4(q4_reg_1[3]),
        .I5(x_assign_13_reg_32466[5]),
        .O(\pt_load_8_reg_32191_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32503[7]_i_1 
       (.I0(\xor_ln124_28_reg_32503_reg[7] [7]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [7]),
        .I2(q4_reg_1[5]),
        .I3(or_ln134_10_fu_3985_p3[0]),
        .I4(q4_reg_1[4]),
        .I5(x_assign_13_reg_32466[6]),
        .O(\pt_load_8_reg_32191_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32509[0]_i_1 
       (.I0(\xor_ln124_29_reg_32509_reg[7]_0 [0]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [0]),
        .I2(or_ln134_8_fu_3979_p3[0]),
        .I3(x_assign_13_reg_32466[0]),
        .I4(q4_reg_1[5]),
        .I5(x_assign_13_reg_32466[7]),
        .O(\pt_load_9_reg_32222_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32509[1]_i_1 
       (.I0(\xor_ln124_29_reg_32509_reg[7]_0 [1]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [1]),
        .I2(x_assign_15_reg_32392[0]),
        .I3(x_assign_13_reg_32466[1]),
        .I4(q4_reg_1[6]),
        .I5(x_assign_13_reg_32466[0]),
        .O(\pt_load_9_reg_32222_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32509[2]_i_1 
       (.I0(\xor_ln124_29_reg_32509_reg[7] [2]),
        .I1(\xor_ln124_28_reg_32503_reg[4] [0]),
        .I2(q4_reg_1[0]),
        .I3(\xor_ln124_29_reg_32509_reg[2] ),
        .I4(\xor_ln124_29_reg_32509_reg[7]_0 [2]),
        .I5(q4_reg_1[5]),
        .O(\pt_load_9_reg_32222_reg[7] [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_29_reg_32509[3]_i_1 
       (.I0(\xor_ln124_29_reg_32509_reg[7] [3]),
        .I1(\xor_ln124_29_reg_32509_reg[7]_0 [3]),
        .I2(\xor_ln124_29_reg_32509[3]_i_2_n_0 ),
        .O(\pt_load_9_reg_32222_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32509[3]_i_2 
       (.I0(q4_reg_1[6]),
        .I1(q4_reg_1[5]),
        .I2(x_assign_15_reg_32392[2]),
        .I3(x_assign_13_reg_32466[3]),
        .I4(q4_reg_1[1]),
        .I5(\xor_ln124_28_reg_32503_reg[4] [1]),
        .O(\xor_ln124_29_reg_32509[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_29_reg_32509[4]_i_1 
       (.I0(\xor_ln124_29_reg_32509_reg[7] [4]),
        .I1(\xor_ln124_29_reg_32509_reg[7]_0 [4]),
        .I2(\xor_ln124_29_reg_32509[4]_i_2_n_0 ),
        .O(\pt_load_9_reg_32222_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32509[4]_i_2 
       (.I0(q4_reg_1[6]),
        .I1(q4_reg_1[5]),
        .I2(or_ln134_8_fu_3979_p3[4]),
        .I3(x_assign_13_reg_32466[4]),
        .I4(q4_reg_1[2]),
        .I5(\xor_ln124_28_reg_32503_reg[4] [2]),
        .O(\xor_ln124_29_reg_32509[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32509[5]_i_1 
       (.I0(\xor_ln124_29_reg_32509_reg[7] [5]),
        .I1(x_assign_13_reg_32466[4]),
        .I2(clefia_s1_q6),
        .I3(\xor_ln124_29_reg_32509_reg[5] ),
        .I4(\xor_ln124_29_reg_32509_reg[7]_0 [5]),
        .I5(q4_reg_1[6]),
        .O(\pt_load_9_reg_32222_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32509[6]_i_1 
       (.I0(\xor_ln124_29_reg_32509_reg[7]_0 [6]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [6]),
        .I2(or_ln134_8_fu_3979_p3[6]),
        .I3(x_assign_13_reg_32466[6]),
        .I4(q4_reg_1[3]),
        .I5(x_assign_13_reg_32466[5]),
        .O(\pt_load_9_reg_32222_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32509[7]_i_1 
       (.I0(\xor_ln124_29_reg_32509_reg[7]_0 [7]),
        .I1(\xor_ln124_29_reg_32509_reg[7] [7]),
        .I2(x_assign_15_reg_32392[3]),
        .I3(x_assign_13_reg_32466[7]),
        .I4(q4_reg_1[4]),
        .I5(x_assign_13_reg_32466[6]),
        .O(\pt_load_9_reg_32222_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[1]_i_1 
       (.I0(q3_reg_i_216_0[1]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [1]),
        .I2(x_assign_201_reg_35019[5]),
        .I3(\xor_ln124_300_reg_35192[1]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[1]),
        .I5(\xor_ln124_300_reg_35192_reg[3] [1]),
        .O(\xor_ln124_236_reg_34602_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[1]_i_2 
       (.I0(\xor_ln124_172_reg_34039_reg[7] [1]),
        .I1(or_ln134_134_fu_22568_p3[1]),
        .I2(x_assign_217_reg_35109[0]),
        .I3(or_ln134_144_fu_22732_p3[1]),
        .I4(x_assign_219_reg_35141[0]),
        .I5(x_assign_217_reg_35109[1]),
        .O(\xor_ln124_300_reg_35192[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[2]_i_1 
       (.I0(q3_reg_i_216_0[2]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [2]),
        .I2(or_ln134_133_fu_22562_p3[0]),
        .I3(\xor_ln124_300_reg_35192[2]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[2]),
        .I5(\xor_ln124_300_reg_35192_reg[3] [2]),
        .O(\xor_ln124_236_reg_34602_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[2]_i_2 
       (.I0(\xor_ln124_172_reg_34039_reg[7] [2]),
        .I1(or_ln134_134_fu_22568_p3[2]),
        .I2(q3_reg_i_113_0[0]),
        .I3(or_ln134_144_fu_22732_p3[2]),
        .I4(x_assign_219_reg_35141[1]),
        .I5(x_assign_217_reg_35109[2]),
        .O(\xor_ln124_300_reg_35192[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[3]_i_1 
       (.I0(q3_reg_i_216_0[3]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [3]),
        .I2(or_ln134_133_fu_22562_p3[1]),
        .I3(\xor_ln124_300_reg_35192[3]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[3]),
        .I5(\xor_ln124_300_reg_35192_reg[3] [3]),
        .O(\xor_ln124_236_reg_34602_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[3]_i_2 
       (.I0(\xor_ln124_172_reg_34039_reg[7] [3]),
        .I1(or_ln134_134_fu_22568_p3[3]),
        .I2(q3_reg_i_113_0[1]),
        .I3(or_ln134_144_fu_22732_p3[3]),
        .I4(x_assign_219_reg_35141[2]),
        .I5(x_assign_217_reg_35109[3]),
        .O(\xor_ln124_300_reg_35192[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[5]_i_1 
       (.I0(q3_reg_i_216_0[5]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [5]),
        .I2(or_ln134_133_fu_22562_p3[3]),
        .I3(\xor_ln124_300_reg_35192[5]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[5]),
        .I5(or_ln134_134_fu_22568_p3[7]),
        .O(\xor_ln124_236_reg_34602_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[5]_i_2 
       (.I0(\xor_ln124_172_reg_34039_reg[7] [5]),
        .I1(or_ln134_134_fu_22568_p3[5]),
        .I2(x_assign_217_reg_35109[4]),
        .I3(or_ln134_144_fu_22732_p3[5]),
        .I4(or_ln134_145_fu_22738_p3[5]),
        .I5(x_assign_217_reg_35109[5]),
        .O(\xor_ln124_300_reg_35192[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[6]_i_1 
       (.I0(q3_reg_i_216_0[6]),
        .I1(\xor_ln124_316_reg_35380_reg[7]_0 [6]),
        .I2(or_ln134_133_fu_22562_p3[4]),
        .I3(\xor_ln124_300_reg_35192[6]_i_2_n_0 ),
        .I4(x_assign_199_reg_35077[6]),
        .I5(or_ln134_134_fu_22568_p3[0]),
        .O(\xor_ln124_236_reg_34602_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35192[6]_i_2 
       (.I0(\xor_ln124_172_reg_34039_reg[7] [6]),
        .I1(or_ln134_134_fu_22568_p3[6]),
        .I2(x_assign_217_reg_35109[5]),
        .I3(or_ln134_144_fu_22732_p3[6]),
        .I4(or_ln134_145_fu_22738_p3[6]),
        .I5(x_assign_217_reg_35109[6]),
        .O(\xor_ln124_300_reg_35192[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[4]_i_1 
       (.I0(q0_reg_i_284__0_0[4]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_1 [4]),
        .I2(or_ln134_133_fu_22562_p3[2]),
        .I3(\xor_ln124_302_reg_35202[4]_i_2_n_0 ),
        .I4(or_ln134_133_fu_22562_p3[4]),
        .I5(x_assign_196_reg_35055[4]),
        .O(\xor_ln124_238_reg_34614_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_35202[4]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I1(or_ln134_134_fu_22568_p3[4]),
        .I2(or_ln134_146_fu_22744_p3[4]),
        .I3(or_ln134_145_fu_22738_p3[3]),
        .I4(or_ln134_145_fu_22738_p3[4]),
        .I5(x_assign_217_reg_35109[4]),
        .O(\xor_ln124_302_reg_35202[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32515[0]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [0]),
        .I1(\xor_ln124_30_reg_32515_reg[7] [0]),
        .I2(or_ln134_10_fu_3985_p3[0]),
        .I3(x_assign_15_reg_32392[3]),
        .I4(q4_reg_1[6]),
        .I5(or_ln134_10_fu_3985_p3[1]),
        .O(\reg_2435_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32515[1]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [1]),
        .I1(\xor_ln124_30_reg_32515_reg[7] [1]),
        .I2(or_ln134_10_fu_3985_p3[1]),
        .I3(or_ln134_8_fu_3979_p3[0]),
        .I4(q4_reg_1[0]),
        .I5(\xor_ln124_30_reg_32515_reg[3] [0]),
        .O(\reg_2435_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32515[2]_i_1 
       (.I0(\xor_ln124_30_reg_32515_reg[7] [2]),
        .I1(\xor_ln124_30_reg_32515_reg[3] [1]),
        .I2(q4_reg_1[1]),
        .I3(\xor_ln124_30_reg_32515_reg[2] ),
        .I4(\xor_ln124_125_reg_33475_reg[7]_0 [2]),
        .I5(q4_reg_1[6]),
        .O(\reg_2435_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32515[3]_i_1 
       (.I0(\xor_ln124_30_reg_32515_reg[7] [3]),
        .I1(\xor_ln124_30_reg_32515_reg[3] [2]),
        .I2(q4_reg_1[2]),
        .I3(\xor_ln124_30_reg_32515_reg[3]_0 ),
        .I4(\xor_ln124_125_reg_33475_reg[7]_0 [3]),
        .I5(q4_reg_1[6]),
        .O(\reg_2435_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32515[4]_i_1 
       (.I0(\xor_ln124_30_reg_32515_reg[7] [4]),
        .I1(or_ln134_10_fu_3985_p3[5]),
        .I2(clefia_s1_q6),
        .I3(\xor_ln124_30_reg_32515_reg[4] ),
        .I4(\xor_ln124_125_reg_33475_reg[7]_0 [4]),
        .I5(q4_reg_1[6]),
        .O(\reg_2435_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32515[5]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [5]),
        .I1(\xor_ln124_30_reg_32515_reg[7] [5]),
        .I2(or_ln134_10_fu_3985_p3[5]),
        .I3(or_ln134_8_fu_3979_p3[4]),
        .I4(q4_reg_1[3]),
        .I5(or_ln134_10_fu_3985_p3[6]),
        .O(\reg_2435_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32515[6]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [6]),
        .I1(\xor_ln124_30_reg_32515_reg[7] [6]),
        .I2(or_ln134_10_fu_3985_p3[6]),
        .I3(or_ln134_8_fu_3979_p3[5]),
        .I4(q4_reg_1[4]),
        .I5(or_ln134_10_fu_3985_p3[7]),
        .O(\reg_2435_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32515[7]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [7]),
        .I1(\xor_ln124_30_reg_32515_reg[7] [7]),
        .I2(or_ln134_10_fu_3985_p3[7]),
        .I3(or_ln134_8_fu_3979_p3[6]),
        .I4(q4_reg_1[5]),
        .I5(or_ln134_10_fu_3985_p3[0]),
        .O(\reg_2435_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[0]_i_1 
       (.I0(\xor_ln124_316_reg_35380_reg[7]_0 [0]),
        .I1(\xor_ln124_316_reg_35380_reg[7] [0]),
        .I2(\xor_ln124_316_reg_35380_reg[3] [0]),
        .I3(\xor_ln124_316_reg_35380[0]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[0]),
        .I5(x_assign_213_reg_35265[4]),
        .O(\reg_2398_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[0]_i_2 
       (.I0(\xor_ln124_172_reg_34039_reg[7] [0]),
        .I1(\xor_ln124_316_reg_35380_reg[3]_0 [0]),
        .I2(x_assign_230_reg_35313[4]),
        .I3(x_assign_229_reg_35297[7]),
        .I4(x_assign_229_reg_35297[0]),
        .I5(or_ln134_153_fu_23870_p3[0]),
        .O(\xor_ln124_316_reg_35380[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[3]_i_1 
       (.I0(\xor_ln124_316_reg_35380_reg[7]_0 [3]),
        .I1(\xor_ln124_316_reg_35380_reg[7] [3]),
        .I2(\xor_ln124_316_reg_35380_reg[3] [3]),
        .I3(\xor_ln124_316_reg_35380[3]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[3]),
        .I5(or_ln134_141_fu_23694_p3[1]),
        .O(\reg_2398_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[3]_i_2 
       (.I0(\xor_ln124_172_reg_34039_reg[7] [3]),
        .I1(\xor_ln124_316_reg_35380_reg[3]_0 [3]),
        .I2(\xor_ln124_316_reg_35380_reg[4] [1]),
        .I3(\xor_ln124_316_reg_35380_reg[4]_0 [1]),
        .I4(x_assign_229_reg_35297[3]),
        .I5(x_assign_231_reg_35329[2]),
        .O(\xor_ln124_316_reg_35380[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[4]_i_1 
       (.I0(\xor_ln124_316_reg_35380_reg[7]_0 [4]),
        .I1(\xor_ln124_316_reg_35380_reg[7] [4]),
        .I2(or_ln134_140_fu_23688_p3[6]),
        .I3(\xor_ln124_316_reg_35380[4]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[4]),
        .I5(or_ln134_141_fu_23694_p3[2]),
        .O(\reg_2398_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[4]_i_2 
       (.I0(\xor_ln124_172_reg_34039_reg[7] [4]),
        .I1(or_ln134_142_fu_23700_p3[6]),
        .I2(\xor_ln124_316_reg_35380_reg[4] [2]),
        .I3(\xor_ln124_316_reg_35380_reg[4]_0 [2]),
        .I4(x_assign_229_reg_35297[4]),
        .I5(or_ln134_153_fu_23870_p3[4]),
        .O(\xor_ln124_316_reg_35380[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[7]_i_1 
       (.I0(\xor_ln124_316_reg_35380_reg[7]_0 [7]),
        .I1(\xor_ln124_316_reg_35380_reg[7] [7]),
        .I2(or_ln134_140_fu_23688_p3[1]),
        .I3(\xor_ln124_316_reg_35380[7]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[7]),
        .I5(or_ln134_141_fu_23694_p3[5]),
        .O(\reg_2398_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35380[7]_i_2 
       (.I0(\xor_ln124_172_reg_34039_reg[7] [7]),
        .I1(or_ln134_142_fu_23700_p3[1]),
        .I2(x_assign_230_reg_35313[3]),
        .I3(x_assign_229_reg_35297[6]),
        .I4(x_assign_229_reg_35297[7]),
        .I5(x_assign_231_reg_35329[3]),
        .O(\xor_ln124_316_reg_35380[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[0]_i_1 
       (.I0(\xor_ln124_318_reg_35390_reg[7]_1 [0]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_0 [0]),
        .I2(x_assign_208_reg_35227[0]),
        .I3(\xor_ln124_318_reg_35390[0]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[0]),
        .I5(x_assign_213_reg_35265[4]),
        .O(\reg_2419_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[0]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I1(x_assign_213_reg_35265[0]),
        .I2(x_assign_229_reg_35297[0]),
        .I3(or_ln134_153_fu_23870_p3[0]),
        .I4(or_ln134_154_fu_23876_p3[0]),
        .I5(x_assign_231_reg_35329[3]),
        .O(\xor_ln124_318_reg_35390[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[2]_i_1 
       (.I0(\xor_ln124_318_reg_35390_reg[7]_1 [2]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_0 [2]),
        .I2(x_assign_208_reg_35227[2]),
        .I3(\xor_ln124_318_reg_35390[2]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[2]),
        .I5(or_ln134_141_fu_23694_p3[0]),
        .O(\reg_2419_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[2]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I1(x_assign_213_reg_35265[2]),
        .I2(x_assign_229_reg_35297[2]),
        .I3(x_assign_231_reg_35329[1]),
        .I4(or_ln134_154_fu_23876_p3[2]),
        .I5(or_ln134_153_fu_23870_p3[1]),
        .O(\xor_ln124_318_reg_35390[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[7]_i_1 
       (.I0(\xor_ln124_318_reg_35390_reg[7]_1 [7]),
        .I1(\xor_ln124_318_reg_35390_reg[7]_0 [7]),
        .I2(x_assign_208_reg_35227[7]),
        .I3(\xor_ln124_318_reg_35390[7]_i_2_n_0 ),
        .I4(or_ln134_142_fu_23700_p3[7]),
        .I5(or_ln134_141_fu_23694_p3[5]),
        .O(\reg_2419_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_35390[7]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [7]),
        .I1(x_assign_213_reg_35265[5]),
        .I2(x_assign_229_reg_35297[7]),
        .I3(x_assign_231_reg_35329[3]),
        .I4(or_ln134_154_fu_23876_p3[7]),
        .I5(or_ln134_153_fu_23870_p3[6]),
        .O(\xor_ln124_318_reg_35390[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_32521[0]_i_1 
       (.I0(\xor_ln124_31_reg_32521_reg[7] [0]),
        .I1(q4_reg_1[0]),
        .I2(or_ln134_8_fu_3979_p3[0]),
        .I3(x_assign_13_reg_32466[0]),
        .I4(or_ln134_10_fu_3985_p3[0]),
        .I5(x_assign_15_reg_32392[3]),
        .O(\pt_load_11_reg_32288_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_32521[1]_i_1 
       (.I0(\xor_ln124_31_reg_32521_reg[7] [1]),
        .I1(q4_reg_1[1]),
        .I2(x_assign_15_reg_32392[0]),
        .I3(x_assign_13_reg_32466[1]),
        .I4(or_ln134_10_fu_3985_p3[1]),
        .I5(or_ln134_8_fu_3979_p3[0]),
        .O(\pt_load_11_reg_32288_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_32521[2]_i_1 
       (.I0(\xor_ln124_31_reg_32521_reg[7] [2]),
        .I1(q4_reg_1[2]),
        .I2(x_assign_15_reg_32392[1]),
        .I3(x_assign_13_reg_32466[2]),
        .I4(or_ln134_10_fu_3985_p3[2]),
        .I5(or_ln134_8_fu_3979_p3[1]),
        .O(\pt_load_11_reg_32288_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_32521[3]_i_1 
       (.I0(\xor_ln124_31_reg_32521_reg[7] [3]),
        .I1(clefia_s1_q6),
        .I2(x_assign_15_reg_32392[2]),
        .I3(x_assign_13_reg_32466[3]),
        .I4(or_ln134_10_fu_3985_p3[3]),
        .I5(or_ln134_8_fu_3979_p3[2]),
        .O(\pt_load_11_reg_32288_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_32521[4]_i_1 
       (.I0(\xor_ln124_31_reg_32521_reg[7] [4]),
        .I1(q4_reg_1[3]),
        .I2(or_ln134_8_fu_3979_p3[4]),
        .I3(x_assign_13_reg_32466[4]),
        .I4(or_ln134_10_fu_3985_p3[4]),
        .I5(or_ln134_8_fu_3979_p3[3]),
        .O(\pt_load_11_reg_32288_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_32521[5]_i_1 
       (.I0(\xor_ln124_31_reg_32521_reg[7] [5]),
        .I1(q4_reg_1[4]),
        .I2(or_ln134_8_fu_3979_p3[5]),
        .I3(x_assign_13_reg_32466[5]),
        .I4(or_ln134_10_fu_3985_p3[5]),
        .I5(or_ln134_8_fu_3979_p3[4]),
        .O(\pt_load_11_reg_32288_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_32521[6]_i_1 
       (.I0(\xor_ln124_31_reg_32521_reg[7] [6]),
        .I1(q4_reg_1[5]),
        .I2(or_ln134_8_fu_3979_p3[6]),
        .I3(x_assign_13_reg_32466[6]),
        .I4(or_ln134_10_fu_3985_p3[6]),
        .I5(or_ln134_8_fu_3979_p3[5]),
        .O(\pt_load_11_reg_32288_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_32521[7]_i_1 
       (.I0(\xor_ln124_31_reg_32521_reg[7] [7]),
        .I1(q4_reg_1[6]),
        .I2(x_assign_15_reg_32392[3]),
        .I3(x_assign_13_reg_32466[7]),
        .I4(or_ln134_10_fu_3985_p3[7]),
        .I5(or_ln134_8_fu_3979_p3[6]),
        .O(\pt_load_11_reg_32288_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[0]_i_1 
       (.I0(q3_reg_i_283_0[0]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I2(x_assign_222_reg_35431[6]),
        .I3(\xor_ln124_332_reg_35568[0]_i_2_n_0 ),
        .I4(\xor_ln124_318_reg_35390_reg[7]_1 [0]),
        .I5(x_assign_225_reg_35453[4]),
        .O(\xor_ln124_268_reg_34858_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[0]_i_2 
       (.I0(x_assign_222_reg_35431[0]),
        .I1(x_assign_223_reg_35437[0]),
        .I2(or_ln134_159_fu_24990_p3[0]),
        .I3(x_assign_242_reg_35501),
        .I4(or_ln134_161_fu_25002_p3[0]),
        .I5(or_ln134_159_fu_24990_p3[1]),
        .O(\xor_ln124_332_reg_35568[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[1]_i_1 
       (.I0(q3_reg_i_283_0[1]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I2(x_assign_222_reg_35431[7]),
        .I3(\xor_ln124_332_reg_35568[1]_i_2_n_0 ),
        .I4(\xor_ln124_318_reg_35390_reg[7]_1 [1]),
        .I5(x_assign_225_reg_35453[5]),
        .O(\xor_ln124_268_reg_34858_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[1]_i_2 
       (.I0(x_assign_222_reg_35431[1]),
        .I1(x_assign_223_reg_35437[1]),
        .I2(or_ln134_159_fu_24990_p3[1]),
        .I3(or_ln134_160_fu_24996_p3[0]),
        .I4(x_assign_243_reg_35517[0]),
        .I5(q3_reg_i_185__0_0[0]),
        .O(\xor_ln124_332_reg_35568[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[2]_i_1 
       (.I0(q3_reg_i_283_0[2]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I2(\xor_ln124_332_reg_35568_reg[5] [0]),
        .I3(\xor_ln124_332_reg_35568[2]_i_2_n_0 ),
        .I4(\xor_ln124_318_reg_35390_reg[7]_1 [2]),
        .I5(or_ln134_149_fu_24826_p3[0]),
        .O(\xor_ln124_268_reg_34858_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[2]_i_2 
       (.I0(x_assign_222_reg_35431[2]),
        .I1(x_assign_223_reg_35437[2]),
        .I2(or_ln134_159_fu_24990_p3[2]),
        .I3(or_ln134_160_fu_24996_p3[1]),
        .I4(x_assign_243_reg_35517[1]),
        .I5(q3_reg_i_185__0_0[1]),
        .O(\xor_ln124_332_reg_35568[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[4]_i_1 
       (.I0(q3_reg_i_283_0[4]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I2(\xor_ln124_332_reg_35568_reg[5] [2]),
        .I3(\xor_ln124_332_reg_35568[4]_i_2_n_0 ),
        .I4(\xor_ln124_318_reg_35390_reg[7]_1 [4]),
        .I5(or_ln134_149_fu_24826_p3[2]),
        .O(\xor_ln124_268_reg_34858_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[4]_i_2 
       (.I0(x_assign_222_reg_35431[4]),
        .I1(or_ln134_148_fu_24820_p3[4]),
        .I2(or_ln134_159_fu_24990_p3[4]),
        .I3(or_ln134_160_fu_24996_p3[3]),
        .I4(or_ln134_161_fu_25002_p3[4]),
        .I5(or_ln134_159_fu_24990_p3[5]),
        .O(\xor_ln124_332_reg_35568[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[5]_i_1 
       (.I0(q3_reg_i_283_0[5]),
        .I1(\xor_ln124_158_reg_33861_reg[7] [5]),
        .I2(\xor_ln124_332_reg_35568_reg[5] [3]),
        .I3(\xor_ln124_332_reg_35568[5]_i_2_n_0 ),
        .I4(\xor_ln124_318_reg_35390_reg[7]_1 [5]),
        .I5(or_ln134_149_fu_24826_p3[3]),
        .O(\xor_ln124_268_reg_34858_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35568[5]_i_2 
       (.I0(x_assign_222_reg_35431[5]),
        .I1(or_ln134_148_fu_24820_p3[5]),
        .I2(or_ln134_159_fu_24990_p3[5]),
        .I3(or_ln134_160_fu_24996_p3[4]),
        .I4(or_ln134_161_fu_25002_p3[5]),
        .I5(or_ln134_159_fu_24990_p3[6]),
        .O(\xor_ln124_332_reg_35568[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[0]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [0]),
        .I1(\xor_ln124_334_reg_35578_reg[7] [0]),
        .I2(q0_reg_i_223_0[0]),
        .I3(\xor_ln124_334_reg_35578[0]_i_2_n_0 ),
        .I4(x_assign_225_reg_35453[4]),
        .I5(x_assign_222_reg_35431[6]),
        .O(\reg_2435_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[0]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [0]),
        .I1(x_assign_225_reg_35453[0]),
        .I2(or_ln134_161_fu_25002_p3[0]),
        .I3(or_ln134_159_fu_24990_p3[1]),
        .I4(x_assign_243_reg_35517[3]),
        .I5(x_assign_240_reg_35479[4]),
        .O(\xor_ln124_334_reg_35578[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[5]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [5]),
        .I1(\xor_ln124_334_reg_35578_reg[7] [5]),
        .I2(or_ln134_147_fu_24814_p3[7]),
        .I3(\xor_ln124_334_reg_35578[5]_i_2_n_0 ),
        .I4(or_ln134_149_fu_24826_p3[3]),
        .I5(\xor_ln124_332_reg_35568_reg[5] [3]),
        .O(\reg_2435_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[5]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [5]),
        .I1(or_ln134_149_fu_24826_p3[5]),
        .I2(or_ln134_161_fu_25002_p3[5]),
        .I3(or_ln134_159_fu_24990_p3[6]),
        .I4(or_ln134_161_fu_25002_p3[4]),
        .I5(x_assign_240_reg_35479[1]),
        .O(\xor_ln124_334_reg_35578[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[6]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [6]),
        .I1(\xor_ln124_334_reg_35578_reg[7] [6]),
        .I2(or_ln134_147_fu_24814_p3[0]),
        .I3(\xor_ln124_334_reg_35578[6]_i_2_n_0 ),
        .I4(or_ln134_149_fu_24826_p3[4]),
        .I5(x_assign_222_reg_35431[4]),
        .O(\reg_2435_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[6]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [6]),
        .I1(x_assign_225_reg_35453[4]),
        .I2(or_ln134_161_fu_25002_p3[6]),
        .I3(or_ln134_159_fu_24990_p3[7]),
        .I4(or_ln134_161_fu_25002_p3[5]),
        .I5(x_assign_240_reg_35479[2]),
        .O(\xor_ln124_334_reg_35578[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[7]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [7]),
        .I1(\xor_ln124_334_reg_35578_reg[7] [7]),
        .I2(or_ln134_147_fu_24814_p3[1]),
        .I3(\xor_ln124_334_reg_35578[7]_i_2_n_0 ),
        .I4(or_ln134_149_fu_24826_p3[5]),
        .I5(x_assign_222_reg_35431[5]),
        .O(\reg_2435_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_35578[7]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [7]),
        .I1(x_assign_225_reg_35453[5]),
        .I2(x_assign_243_reg_35517[3]),
        .I3(or_ln134_159_fu_24990_p3[0]),
        .I4(or_ln134_161_fu_25002_p3[6]),
        .I5(x_assign_240_reg_35479[3]),
        .O(\xor_ln124_334_reg_35578[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[0]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [0]),
        .I1(q3_reg_20[0]),
        .I2(x_assign_235_reg_35625[0]),
        .I3(\xor_ln124_348_reg_35756[0]_i_2_n_0 ),
        .I4(x_assign_237_reg_35641[4]),
        .I5(or_ln134_158_fu_25964_p3[0]),
        .O(\reg_2435_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[0]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [0]),
        .I1(x_assign_234_reg_35619[0]),
        .I2(x_assign_253_reg_35673[0]),
        .I3(or_ln134_169_fu_26134_p3[0]),
        .I4(x_assign_254_reg_35689[3]),
        .I5(x_assign_253_reg_35673[6]),
        .O(\xor_ln124_348_reg_35756[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[1]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [1]),
        .I1(q3_reg_20[1]),
        .I2(x_assign_235_reg_35625[1]),
        .I3(\xor_ln124_348_reg_35756[1]_i_2_n_0 ),
        .I4(x_assign_237_reg_35641[5]),
        .I5(x_assign_234_reg_35619[4]),
        .O(\reg_2435_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[1]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [1]),
        .I1(x_assign_234_reg_35619[1]),
        .I2(x_assign_253_reg_35673[1]),
        .I3(x_assign_255_reg_35705[0]),
        .I4(x_assign_254_reg_35689[0]),
        .I5(x_assign_253_reg_35673[0]),
        .O(\xor_ln124_348_reg_35756[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[4]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [4]),
        .I1(q3_reg_20[4]),
        .I2(or_ln134_156_fu_25952_p3[5]),
        .I3(\xor_ln124_348_reg_35756[4]_i_2_n_0 ),
        .I4(or_ln134_157_fu_25958_p3[2]),
        .I5(or_ln134_158_fu_25964_p3[3]),
        .O(\reg_2435_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[4]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I1(or_ln134_158_fu_25964_p3[5]),
        .I2(x_assign_253_reg_35673[4]),
        .I3(or_ln134_169_fu_26134_p3[4]),
        .I4(or_ln134_168_fu_26128_p3[2]),
        .I5(or_ln134_167_fu_26122_p3[2]),
        .O(\xor_ln124_348_reg_35756[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[5]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [5]),
        .I1(q3_reg_20[5]),
        .I2(or_ln134_156_fu_25952_p3[6]),
        .I3(\xor_ln124_348_reg_35756[5]_i_2_n_0 ),
        .I4(or_ln134_157_fu_25958_p3[3]),
        .I5(or_ln134_158_fu_25964_p3[4]),
        .O(\reg_2435_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[5]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [5]),
        .I1(or_ln134_158_fu_25964_p3[6]),
        .I2(x_assign_253_reg_35673[5]),
        .I3(or_ln134_169_fu_26134_p3[5]),
        .I4(x_assign_254_reg_35689[1]),
        .I5(x_assign_253_reg_35673[4]),
        .O(\xor_ln124_348_reg_35756[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[6]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [6]),
        .I1(q3_reg_20[6]),
        .I2(or_ln134_156_fu_25952_p3[0]),
        .I3(\xor_ln124_348_reg_35756[6]_i_2_n_0 ),
        .I4(or_ln134_157_fu_25958_p3[4]),
        .I5(or_ln134_158_fu_25964_p3[5]),
        .O(\reg_2435_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35756[6]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [6]),
        .I1(or_ln134_158_fu_25964_p3[0]),
        .I2(or_ln134_167_fu_26122_p3[3]),
        .I3(or_ln134_169_fu_26134_p3[6]),
        .I4(x_assign_254_reg_35689[2]),
        .I5(x_assign_253_reg_35673[5]),
        .O(\xor_ln124_348_reg_35756[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[2]_i_1 
       (.I0(\xor_ln124_350_reg_35766_reg[7] [2]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [2]),
        .I2(or_ln134_158_fu_25964_p3[1]),
        .I3(\xor_ln124_350_reg_35766[2]_i_2_n_0 ),
        .I4(\xor_ln124_127_reg_33485_reg[7]_0 [2]),
        .I5(or_ln134_157_fu_25958_p3[0]),
        .O(\xor_ln124_286_reg_34998_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[2]_i_2 
       (.I0(x_assign_232_reg_35603[2]),
        .I1(x_assign_237_reg_35641[2]),
        .I2(x_assign_253_reg_35673[2]),
        .I3(x_assign_255_reg_35705[1]),
        .I4(or_ln134_169_fu_26134_p3[1]),
        .I5(or_ln134_170_fu_26140_p3[1]),
        .O(\xor_ln124_350_reg_35766[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[3]_i_1 
       (.I0(\xor_ln124_350_reg_35766_reg[7] [3]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [3]),
        .I2(or_ln134_158_fu_25964_p3[2]),
        .I3(\xor_ln124_350_reg_35766[3]_i_2_n_0 ),
        .I4(\xor_ln124_127_reg_33485_reg[7]_0 [3]),
        .I5(or_ln134_157_fu_25958_p3[1]),
        .O(\xor_ln124_286_reg_34998_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[3]_i_2 
       (.I0(x_assign_232_reg_35603[3]),
        .I1(x_assign_237_reg_35641[3]),
        .I2(x_assign_253_reg_35673[3]),
        .I3(x_assign_255_reg_35705[2]),
        .I4(or_ln134_169_fu_26134_p3[2]),
        .I5(or_ln134_170_fu_26140_p3[2]),
        .O(\xor_ln124_350_reg_35766[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[6]_i_1 
       (.I0(\xor_ln124_350_reg_35766_reg[7] [6]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [6]),
        .I2(or_ln134_158_fu_25964_p3[5]),
        .I3(\xor_ln124_350_reg_35766[6]_i_2_n_0 ),
        .I4(\xor_ln124_127_reg_33485_reg[7]_0 [6]),
        .I5(or_ln134_157_fu_25958_p3[4]),
        .O(\xor_ln124_286_reg_34998_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[6]_i_2 
       (.I0(x_assign_232_reg_35603[5]),
        .I1(x_assign_237_reg_35641[4]),
        .I2(or_ln134_167_fu_26122_p3[3]),
        .I3(or_ln134_169_fu_26134_p3[6]),
        .I4(or_ln134_169_fu_26134_p3[5]),
        .I5(or_ln134_170_fu_26140_p3[5]),
        .O(\xor_ln124_350_reg_35766[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[7]_i_1 
       (.I0(\xor_ln124_350_reg_35766_reg[7] [7]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [7]),
        .I2(or_ln134_158_fu_25964_p3[6]),
        .I3(\xor_ln124_350_reg_35766[7]_i_2_n_0 ),
        .I4(\xor_ln124_127_reg_33485_reg[7]_0 [7]),
        .I5(or_ln134_157_fu_25958_p3[5]),
        .O(\xor_ln124_286_reg_34998_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_350_reg_35766[7]_i_2 
       (.I0(x_assign_232_reg_35603[6]),
        .I1(x_assign_237_reg_35641[5]),
        .I2(x_assign_253_reg_35673[6]),
        .I3(x_assign_255_reg_35705[3]),
        .I4(or_ln134_169_fu_26134_p3[6]),
        .I5(or_ln134_170_fu_26140_p3[6]),
        .O(\xor_ln124_350_reg_35766[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[1]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [1]),
        .I1(q3_reg_i_282_0[1]),
        .I2(x_assign_249_reg_35829[5]),
        .I3(\xor_ln124_364_reg_35944[1]_i_2_n_0 ),
        .I4(x_assign_247_reg_35813[1]),
        .I5(x_assign_246_reg_35807[1]),
        .O(\reg_2435_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[1]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [1]),
        .I1(x_assign_246_reg_35807[7]),
        .I2(x_assign_267_reg_35893[0]),
        .I3(\xor_ln124_366_reg_35954_reg[3]_0 [0]),
        .I4(or_ln134_176_fu_27260_p3[0]),
        .I5(or_ln134_175_fu_27254_p3[1]),
        .O(\xor_ln124_364_reg_35944[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[4]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [4]),
        .I1(q3_reg_i_282_0[4]),
        .I2(or_ln134_165_fu_27090_p3[2]),
        .I3(\xor_ln124_364_reg_35944[4]_i_2_n_0 ),
        .I4(or_ln134_164_fu_27084_p3[4]),
        .I5(x_assign_246_reg_35807[4]),
        .O(\reg_2435_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[4]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [4]),
        .I1(\xor_ln124_364_reg_35944_reg[5] [2]),
        .I2(or_ln134_177_fu_27266_p3[4]),
        .I3(or_ln134_175_fu_27254_p3[5]),
        .I4(or_ln134_176_fu_27260_p3[3]),
        .I5(or_ln134_175_fu_27254_p3[4]),
        .O(\xor_ln124_364_reg_35944[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[5]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [5]),
        .I1(q3_reg_i_282_0[5]),
        .I2(or_ln134_165_fu_27090_p3[3]),
        .I3(\xor_ln124_364_reg_35944[5]_i_2_n_0 ),
        .I4(or_ln134_164_fu_27084_p3[5]),
        .I5(x_assign_246_reg_35807[5]),
        .O(\reg_2435_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[5]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [5]),
        .I1(\xor_ln124_364_reg_35944_reg[5] [3]),
        .I2(or_ln134_177_fu_27266_p3[5]),
        .I3(or_ln134_175_fu_27254_p3[6]),
        .I4(or_ln134_176_fu_27260_p3[4]),
        .I5(or_ln134_175_fu_27254_p3[5]),
        .O(\xor_ln124_364_reg_35944[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[6]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [6]),
        .I1(q3_reg_i_282_0[6]),
        .I2(or_ln134_165_fu_27090_p3[4]),
        .I3(\xor_ln124_364_reg_35944[6]_i_2_n_0 ),
        .I4(x_assign_247_reg_35813[4]),
        .I5(x_assign_246_reg_35807[6]),
        .O(\reg_2435_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35944[6]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [6]),
        .I1(x_assign_246_reg_35807[4]),
        .I2(or_ln134_177_fu_27266_p3[6]),
        .I3(or_ln134_175_fu_27254_p3[7]),
        .I4(or_ln134_176_fu_27260_p3[5]),
        .I5(or_ln134_175_fu_27254_p3[6]),
        .O(\xor_ln124_364_reg_35944[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[0]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [0]),
        .I1(\xor_ln124_366_reg_35954_reg[7] [0]),
        .I2(x_assign_249_reg_35829[4]),
        .I3(\xor_ln124_366_reg_35954[0]_i_2_n_0 ),
        .I4(x_assign_249_reg_35829[0]),
        .I5(\xor_ln124_366_reg_35954_reg[3] [0]),
        .O(\reg_2444_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[0]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [0]),
        .I1(x_assign_246_reg_35807[6]),
        .I2(or_ln134_177_fu_27266_p3[0]),
        .I3(or_ln134_175_fu_27254_p3[1]),
        .I4(x_assign_267_reg_35893[3]),
        .I5(x_assign_264_reg_35855[4]),
        .O(\xor_ln124_366_reg_35954[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[1]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [1]),
        .I1(\xor_ln124_366_reg_35954_reg[7] [1]),
        .I2(x_assign_249_reg_35829[5]),
        .I3(\xor_ln124_366_reg_35954[1]_i_2_n_0 ),
        .I4(x_assign_249_reg_35829[1]),
        .I5(\xor_ln124_366_reg_35954_reg[3] [1]),
        .O(\reg_2444_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[1]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [1]),
        .I1(x_assign_246_reg_35807[7]),
        .I2(x_assign_267_reg_35893[0]),
        .I3(\xor_ln124_366_reg_35954_reg[3]_0 [0]),
        .I4(or_ln134_177_fu_27266_p3[0]),
        .I5(x_assign_264_reg_35855[0]),
        .O(\xor_ln124_366_reg_35954[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[2]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [2]),
        .I1(\xor_ln124_366_reg_35954_reg[7] [2]),
        .I2(or_ln134_165_fu_27090_p3[0]),
        .I3(\xor_ln124_366_reg_35954[2]_i_2_n_0 ),
        .I4(x_assign_249_reg_35829[2]),
        .I5(\xor_ln124_366_reg_35954_reg[3] [2]),
        .O(\reg_2444_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[2]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [2]),
        .I1(\xor_ln124_364_reg_35944_reg[5] [0]),
        .I2(x_assign_267_reg_35893[1]),
        .I3(\xor_ln124_366_reg_35954_reg[3]_0 [1]),
        .I4(or_ln134_177_fu_27266_p3[1]),
        .I5(\xor_ln124_366_reg_35954_reg[4] [0]),
        .O(\xor_ln124_366_reg_35954[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[3]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [3]),
        .I1(\xor_ln124_366_reg_35954_reg[7] [3]),
        .I2(or_ln134_165_fu_27090_p3[1]),
        .I3(\xor_ln124_366_reg_35954[3]_i_2_n_0 ),
        .I4(x_assign_249_reg_35829[3]),
        .I5(\xor_ln124_366_reg_35954_reg[3] [3]),
        .O(\reg_2444_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[3]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [3]),
        .I1(\xor_ln124_364_reg_35944_reg[5] [1]),
        .I2(x_assign_267_reg_35893[2]),
        .I3(\xor_ln124_366_reg_35954_reg[3]_0 [2]),
        .I4(or_ln134_177_fu_27266_p3[2]),
        .I5(\xor_ln124_366_reg_35954_reg[4] [1]),
        .O(\xor_ln124_366_reg_35954[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[4]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [4]),
        .I1(\xor_ln124_366_reg_35954_reg[7] [4]),
        .I2(or_ln134_165_fu_27090_p3[2]),
        .I3(\xor_ln124_366_reg_35954[4]_i_2_n_0 ),
        .I4(or_ln134_165_fu_27090_p3[4]),
        .I5(or_ln134_163_fu_27078_p3[6]),
        .O(\reg_2444_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[4]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [4]),
        .I1(\xor_ln124_364_reg_35944_reg[5] [2]),
        .I2(or_ln134_177_fu_27266_p3[4]),
        .I3(or_ln134_175_fu_27254_p3[5]),
        .I4(or_ln134_177_fu_27266_p3[3]),
        .I5(\xor_ln124_366_reg_35954_reg[4] [2]),
        .O(\xor_ln124_366_reg_35954[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[7]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [7]),
        .I1(\xor_ln124_366_reg_35954_reg[7] [7]),
        .I2(or_ln134_165_fu_27090_p3[5]),
        .I3(\xor_ln124_366_reg_35954[7]_i_2_n_0 ),
        .I4(x_assign_249_reg_35829[5]),
        .I5(or_ln134_163_fu_27078_p3[1]),
        .O(\reg_2444_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_366_reg_35954[7]_i_2 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [7]),
        .I1(x_assign_246_reg_35807[5]),
        .I2(x_assign_267_reg_35893[3]),
        .I3(or_ln134_175_fu_27254_p3[0]),
        .I4(or_ln134_177_fu_27266_p3[6]),
        .I5(x_assign_264_reg_35855[3]),
        .O(\xor_ln124_366_reg_35954[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[1]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [1]),
        .I1(q3_reg_i_280_0[1]),
        .I2(x_assign_261_reg_36017[5]),
        .I3(\xor_ln124_380_reg_36132[1]_i_2_n_0 ),
        .I4(x_assign_258_reg_35995[1]),
        .I5(x_assign_259_reg_36001[1]),
        .O(\reg_2435_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[1]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [1]),
        .I1(x_assign_258_reg_35995[4]),
        .I2(x_assign_279_reg_36081[0]),
        .I3(x_assign_277_reg_36049[1]),
        .I4(x_assign_277_reg_36049[0]),
        .I5(x_assign_278_reg_36065[0]),
        .O(\xor_ln124_380_reg_36132[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[2]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [2]),
        .I1(q3_reg_i_280_0[2]),
        .I2(or_ln134_173_fu_28222_p3[0]),
        .I3(\xor_ln124_380_reg_36132[2]_i_2_n_0 ),
        .I4(x_assign_258_reg_35995[2]),
        .I5(x_assign_259_reg_36001[2]),
        .O(\reg_2435_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[2]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I1(or_ln134_174_fu_28228_p3[1]),
        .I2(x_assign_279_reg_36081[1]),
        .I3(x_assign_277_reg_36049[2]),
        .I4(or_ln134_183_fu_28386_p3[0]),
        .I5(or_ln134_184_fu_28392_p3[0]),
        .O(\xor_ln124_380_reg_36132[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[3]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [3]),
        .I1(q3_reg_i_280_0[3]),
        .I2(or_ln134_173_fu_28222_p3[1]),
        .I3(\xor_ln124_380_reg_36132[3]_i_2_n_0 ),
        .I4(x_assign_258_reg_35995[3]),
        .I5(x_assign_259_reg_36001[3]),
        .O(\reg_2435_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[3]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [3]),
        .I1(or_ln134_174_fu_28228_p3[2]),
        .I2(x_assign_279_reg_36081[2]),
        .I3(x_assign_277_reg_36049[3]),
        .I4(or_ln134_183_fu_28386_p3[1]),
        .I5(or_ln134_184_fu_28392_p3[1]),
        .O(\xor_ln124_380_reg_36132[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[4]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [4]),
        .I1(q3_reg_i_280_0[4]),
        .I2(or_ln134_173_fu_28222_p3[2]),
        .I3(\xor_ln124_380_reg_36132[4]_i_2_n_0 ),
        .I4(or_ln134_174_fu_28228_p3[5]),
        .I5(or_ln134_172_fu_28216_p3[5]),
        .O(\reg_2435_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[4]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [4]),
        .I1(or_ln134_174_fu_28228_p3[3]),
        .I2(or_ln134_185_fu_28398_p3[4]),
        .I3(x_assign_277_reg_36049[4]),
        .I4(or_ln134_183_fu_28386_p3[2]),
        .I5(or_ln134_184_fu_28392_p3[2]),
        .O(\xor_ln124_380_reg_36132[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[5]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [5]),
        .I1(q3_reg_i_280_0[5]),
        .I2(or_ln134_173_fu_28222_p3[3]),
        .I3(\xor_ln124_380_reg_36132[5]_i_2_n_0 ),
        .I4(or_ln134_174_fu_28228_p3[6]),
        .I5(or_ln134_172_fu_28216_p3[6]),
        .O(\reg_2435_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36132[5]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [5]),
        .I1(or_ln134_174_fu_28228_p3[4]),
        .I2(or_ln134_185_fu_28398_p3[5]),
        .I3(x_assign_277_reg_36049[5]),
        .I4(x_assign_277_reg_36049[4]),
        .I5(x_assign_278_reg_36065[1]),
        .O(\xor_ln124_380_reg_36132[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[0]_i_1 
       (.I0(\xor_ln124_382_reg_36142_reg[7]_0 [0]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [0]),
        .I2(or_ln134_174_fu_28228_p3[0]),
        .I3(\xor_ln124_382_reg_36142[0]_i_2_n_0 ),
        .I4(\xor_ln124_127_reg_33485_reg[7]_0 [0]),
        .I5(x_assign_261_reg_36017[4]),
        .O(\xor_ln124_318_reg_35390_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[0]_i_2 
       (.I0(x_assign_261_reg_36017[0]),
        .I1(x_assign_256_reg_35979[0]),
        .I2(or_ln134_185_fu_28398_p3[0]),
        .I3(x_assign_277_reg_36049[0]),
        .I4(x_assign_276_reg_36043),
        .I5(x_assign_279_reg_36081[3]),
        .O(\xor_ln124_382_reg_36142[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[1]_i_1 
       (.I0(\xor_ln124_382_reg_36142_reg[7]_0 [1]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [1]),
        .I2(x_assign_258_reg_35995[4]),
        .I3(\xor_ln124_382_reg_36142[1]_i_2_n_0 ),
        .I4(\xor_ln124_127_reg_33485_reg[7]_0 [1]),
        .I5(x_assign_261_reg_36017[5]),
        .O(\xor_ln124_318_reg_35390_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[1]_i_2 
       (.I0(x_assign_261_reg_36017[1]),
        .I1(x_assign_256_reg_35979[1]),
        .I2(x_assign_279_reg_36081[0]),
        .I3(x_assign_277_reg_36049[1]),
        .I4(or_ln134_186_fu_28404_p3[0]),
        .I5(or_ln134_185_fu_28398_p3[0]),
        .O(\xor_ln124_382_reg_36142[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[2]_i_1 
       (.I0(\xor_ln124_382_reg_36142_reg[7]_0 [2]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [2]),
        .I2(or_ln134_174_fu_28228_p3[1]),
        .I3(\xor_ln124_382_reg_36142[2]_i_2_n_0 ),
        .I4(\xor_ln124_127_reg_33485_reg[7]_0 [2]),
        .I5(or_ln134_173_fu_28222_p3[0]),
        .O(\xor_ln124_318_reg_35390_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[2]_i_2 
       (.I0(x_assign_261_reg_36017[2]),
        .I1(x_assign_256_reg_35979[2]),
        .I2(x_assign_279_reg_36081[1]),
        .I3(x_assign_277_reg_36049[2]),
        .I4(or_ln134_186_fu_28404_p3[1]),
        .I5(or_ln134_185_fu_28398_p3[1]),
        .O(\xor_ln124_382_reg_36142[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[5]_i_1 
       (.I0(\xor_ln124_382_reg_36142_reg[7]_0 [5]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [5]),
        .I2(or_ln134_174_fu_28228_p3[4]),
        .I3(\xor_ln124_382_reg_36142[5]_i_2_n_0 ),
        .I4(\xor_ln124_127_reg_33485_reg[7]_0 [5]),
        .I5(or_ln134_173_fu_28222_p3[3]),
        .O(\xor_ln124_318_reg_35390_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[5]_i_2 
       (.I0(or_ln134_173_fu_28222_p3[5]),
        .I1(or_ln134_171_fu_28210_p3[4]),
        .I2(or_ln134_185_fu_28398_p3[5]),
        .I3(x_assign_277_reg_36049[5]),
        .I4(or_ln134_186_fu_28404_p3[4]),
        .I5(or_ln134_185_fu_28398_p3[4]),
        .O(\xor_ln124_382_reg_36142[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[7]_i_1 
       (.I0(\xor_ln124_382_reg_36142_reg[7]_0 [7]),
        .I1(\xor_ln124_382_reg_36142_reg[7] [7]),
        .I2(or_ln134_174_fu_28228_p3[6]),
        .I3(\xor_ln124_382_reg_36142[7]_i_2_n_0 ),
        .I4(\xor_ln124_127_reg_33485_reg[7]_0 [7]),
        .I5(or_ln134_173_fu_28222_p3[5]),
        .O(\xor_ln124_318_reg_35390_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_382_reg_36142[7]_i_2 
       (.I0(x_assign_261_reg_36017[5]),
        .I1(x_assign_256_reg_35979[6]),
        .I2(x_assign_279_reg_36081[3]),
        .I3(x_assign_277_reg_36049[6]),
        .I4(or_ln134_186_fu_28404_p3[6]),
        .I5(or_ln134_185_fu_28398_p3[6]),
        .O(\xor_ln124_382_reg_36142[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[0]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [0]),
        .I1(q3_reg_i_281_0[0]),
        .I2(x_assign_271_reg_36189[0]),
        .I3(\xor_ln124_396_reg_36315[0]_i_2_n_0 ),
        .I4(x_assign_270_reg_36183[6]),
        .I5(x_assign_273_reg_36205[4]),
        .O(\reg_2444_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[0]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [0]),
        .I1(x_assign_270_reg_36183[0]),
        .I2(or_ln134_193_fu_29530_p3[0]),
        .I3(or_ln134_191_fu_29518_p3[1]),
        .I4(x_assign_290_reg_36253),
        .I5(or_ln134_191_fu_29518_p3[0]),
        .O(\xor_ln124_396_reg_36315[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[1]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [1]),
        .I1(q3_reg_i_281_0[1]),
        .I2(x_assign_271_reg_36189[1]),
        .I3(\xor_ln124_396_reg_36315[1]_i_2_n_0 ),
        .I4(x_assign_270_reg_36183[7]),
        .I5(x_assign_273_reg_36205[5]),
        .O(\reg_2444_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[1]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [1]),
        .I1(x_assign_270_reg_36183[1]),
        .I2(x_assign_291_reg_36269[0]),
        .I3(\xor_ln124_396_reg_36315_reg[3] [0]),
        .I4(or_ln134_192_fu_29524_p3[0]),
        .I5(or_ln134_191_fu_29518_p3[1]),
        .O(\xor_ln124_396_reg_36315[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[2]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [2]),
        .I1(q3_reg_i_281_0[2]),
        .I2(x_assign_271_reg_36189[2]),
        .I3(\xor_ln124_396_reg_36315[2]_i_2_n_0 ),
        .I4(q3_reg_i_294_0[0]),
        .I5(or_ln134_181_fu_29354_p3[0]),
        .O(\reg_2444_reg[4] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[2]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I1(x_assign_270_reg_36183[2]),
        .I2(x_assign_291_reg_36269[1]),
        .I3(\xor_ln124_396_reg_36315_reg[3] [1]),
        .I4(or_ln134_192_fu_29524_p3[1]),
        .I5(or_ln134_191_fu_29518_p3[2]),
        .O(\xor_ln124_396_reg_36315[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[3]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [3]),
        .I1(q3_reg_i_281_0[3]),
        .I2(x_assign_271_reg_36189[3]),
        .I3(\xor_ln124_396_reg_36315[3]_i_2_n_0 ),
        .I4(q3_reg_i_294_0[1]),
        .I5(or_ln134_181_fu_29354_p3[1]),
        .O(\reg_2444_reg[4] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[3]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [3]),
        .I1(x_assign_270_reg_36183[3]),
        .I2(x_assign_291_reg_36269[2]),
        .I3(\xor_ln124_396_reg_36315_reg[3] [2]),
        .I4(or_ln134_192_fu_29524_p3[2]),
        .I5(or_ln134_191_fu_29518_p3[3]),
        .O(\xor_ln124_396_reg_36315[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[4]_i_1 
       (.I0(\xor_ln124_127_reg_33485_reg[7]_0 [4]),
        .I1(q3_reg_i_281_0[4]),
        .I2(or_ln134_180_fu_29348_p3[4]),
        .I3(\xor_ln124_396_reg_36315[4]_i_2_n_0 ),
        .I4(q3_reg_i_294_0[2]),
        .I5(or_ln134_181_fu_29354_p3[2]),
        .O(\reg_2444_reg[4] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36315[4]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [4]),
        .I1(x_assign_270_reg_36183[4]),
        .I2(or_ln134_193_fu_29530_p3[4]),
        .I3(or_ln134_191_fu_29518_p3[5]),
        .I4(or_ln134_192_fu_29524_p3[3]),
        .I5(or_ln134_191_fu_29518_p3[4]),
        .O(\xor_ln124_396_reg_36315[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[1]_i_1 
       (.I0(q0_reg_i_249_0[1]),
        .I1(q0_reg_i_249_1[1]),
        .I2(x_assign_273_reg_36205[1]),
        .I3(\xor_ln124_398_reg_36325[1]_i_2_n_0 ),
        .I4(x_assign_270_reg_36183[7]),
        .I5(x_assign_273_reg_36205[5]),
        .O(\reg_2452_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[1]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [1]),
        .I1(q0_reg_i_158_0[1]),
        .I2(x_assign_291_reg_36269[0]),
        .I3(\xor_ln124_396_reg_36315_reg[3] [0]),
        .I4(or_ln134_193_fu_29530_p3[0]),
        .I5(x_assign_288_reg_36231[0]),
        .O(\xor_ln124_398_reg_36325[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[2]_i_1 
       (.I0(q0_reg_i_249_0[2]),
        .I1(q0_reg_i_249_1[2]),
        .I2(x_assign_273_reg_36205[2]),
        .I3(\xor_ln124_398_reg_36325[2]_i_2_n_0 ),
        .I4(q3_reg_i_294_0[0]),
        .I5(or_ln134_181_fu_29354_p3[0]),
        .O(\reg_2452_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[2]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I1(q0_reg_i_158_0[2]),
        .I2(x_assign_291_reg_36269[1]),
        .I3(\xor_ln124_396_reg_36315_reg[3] [1]),
        .I4(or_ln134_193_fu_29530_p3[1]),
        .I5(q0_reg_i_147_0[0]),
        .O(\xor_ln124_398_reg_36325[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[6]_i_1 
       (.I0(q0_reg_i_249_0[6]),
        .I1(q0_reg_i_249_1[6]),
        .I2(x_assign_273_reg_36205[4]),
        .I3(\xor_ln124_398_reg_36325[6]_i_2_n_0 ),
        .I4(x_assign_270_reg_36183[4]),
        .I5(or_ln134_181_fu_29354_p3[4]),
        .O(\reg_2452_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_398_reg_36325[6]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [6]),
        .I1(or_ln134_179_fu_29342_p3[0]),
        .I2(or_ln134_193_fu_29530_p3[6]),
        .I3(or_ln134_191_fu_29518_p3[7]),
        .I4(or_ln134_193_fu_29530_p3[5]),
        .I5(x_assign_288_reg_36231[2]),
        .O(\xor_ln124_398_reg_36325[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36587[0]_i_1 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [0]),
        .I1(\xor_ln124_405_reg_36587_reg[7] [0]),
        .I2(x_assign_297_reg_36556[0]),
        .I3(\xor_ln124_405_reg_36587_reg[3] [0]),
        .I4(or_ln134_195_fu_31283_p3[0]),
        .I5(x_assign_295_reg_36540[0]),
        .O(\reg_2489_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36587[1]_i_1 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [1]),
        .I1(\xor_ln124_405_reg_36587_reg[7] [1]),
        .I2(x_assign_297_reg_36556[1]),
        .I3(\xor_ln124_405_reg_36587_reg[3] [1]),
        .I4(or_ln134_195_fu_31283_p3[1]),
        .I5(x_assign_295_reg_36540[1]),
        .O(\reg_2489_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36587[2]_i_1 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [2]),
        .I1(\xor_ln124_405_reg_36587_reg[7] [2]),
        .I2(x_assign_297_reg_36556[2]),
        .I3(\xor_ln124_405_reg_36587_reg[3] [2]),
        .I4(or_ln134_195_fu_31283_p3[2]),
        .I5(or_ln134_196_fu_31289_p3[0]),
        .O(\reg_2489_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36587[3]_i_1 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [3]),
        .I1(\xor_ln124_405_reg_36587_reg[7] [3]),
        .I2(x_assign_297_reg_36556[3]),
        .I3(\xor_ln124_405_reg_36587_reg[3] [3]),
        .I4(or_ln134_195_fu_31283_p3[3]),
        .I5(or_ln134_196_fu_31289_p3[1]),
        .O(\reg_2489_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36587[4]_i_1 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [4]),
        .I1(\xor_ln124_405_reg_36587_reg[7] [4]),
        .I2(or_ln134_197_fu_31295_p3[0]),
        .I3(or_ln134_195_fu_31283_p3[6]),
        .I4(or_ln134_195_fu_31283_p3[4]),
        .I5(or_ln134_196_fu_31289_p3[2]),
        .O(\reg_2489_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36587[5]_i_1 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [5]),
        .I1(\xor_ln124_405_reg_36587_reg[7] [5]),
        .I2(or_ln134_197_fu_31295_p3[1]),
        .I3(or_ln134_195_fu_31283_p3[7]),
        .I4(or_ln134_195_fu_31283_p3[5]),
        .I5(or_ln134_196_fu_31289_p3[3]),
        .O(\reg_2489_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36587[6]_i_1 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [6]),
        .I1(\xor_ln124_405_reg_36587_reg[7] [6]),
        .I2(x_assign_297_reg_36556[4]),
        .I3(or_ln134_195_fu_31283_p3[0]),
        .I4(or_ln134_195_fu_31283_p3[6]),
        .I5(or_ln134_196_fu_31289_p3[4]),
        .O(\reg_2489_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36587[7]_i_1 
       (.I0(\xor_ln124_251_reg_34724_reg[7]_0 [7]),
        .I1(\xor_ln124_405_reg_36587_reg[7] [7]),
        .I2(x_assign_297_reg_36556[5]),
        .I3(or_ln134_195_fu_31283_p3[1]),
        .I4(or_ln134_195_fu_31283_p3[7]),
        .I5(or_ln134_196_fu_31289_p3[5]),
        .O(\reg_2489_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[1]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [1]),
        .I1(\xor_ln124_425_reg_36508_reg[7]_0 [1]),
        .I2(x_assign_283_reg_36372[5]),
        .I3(x_assign_280_reg_36350[5]),
        .I4(x_assign_280_reg_36350[1]),
        .I5(x_assign_285_reg_36388[1]),
        .O(\reg_2412_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[3]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [3]),
        .I1(\xor_ln124_425_reg_36508_reg[7]_0 [3]),
        .I2(or_ln134_188_fu_30481_p3[1]),
        .I3(or_ln134_187_fu_30475_p3[1]),
        .I4(x_assign_280_reg_36350[3]),
        .I5(x_assign_285_reg_36388[3]),
        .O(\reg_2412_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[4]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [4]),
        .I1(\xor_ln124_425_reg_36508_reg[7]_0 [4]),
        .I2(or_ln134_188_fu_30481_p3[2]),
        .I3(or_ln134_187_fu_30475_p3[2]),
        .I4(or_ln134_187_fu_30475_p3[4]),
        .I5(or_ln134_189_fu_30487_p3[0]),
        .O(\reg_2412_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[5]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [5]),
        .I1(\xor_ln124_425_reg_36508_reg[7]_0 [5]),
        .I2(or_ln134_188_fu_30481_p3[3]),
        .I3(or_ln134_187_fu_30475_p3[3]),
        .I4(or_ln134_187_fu_30475_p3[5]),
        .I5(or_ln134_189_fu_30487_p3[1]),
        .O(\reg_2412_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[6]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [6]),
        .I1(\xor_ln124_425_reg_36508_reg[7]_0 [6]),
        .I2(or_ln134_188_fu_30481_p3[4]),
        .I3(or_ln134_187_fu_30475_p3[4]),
        .I4(x_assign_280_reg_36350[4]),
        .I5(x_assign_285_reg_36388[4]),
        .O(\reg_2412_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36508[7]_i_2 
       (.I0(\xor_ln124_425_reg_36508_reg[7] [7]),
        .I1(\xor_ln124_425_reg_36508_reg[7]_0 [7]),
        .I2(or_ln134_188_fu_30481_p3[5]),
        .I3(or_ln134_187_fu_30475_p3[5]),
        .I4(x_assign_280_reg_36350[5]),
        .I5(x_assign_285_reg_36388[5]),
        .O(\reg_2412_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32610[0]_i_1 
       (.I0(\xor_ln124_44_reg_32610_reg[7] [0]),
        .I1(\xor_ln124_219_reg_34463_reg[7] [0]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I4(q5_reg_0[7]),
        .I5(q4_reg_1[6]),
        .O(\xor_ln124_20_reg_32455_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32610[1]_i_1 
       (.I0(\xor_ln124_44_reg_32610_reg[7] [1]),
        .I1(\xor_ln124_219_reg_34463_reg[7] [1]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I4(q5_reg_0[0]),
        .I5(q4_reg_1[0]),
        .O(\xor_ln124_20_reg_32455_reg[7] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_44_reg_32610[2]_i_1 
       (.I0(q4_reg_1[6]),
        .I1(\xor_ln124_44_reg_32610[2]_i_2_n_0 ),
        .I2(\xor_ln124_219_reg_34463_reg[7] [2]),
        .I3(\xor_ln124_44_reg_32610_reg[7] [2]),
        .I4(q4_reg_1[1]),
        .O(\xor_ln124_20_reg_32455_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32610[2]_i_2 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [0]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I2(q5_reg_0[1]),
        .I3(q5_reg_0[7]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[0]),
        .O(\xor_ln124_44_reg_32610[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_44_reg_32610[3]_i_1 
       (.I0(q4_reg_1[2]),
        .I1(\xor_ln124_44_reg_32610[3]_i_2_n_0 ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I3(\xor_ln124_44_reg_32610_reg[7] [3]),
        .I4(\xor_ln124_219_reg_34463_reg[7] [3]),
        .O(\xor_ln124_20_reg_32455_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32610[3]_i_2 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I2(q4_reg_1[6]),
        .I3(q5_reg_0[2]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[1]),
        .O(\xor_ln124_44_reg_32610[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_44_reg_32610[4]_i_1 
       (.I0(clefia_s1_q6),
        .I1(\xor_ln124_44_reg_32610[4]_i_2_n_0 ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I3(\xor_ln124_44_reg_32610_reg[7] [4]),
        .I4(\xor_ln124_219_reg_34463_reg[7] [4]),
        .O(\xor_ln124_20_reg_32455_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32610[4]_i_2 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [2]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I2(q4_reg_1[6]),
        .I3(q5_reg_0[3]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[2]),
        .O(\xor_ln124_44_reg_32610[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32610[5]_i_1 
       (.I0(\xor_ln124_44_reg_32610_reg[7] [5]),
        .I1(q5_reg_0[4]),
        .I2(\xor_ln124_44_reg_32610_reg[5] ),
        .I3(q5_reg_1),
        .I4(q4_reg_1[3]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [5]),
        .O(\xor_ln124_20_reg_32455_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32610[6]_i_1 
       (.I0(\xor_ln124_44_reg_32610_reg[7] [6]),
        .I1(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I2(q5_reg_0[4]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [4]),
        .I4(q5_reg_0[5]),
        .I5(q4_reg_1[4]),
        .O(\xor_ln124_20_reg_32455_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32610[7]_i_1 
       (.I0(\xor_ln124_44_reg_32610_reg[7] [7]),
        .I1(\xor_ln124_219_reg_34463_reg[7] [7]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [5]),
        .I4(q5_reg_0[6]),
        .I5(q4_reg_1[5]),
        .O(\xor_ln124_20_reg_32455_reg[7] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_45_reg_32616[3]_i_1 
       (.I0(clefia_s1_q6),
        .I1(\xor_ln124_45_reg_32616[3]_i_2_n_0 ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I3(\xor_ln124_45_reg_32616_reg[4] [0]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [6]),
        .O(q4_reg_14[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32616[3]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_219_reg_34463_reg[7] [2]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [7]),
        .I4(q5_reg_0[1]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [2]),
        .O(\xor_ln124_45_reg_32616[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_45_reg_32616[4]_i_1 
       (.I0(q4_reg_1[3]),
        .I1(\xor_ln124_45_reg_32616[4]_i_2_n_0 ),
        .I2(\xor_ln124_254_reg_34742_reg[4] [2]),
        .I3(\xor_ln124_45_reg_32616_reg[4] [1]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [6]),
        .O(q4_reg_14[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32616[4]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_219_reg_34463_reg[7] [3]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [7]),
        .I4(q5_reg_0[2]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [3]),
        .O(\xor_ln124_45_reg_32616[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32622[0]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [0]),
        .I1(\xor_ln124_46_reg_32622_reg[7] [0]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I4(q4_reg_1[5]),
        .I5(q4_reg_1[6]),
        .O(q4_reg_3[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32622[1]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [1]),
        .I1(\xor_ln124_46_reg_32622_reg[7] [1]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [7]),
        .I4(q4_reg_1[6]),
        .I5(q4_reg_1[0]),
        .O(q4_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_46_reg_32622[2]_i_1 
       (.I0(q4_reg_1[0]),
        .I1(\xor_ln124_46_reg_32622[2]_i_2_n_0 ),
        .I2(q4_reg_1[1]),
        .I3(\xor_ln124_46_reg_32622_reg[7] [2]),
        .I4(q4_reg_1[6]),
        .O(q4_reg_3[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32622[2]_i_2 
       (.I0(q5_reg_0[1]),
        .I1(q5_reg_0[7]),
        .I2(q4_reg_1[5]),
        .I3(\xor_ln124_254_reg_34742_reg[4] [2]),
        .I4(\xor_ln124_219_reg_34463_reg[7] [6]),
        .I5(\xor_ln124_219_reg_34463_reg[7] [0]),
        .O(\xor_ln124_46_reg_32622[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_46_reg_32622[3]_i_1 
       (.I0(q4_reg_1[1]),
        .I1(\xor_ln124_46_reg_32622_reg[3] ),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_46_reg_32622_reg[7] [3]),
        .I4(q4_reg_1[2]),
        .O(q4_reg_3[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_46_reg_32622[4]_i_1 
       (.I0(q4_reg_1[2]),
        .I1(\xor_ln124_46_reg_32622_reg[4] ),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_46_reg_32622_reg[7] [4]),
        .I4(clefia_s1_q6),
        .O(q4_reg_3[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32622[5]_i_1 
       (.I0(\xor_ln124_46_reg_32622_reg[7] [5]),
        .I1(\xor_ln124_254_reg_34742_reg[4] [5]),
        .I2(q5_reg_0[4]),
        .I3(q4_reg_1[3]),
        .I4(\xor_ln124_46_reg_32622_reg[5] ),
        .I5(q4_reg_4),
        .O(q4_reg_3[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32622[6]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [6]),
        .I1(\xor_ln124_46_reg_32622_reg[7] [6]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [4]),
        .I4(q4_reg_1[3]),
        .I5(q4_reg_1[4]),
        .O(q4_reg_3[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32622[7]_i_1 
       (.I0(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I1(\xor_ln124_46_reg_32622_reg[7] [7]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [5]),
        .I4(q4_reg_1[4]),
        .I5(q4_reg_1[5]),
        .O(q4_reg_3[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_47_reg_32628[3]_i_1 
       (.I0(\xor_ln124_47_reg_32628_reg[3] ),
        .I1(\xor_ln124_47_reg_32628_reg[3]_0 ),
        .I2(q4_reg_1[6]),
        .I3(q5_reg_0[3]),
        .I4(q4_reg_1[5]),
        .O(D));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[3]_i_1 
       (.I0(q5_reg_0[3]),
        .I1(\xor_ln124_61_reg_32728_reg[5] [0]),
        .I2(\xor_ln124_61_reg_32728_reg[3] ),
        .I3(\xor_ln124_61_reg_32728_reg[3]_0 ),
        .I4(q4_reg_0[6]),
        .I5(q4_reg_0[7]),
        .O(q5_reg_10[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[4]_i_1 
       (.I0(q5_reg_0[4]),
        .I1(\xor_ln124_61_reg_32728_reg[5] [1]),
        .I2(\xor_ln124_61_reg_32728_reg[4] ),
        .I3(\xor_ln124_61_reg_32728_reg[4]_0 ),
        .I4(q4_reg_0[6]),
        .I5(q4_reg_0[7]),
        .O(q5_reg_10[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_32728[5]_i_2 
       (.I0(q4_reg_0[7]),
        .I1(q5_reg_0[5]),
        .I2(\xor_ln124_61_reg_32728_reg[5] [1]),
        .I3(\xor_ln124_219_reg_34463_reg[7] [4]),
        .I4(q4_reg_0[3]),
        .I5(\xor_ln124_61_reg_32728_reg[5] [2]),
        .O(q4_reg_19));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[2]_i_3 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_63_reg_32734_reg[4] [0]),
        .I3(\xor_ln124_63_reg_32734_reg[4]_0 [0]),
        .I4(\xor_ln124_254_reg_34742_reg[4] [7]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [1]),
        .O(q5_reg_11));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[3]_i_3 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_63_reg_32734_reg[4] [1]),
        .I3(\xor_ln124_63_reg_32734_reg[4]_0 [1]),
        .I4(q5_reg_0[1]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [2]),
        .O(q5_reg_13));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_32734[4]_i_3 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_63_reg_32734_reg[4] [2]),
        .I3(\xor_ln124_63_reg_32734_reg[4]_0 [2]),
        .I4(q5_reg_0[2]),
        .I5(\xor_ln124_254_reg_34742_reg[4] [3]),
        .O(q5_reg_12));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[4]_i_1 
       (.I0(\xor_ln124_318_reg_35390_reg[7]_1 [4]),
        .I1(q3_reg_i_84__0_0[4]),
        .I2(or_ln134_22_reg_32832[4]),
        .I3(\xor_ln124_77_reg_32927[4]_i_2_n_0 ),
        .I4(or_ln134_22_reg_32832[6]),
        .I5(x_assign_31_reg_32808[4]),
        .O(\reg_2419_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[4]_i_2 
       (.I0(\xor_ln124_172_reg_34039_reg[7] [4]),
        .I1(or_ln134_21_reg_32826[2]),
        .I2(or_ln134_32_fu_6823_p3[4]),
        .I3(\xor_ln124_77_reg_32927_reg[4] [2]),
        .I4(x_assign_49_reg_32844[4]),
        .I5(or_ln134_33_fu_6829_p3[4]),
        .O(\xor_ln124_77_reg_32927[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[5]_i_1 
       (.I0(\xor_ln124_318_reg_35390_reg[7]_1 [5]),
        .I1(q3_reg_i_84__0_0[5]),
        .I2(or_ln134_22_reg_32832[5]),
        .I3(\xor_ln124_77_reg_32927[5]_i_2_n_0 ),
        .I4(or_ln134_22_reg_32832[7]),
        .I5(x_assign_31_reg_32808[5]),
        .O(\reg_2419_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_32927[5]_i_2 
       (.I0(\xor_ln124_172_reg_34039_reg[7] [5]),
        .I1(or_ln134_21_reg_32826[3]),
        .I2(or_ln134_32_fu_6823_p3[5]),
        .I3(x_assign_49_reg_32844[4]),
        .I4(x_assign_49_reg_32844[5]),
        .I5(or_ln134_33_fu_6829_p3[5]),
        .O(\xor_ln124_77_reg_32927[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[2]_i_1 
       (.I0(q0_reg_i_189_0[2]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [2]),
        .I2(or_ln134_22_reg_32832[2]),
        .I3(\xor_ln124_79_reg_32937[2]_i_2_n_0 ),
        .I4(x_assign_28_reg_32790[2]),
        .I5(x_assign_33_reg_32820[2]),
        .O(\xor_ln124_15_reg_32413_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[2]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [2]),
        .I1(or_ln134_21_reg_32826[0]),
        .I2(or_ln134_33_fu_6829_p3[1]),
        .I3(or_ln134_34_fu_6835_p3[2]),
        .I4(x_assign_49_reg_32844[2]),
        .I5(x_assign_51_reg_32876[1]),
        .O(\xor_ln124_79_reg_32937[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[6]_i_1 
       (.I0(q0_reg_i_189_0[6]),
        .I1(\xor_ln124_125_reg_33475_reg[7]_0 [6]),
        .I2(or_ln134_22_reg_32832[6]),
        .I3(\xor_ln124_79_reg_32937[6]_i_2_n_0 ),
        .I4(x_assign_28_reg_32790[6]),
        .I5(x_assign_33_reg_32820[4]),
        .O(\xor_ln124_15_reg_32413_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_32937[6]_i_2 
       (.I0(\xor_ln124_158_reg_33861_reg[7] [6]),
        .I1(or_ln134_21_reg_32826[4]),
        .I2(or_ln134_33_fu_6829_p3[5]),
        .I3(or_ln134_34_fu_6835_p3[6]),
        .I4(x_assign_49_reg_32844[6]),
        .I5(or_ln134_33_fu_6829_p3[6]),
        .O(\xor_ln124_79_reg_32937[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[2]_i_1 
       (.I0(\xor_ln124_318_reg_35390_reg[7]_1 [2]),
        .I1(\xor_ln124_93_reg_33099_reg[7]_0 [2]),
        .I2(or_ln134_30_reg_33004[2]),
        .I3(\xor_ln124_93_reg_33099[2]_i_2_n_0 ),
        .I4(x_assign_43_reg_32980[2]),
        .I5(q3_reg_i_117_0[2]),
        .O(\reg_2419_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[2]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [2]),
        .I1(or_ln134_29_reg_32998[0]),
        .I2(x_assign_63_reg_33048[1]),
        .I3(x_assign_61_reg_33016[2]),
        .I4(or_ln134_40_fu_7955_p3[2]),
        .I5(q3_reg_i_31__0_0[0]),
        .O(\xor_ln124_93_reg_33099[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[5]_i_1 
       (.I0(\xor_ln124_318_reg_35390_reg[7]_1 [5]),
        .I1(\xor_ln124_93_reg_33099_reg[7]_0 [5]),
        .I2(or_ln134_30_reg_33004[5]),
        .I3(\xor_ln124_93_reg_33099[5]_i_2_n_0 ),
        .I4(x_assign_43_reg_32980[5]),
        .I5(or_ln134_30_reg_33004[7]),
        .O(\reg_2419_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[5]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [5]),
        .I1(or_ln134_29_reg_32998[3]),
        .I2(or_ln134_41_fu_7961_p3[5]),
        .I3(x_assign_61_reg_33016[5]),
        .I4(or_ln134_40_fu_7955_p3[5]),
        .I5(x_assign_61_reg_33016[4]),
        .O(\xor_ln124_93_reg_33099[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[7]_i_1 
       (.I0(\xor_ln124_318_reg_35390_reg[7]_1 [7]),
        .I1(\xor_ln124_93_reg_33099_reg[7]_0 [7]),
        .I2(or_ln134_30_reg_33004[7]),
        .I3(\xor_ln124_93_reg_33099[7]_i_2_n_0 ),
        .I4(x_assign_43_reg_32980[7]),
        .I5(or_ln134_30_reg_33004[1]),
        .O(\reg_2419_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33099[7]_i_2 
       (.I0(\xor_ln124_203_reg_34335_reg[7] [7]),
        .I1(or_ln134_29_reg_32998[5]),
        .I2(x_assign_63_reg_33048[3]),
        .I3(x_assign_61_reg_33016[7]),
        .I4(or_ln134_40_fu_7955_p3[7]),
        .I5(x_assign_61_reg_33016[6]),
        .O(\xor_ln124_93_reg_33099[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[3]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [3]),
        .I1(\xor_ln124_95_reg_33109_reg[7]_0 [3]),
        .I2(or_ln134_30_reg_33004[3]),
        .I3(\xor_ln124_95_reg_33109[3]_i_2_n_0 ),
        .I4(x_assign_40_reg_32962[3]),
        .I5(x_assign_45_reg_32992[3]),
        .O(\reg_2435_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[3]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [3]),
        .I1(or_ln134_29_reg_32998[1]),
        .I2(x_assign_63_reg_33048[2]),
        .I3(x_assign_61_reg_33016[3]),
        .I4(or_ln134_42_fu_7967_p3[3]),
        .I5(or_ln134_41_fu_7961_p3[2]),
        .O(\xor_ln124_95_reg_33109[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[6]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [6]),
        .I1(\xor_ln124_95_reg_33109_reg[7]_0 [6]),
        .I2(or_ln134_30_reg_33004[6]),
        .I3(\xor_ln124_95_reg_33109[6]_i_2_n_0 ),
        .I4(x_assign_40_reg_32962[6]),
        .I5(x_assign_45_reg_32992[4]),
        .O(\reg_2435_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[6]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [6]),
        .I1(or_ln134_29_reg_32998[4]),
        .I2(or_ln134_41_fu_7961_p3[6]),
        .I3(x_assign_61_reg_33016[6]),
        .I4(or_ln134_42_fu_7967_p3[6]),
        .I5(or_ln134_41_fu_7961_p3[5]),
        .O(\xor_ln124_95_reg_33109[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[7]_i_1 
       (.I0(\xor_ln124_125_reg_33475_reg[7]_0 [7]),
        .I1(\xor_ln124_95_reg_33109_reg[7]_0 [7]),
        .I2(or_ln134_30_reg_33004[7]),
        .I3(\xor_ln124_95_reg_33109[7]_i_2_n_0 ),
        .I4(x_assign_40_reg_32962[7]),
        .I5(x_assign_45_reg_32992[5]),
        .O(\reg_2435_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_33109[7]_i_2 
       (.I0(\xor_ln124_382_reg_36142_reg[7] [7]),
        .I1(or_ln134_29_reg_32998[5]),
        .I2(x_assign_63_reg_33048[3]),
        .I3(x_assign_61_reg_33016[7]),
        .I4(or_ln134_42_fu_7967_p3[7]),
        .I5(or_ln134_41_fu_7961_p3[6]),
        .O(\xor_ln124_95_reg_33109[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \z_102_reg_34487[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\reg_2405_reg[0] [8]),
        .O(clefia_s1_address413_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi
   (ADDRBWRADDR,
    \xor_ln124_21_reg_32497_reg[7] ,
    D,
    pt_q0,
    \or_ln134_9_reg_32445_reg[7] ,
    \trunc_ln134_17_reg_32242_reg[6] ,
    \trunc_ln134_10_reg_32267_reg[6] ,
    \reg_2405_reg[7] ,
    \reg_2398_reg[7] ,
    \x_assign_6_reg_32175_reg[7] ,
    \reg_2388_reg[7] ,
    pt_ce01540_out,
    ct_address0129_out,
    ct_address0130_out,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[13] ,
    clefia_s0_ce6,
    E,
    \ap_CS_fsm_reg[15] ,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[6] ,
    ct_address01,
    clefia_s1_ce6,
    ap_enable_reg_pp0_iter3_reg,
    ap_enable_reg_pp0_iter0_reg_reg,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    \ap_CS_fsm_reg[4] ,
    ap_enable_reg_pp0_iter0_reg_reg_1,
    \ap_CS_fsm_reg[7] ,
    ap_enable_reg_pp0_iter0_reg_reg_2,
    ap_enable_reg_pp0_iter3_reg_0,
    ap_enable_reg_pp0_iter0_reg_reg_3,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg_reg_4,
    clefia_s0_ce4,
    clefia_s1_ce5,
    ap_enable_reg_pp0_iter0_reg_reg_5,
    \x_assign_295_reg_36540_reg[6] ,
    \x_assign_295_reg_36540_reg[7] ,
    \trunc_ln134_494_reg_36546_reg[1] ,
    \trunc_ln134_494_reg_36546_reg[2] ,
    \trunc_ln134_494_reg_36546_reg[3] ,
    \trunc_ln134_494_reg_36546_reg[4] ,
    \trunc_ln134_494_reg_36546_reg[5] ,
    xor_ln124_403_fu_31328_p2,
    \x_assign_270_reg_36183_reg[5] ,
    \x_assign_270_reg_36183_reg[4] ,
    \x_assign_270_reg_36183_reg[1] ,
    \x_assign_270_reg_36183_reg[0] ,
    int_ap_start_reg_0,
    s_axi_control_RDATA,
    s_axi_control_WREADY,
    s_axi_control_ARREADY,
    s_axi_control_AWREADY,
    s_axi_control_BVALID,
    s_axi_control_RVALID,
    interrupt,
    Q,
    q4_reg,
    q4_reg_0,
    clefia_s0_address61,
    q3_reg,
    q3_reg_0,
    \xor_ln124_23_reg_32584_reg[7] ,
    \xor_ln124_23_reg_32584_reg[7]_0 ,
    \xor_ln124_5_reg_32328_reg[7] ,
    \xor_ln124_22_reg_32537_reg[7] ,
    \xor_ln124_22_reg_32537_reg[7]_0 ,
    \xor_ln124_22_reg_32537_reg[7]_1 ,
    \xor_ln124_22_reg_32537_reg[7]_2 ,
    \xor_ln124_21_reg_32497_reg[7]_0 ,
    \xor_ln124_21_reg_32497_reg[7]_1 ,
    \xor_ln124_21_reg_32497_reg[7]_2 ,
    \xor_ln124_20_reg_32455_reg[7] ,
    \xor_ln124_20_reg_32455_reg[7]_0 ,
    \xor_ln124_20_reg_32455_reg[7]_1 ,
    \xor_ln124_20_reg_32455_reg[7]_2 ,
    \xor_ln124_15_reg_32413_reg[7] ,
    x_assign_6_reg_32175,
    x_assign_2_reg_32113,
    \xor_ln124_15_reg_32413_reg[7]_0 ,
    \xor_ln124_15_reg_32413_reg[7]_1 ,
    \xor_ln124_14_reg_32381_reg[7] ,
    x_assign_s_reg_32144,
    or_ln_fu_3477_p3,
    x_assign_1_reg_32201,
    \xor_ln124_11_reg_32355_reg[7] ,
    \xor_ln124_11_reg_32355_reg[7]_0 ,
    \xor_ln124_11_reg_32355_reg[7]_1 ,
    q4_reg_1,
    q4_reg_2,
    q3_reg_1,
    q3_reg_2,
    \xor_ln124_14_reg_32381_reg[4] ,
    \xor_ln124_5_reg_32328_reg[4] ,
    \xor_ln124_5_reg_32328_reg[4]_0 ,
    ap_enable_reg_pp0_iter4,
    mem_reg_0_3_7_7_i_1,
    ct_address0127_out,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter0_reg,
    reg_23921,
    reg_2392133_out,
    reg_24271,
    reg_2427118_out,
    reg_24121,
    reg_2412120_out,
    reg_2398132_out,
    reg_23981,
    reg_2398124_out,
    reg_2419119_out,
    reg_24191,
    reg_24051,
    reg_2405121_out,
    clefia_s1_address2112_out,
    clefia_s1_address2111_out,
    ce24,
    p_40_in,
    reg_2435115_out,
    reg_24351,
    reg_2435114_out,
    ct_ce08,
    mem_reg_0_3_7_7_i_1_0,
    mem_reg_0_3_7_7_i_1_1,
    mem_reg_0_3_7_7_i_5,
    mem_reg_0_3_7_7_i_5_0,
    mem_reg_0_3_7_7_i_5_1,
    mem_reg_0_3_7_7_i_1_2,
    mem_reg_0_3_7_7_i_1_3,
    mem_reg_0_3_7_7_i_1_4,
    mem_reg_0_3_7_7_i_5_2,
    mem_reg_0_3_7_7_i_5_3,
    mem_reg_0_3_7_7_i_5_4,
    x_assign_295_reg_36540,
    or_ln134_195_fu_31283_p3,
    q3_reg_i_54,
    q3_reg_i_54_0,
    or_ln134_196_fu_31289_p3,
    x_assign_294_reg_36534,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    x_assign_270_reg_36183,
    or_ln134_192_fu_29524_p3,
    or_ln134_191_fu_29518_p3,
    mem_reg_0_3_7_7_i_3,
    x_assign_288_reg_36231,
    mem_reg_0_3_7_7_i_7,
    or_ln134_179_fu_29342_p3,
    or_ln134_180_fu_29348_p3,
    x_assign_290_reg_36253,
    x_assign_271_reg_36189,
    mem_reg_0_3_7_7_i_1_5,
    mem_reg_0_3_7_7_i_1_6,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY);
  output [7:0]ADDRBWRADDR;
  output [7:0]\xor_ln124_21_reg_32497_reg[7] ;
  output [7:0]D;
  output [7:0]pt_q0;
  output [7:0]\or_ln134_9_reg_32445_reg[7] ;
  output [7:0]\trunc_ln134_17_reg_32242_reg[6] ;
  output [7:0]\trunc_ln134_10_reg_32267_reg[6] ;
  output [7:0]\reg_2405_reg[7] ;
  output [7:0]\reg_2398_reg[7] ;
  output [7:0]\x_assign_6_reg_32175_reg[7] ;
  output [7:0]\reg_2388_reg[7] ;
  output pt_ce01540_out;
  output ct_address0129_out;
  output ct_address0130_out;
  output ap_rst_n_inv;
  output [2:0]\ap_CS_fsm_reg[13] ;
  output clefia_s0_ce6;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[15] ;
  output ap_enable_reg_pp0_iter0;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output ct_address01;
  output clefia_s1_ce6;
  output [0:0]ap_enable_reg_pp0_iter3_reg;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_1;
  output [0:0]\ap_CS_fsm_reg[7] ;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_2;
  output [0:0]ap_enable_reg_pp0_iter3_reg_0;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_3;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_4;
  output clefia_s0_ce4;
  output clefia_s1_ce5;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_5;
  output \x_assign_295_reg_36540_reg[6] ;
  output \x_assign_295_reg_36540_reg[7] ;
  output \trunc_ln134_494_reg_36546_reg[1] ;
  output \trunc_ln134_494_reg_36546_reg[2] ;
  output \trunc_ln134_494_reg_36546_reg[3] ;
  output \trunc_ln134_494_reg_36546_reg[4] ;
  output \trunc_ln134_494_reg_36546_reg[5] ;
  output [0:0]xor_ln124_403_fu_31328_p2;
  output \x_assign_270_reg_36183_reg[5] ;
  output \x_assign_270_reg_36183_reg[4] ;
  output \x_assign_270_reg_36183_reg[1] ;
  output \x_assign_270_reg_36183_reg[0] ;
  output int_ap_start_reg_0;
  output [31:0]s_axi_control_RDATA;
  output s_axi_control_WREADY;
  output s_axi_control_ARREADY;
  output s_axi_control_AWREADY;
  output s_axi_control_BVALID;
  output s_axi_control_RVALID;
  output interrupt;
  input [15:0]Q;
  input [7:0]q4_reg;
  input [7:0]q4_reg_0;
  input clefia_s0_address61;
  input [7:0]q3_reg;
  input [7:0]q3_reg_0;
  input [7:0]\xor_ln124_23_reg_32584_reg[7] ;
  input [7:0]\xor_ln124_23_reg_32584_reg[7]_0 ;
  input [7:0]\xor_ln124_5_reg_32328_reg[7] ;
  input [7:0]\xor_ln124_22_reg_32537_reg[7] ;
  input [7:0]\xor_ln124_22_reg_32537_reg[7]_0 ;
  input [7:0]\xor_ln124_22_reg_32537_reg[7]_1 ;
  input [7:0]\xor_ln124_22_reg_32537_reg[7]_2 ;
  input [7:0]\xor_ln124_21_reg_32497_reg[7]_0 ;
  input [7:0]\xor_ln124_21_reg_32497_reg[7]_1 ;
  input [7:0]\xor_ln124_21_reg_32497_reg[7]_2 ;
  input [7:0]\xor_ln124_20_reg_32455_reg[7] ;
  input [7:0]\xor_ln124_20_reg_32455_reg[7]_0 ;
  input [7:0]\xor_ln124_20_reg_32455_reg[7]_1 ;
  input [7:0]\xor_ln124_20_reg_32455_reg[7]_2 ;
  input [7:0]\xor_ln124_15_reg_32413_reg[7] ;
  input [7:0]x_assign_6_reg_32175;
  input [7:0]x_assign_2_reg_32113;
  input [7:0]\xor_ln124_15_reg_32413_reg[7]_0 ;
  input [7:0]\xor_ln124_15_reg_32413_reg[7]_1 ;
  input [7:0]\xor_ln124_14_reg_32381_reg[7] ;
  input [3:0]x_assign_s_reg_32144;
  input [6:0]or_ln_fu_3477_p3;
  input [7:0]x_assign_1_reg_32201;
  input [7:0]\xor_ln124_11_reg_32355_reg[7] ;
  input [7:0]\xor_ln124_11_reg_32355_reg[7]_0 ;
  input [7:0]\xor_ln124_11_reg_32355_reg[7]_1 ;
  input [7:0]q4_reg_1;
  input [7:0]q4_reg_2;
  input [7:0]q3_reg_1;
  input [7:0]q3_reg_2;
  input [2:0]\xor_ln124_14_reg_32381_reg[4] ;
  input [2:0]\xor_ln124_5_reg_32328_reg[4] ;
  input [2:0]\xor_ln124_5_reg_32328_reg[4]_0 ;
  input ap_enable_reg_pp0_iter4;
  input [7:0]mem_reg_0_3_7_7_i_1;
  input ct_address0127_out;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter0_reg;
  input reg_23921;
  input reg_2392133_out;
  input reg_24271;
  input reg_2427118_out;
  input reg_24121;
  input reg_2412120_out;
  input reg_2398132_out;
  input reg_23981;
  input reg_2398124_out;
  input reg_2419119_out;
  input reg_24191;
  input reg_24051;
  input reg_2405121_out;
  input clefia_s1_address2112_out;
  input clefia_s1_address2111_out;
  input ce24;
  input p_40_in;
  input reg_2435115_out;
  input reg_24351;
  input reg_2435114_out;
  input ct_ce08;
  input [7:0]mem_reg_0_3_7_7_i_1_0;
  input [7:0]mem_reg_0_3_7_7_i_1_1;
  input [7:0]mem_reg_0_3_7_7_i_5;
  input [7:0]mem_reg_0_3_7_7_i_5_0;
  input [7:0]mem_reg_0_3_7_7_i_5_1;
  input [7:0]mem_reg_0_3_7_7_i_1_2;
  input [7:0]mem_reg_0_3_7_7_i_1_3;
  input [7:0]mem_reg_0_3_7_7_i_1_4;
  input [7:0]mem_reg_0_3_7_7_i_5_2;
  input [7:0]mem_reg_0_3_7_7_i_5_3;
  input [7:0]mem_reg_0_3_7_7_i_5_4;
  input [5:0]x_assign_295_reg_36540;
  input [7:0]or_ln134_195_fu_31283_p3;
  input [7:0]q3_reg_i_54;
  input [7:0]q3_reg_i_54_0;
  input [5:0]or_ln134_196_fu_31289_p3;
  input [7:0]x_assign_294_reg_36534;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [7:0]x_assign_270_reg_36183;
  input [6:0]or_ln134_192_fu_29524_p3;
  input [7:0]or_ln134_191_fu_29518_p3;
  input [7:0]mem_reg_0_3_7_7_i_3;
  input [7:0]x_assign_288_reg_36231;
  input [7:0]mem_reg_0_3_7_7_i_7;
  input [7:0]or_ln134_179_fu_29342_p3;
  input [5:0]or_ln134_180_fu_29348_p3;
  input [3:0]x_assign_290_reg_36253;
  input [5:0]x_assign_271_reg_36189;
  input [7:0]mem_reg_0_3_7_7_i_1_5;
  input [7:0]mem_reg_0_3_7_7_i_1_6;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire [2:0]\ap_CS_fsm_reg[13] ;
  wire [0:0]\ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_1;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_2;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_3;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_4;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_5;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire [0:0]ap_enable_reg_pp0_iter3_reg;
  wire [0:0]ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_idle;
  wire ap_ready;
  wire ap_reset_idle_pp0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire aw_hs;
  wire ce24;
  wire clefia_s0_address61;
  wire clefia_s0_ce4;
  wire clefia_s0_ce6;
  wire clefia_s1_address2111_out;
  wire clefia_s1_address2112_out;
  wire clefia_s1_ce5;
  wire clefia_s1_ce6;
  wire ct_address01;
  wire ct_address0127_out;
  wire ct_address0129_out;
  wire ct_address0130_out;
  wire ct_ce08;
  wire [1:0]data3;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_ct_n_17;
  wire int_ct_n_18;
  wire int_ct_n_19;
  wire int_ct_n_20;
  wire int_ct_n_21;
  wire int_ct_n_22;
  wire int_ct_n_23;
  wire int_ct_n_24;
  wire int_ct_n_25;
  wire int_ct_n_26;
  wire int_ct_n_27;
  wire int_ct_n_28;
  wire int_ct_n_29;
  wire int_ct_n_30;
  wire int_ct_n_31;
  wire int_ct_n_32;
  wire int_ct_n_33;
  wire int_ct_n_34;
  wire int_ct_n_35;
  wire int_ct_n_36;
  wire int_ct_n_37;
  wire int_ct_n_38;
  wire int_ct_n_39;
  wire int_ct_n_40;
  wire int_ct_n_41;
  wire int_ct_n_42;
  wire int_ct_n_43;
  wire int_ct_n_44;
  wire int_ct_n_45;
  wire int_ct_n_46;
  wire int_ct_n_47;
  wire int_ct_n_48;
  wire int_ct_read;
  wire int_ct_read0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_3_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire [1:0]int_pt_address1;
  wire int_pt_n_100;
  wire int_pt_n_101;
  wire int_pt_n_102;
  wire int_pt_n_103;
  wire int_pt_n_104;
  wire int_pt_n_105;
  wire int_pt_n_106;
  wire int_pt_n_107;
  wire int_pt_n_108;
  wire int_pt_n_109;
  wire int_pt_n_110;
  wire int_pt_n_111;
  wire int_pt_n_112;
  wire int_pt_n_113;
  wire int_pt_n_114;
  wire int_pt_n_115;
  wire int_pt_n_116;
  wire int_pt_n_117;
  wire int_pt_n_80;
  wire int_pt_n_82;
  wire int_pt_n_83;
  wire int_pt_n_92;
  wire int_pt_n_93;
  wire int_pt_n_94;
  wire int_pt_n_95;
  wire int_pt_n_96;
  wire int_pt_n_97;
  wire int_pt_n_98;
  wire int_pt_n_99;
  wire int_pt_read;
  wire int_pt_read0;
  wire \int_pt_shift0[0]_i_1_n_0 ;
  wire \int_pt_shift0[0]_i_2_n_0 ;
  wire \int_pt_shift0[0]_i_3_n_0 ;
  wire \int_pt_shift0[0]_i_4_n_0 ;
  wire \int_pt_shift0[0]_i_5_n_0 ;
  wire \int_pt_shift0[0]_i_6_n_0 ;
  wire \int_pt_shift0[1]_i_1_n_0 ;
  wire \int_pt_shift0[1]_i_2_n_0 ;
  wire \int_pt_shift0[1]_i_3_n_0 ;
  wire \int_pt_shift0[1]_i_4_n_0 ;
  wire \int_pt_shift0[1]_i_5_n_0 ;
  wire \int_pt_shift0_reg_n_0_[0] ;
  wire \int_pt_shift0_reg_n_0_[1] ;
  wire int_pt_write_i_1_n_0;
  wire int_pt_write_reg_n_0;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire [7:0]mem_reg_0_3_7_7_i_1;
  wire [7:0]mem_reg_0_3_7_7_i_1_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_1;
  wire [7:0]mem_reg_0_3_7_7_i_1_2;
  wire [7:0]mem_reg_0_3_7_7_i_1_3;
  wire [7:0]mem_reg_0_3_7_7_i_1_4;
  wire [7:0]mem_reg_0_3_7_7_i_1_5;
  wire [7:0]mem_reg_0_3_7_7_i_1_6;
  wire [7:0]mem_reg_0_3_7_7_i_3;
  wire [7:0]mem_reg_0_3_7_7_i_5;
  wire [7:0]mem_reg_0_3_7_7_i_5_0;
  wire [7:0]mem_reg_0_3_7_7_i_5_1;
  wire [7:0]mem_reg_0_3_7_7_i_5_2;
  wire [7:0]mem_reg_0_3_7_7_i_5_3;
  wire [7:0]mem_reg_0_3_7_7_i_5_4;
  wire [7:0]mem_reg_0_3_7_7_i_7;
  wire [7:0]or_ln134_179_fu_29342_p3;
  wire [5:0]or_ln134_180_fu_29348_p3;
  wire [7:0]or_ln134_191_fu_29518_p3;
  wire [6:0]or_ln134_192_fu_29524_p3;
  wire [7:0]or_ln134_195_fu_31283_p3;
  wire [5:0]or_ln134_196_fu_31289_p3;
  wire [7:0]\or_ln134_9_reg_32445_reg[7] ;
  wire [6:0]or_ln_fu_3477_p3;
  wire [7:2]p_0_in;
  wire [9:0]p_0_in__0;
  wire p_20_in;
  wire p_26_in;
  wire p_36_in;
  wire p_40_in;
  wire pt_ce013;
  wire pt_ce01540_out;
  wire pt_ce05;
  wire pt_ce07;
  wire [7:0]pt_q0;
  wire [31:0]q0;
  wire [7:0]q3_reg;
  wire [7:0]q3_reg_0;
  wire [7:0]q3_reg_1;
  wire [7:0]q3_reg_2;
  wire q3_reg_i_132_n_0;
  wire q3_reg_i_20_n_0;
  wire [7:0]q3_reg_i_54;
  wire [7:0]q3_reg_i_54_0;
  wire [7:0]q4_reg;
  wire [7:0]q4_reg_0;
  wire [7:0]q4_reg_1;
  wire [7:0]q4_reg_2;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [7:0]\reg_2388_reg[7] ;
  wire reg_23921;
  wire reg_2392133_out;
  wire reg_23981;
  wire reg_2398124_out;
  wire reg_2398132_out;
  wire [7:0]\reg_2398_reg[7] ;
  wire reg_24051;
  wire reg_2405121_out;
  wire [7:0]\reg_2405_reg[7] ;
  wire reg_24121;
  wire reg_2412120_out;
  wire reg_24191;
  wire reg_2419119_out;
  wire reg_24271;
  wire reg_2427118_out;
  wire reg_24351;
  wire reg_2435114_out;
  wire reg_2435115_out;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire [7:0]\trunc_ln134_10_reg_32267_reg[6] ;
  wire [7:0]\trunc_ln134_17_reg_32242_reg[6] ;
  wire \trunc_ln134_494_reg_36546_reg[1] ;
  wire \trunc_ln134_494_reg_36546_reg[2] ;
  wire \trunc_ln134_494_reg_36546_reg[3] ;
  wire \trunc_ln134_494_reg_36546_reg[4] ;
  wire \trunc_ln134_494_reg_36546_reg[5] ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;
  wire [7:0]x_assign_1_reg_32201;
  wire [7:0]x_assign_270_reg_36183;
  wire \x_assign_270_reg_36183_reg[0] ;
  wire \x_assign_270_reg_36183_reg[1] ;
  wire \x_assign_270_reg_36183_reg[4] ;
  wire \x_assign_270_reg_36183_reg[5] ;
  wire [5:0]x_assign_271_reg_36189;
  wire [7:0]x_assign_288_reg_36231;
  wire [3:0]x_assign_290_reg_36253;
  wire [7:0]x_assign_294_reg_36534;
  wire [5:0]x_assign_295_reg_36540;
  wire \x_assign_295_reg_36540_reg[6] ;
  wire \x_assign_295_reg_36540_reg[7] ;
  wire [7:0]x_assign_2_reg_32113;
  wire [7:0]x_assign_6_reg_32175;
  wire [7:0]\x_assign_6_reg_32175_reg[7] ;
  wire [3:0]x_assign_s_reg_32144;
  wire [7:0]\xor_ln124_11_reg_32355_reg[7] ;
  wire [7:0]\xor_ln124_11_reg_32355_reg[7]_0 ;
  wire [7:0]\xor_ln124_11_reg_32355_reg[7]_1 ;
  wire [2:0]\xor_ln124_14_reg_32381_reg[4] ;
  wire [7:0]\xor_ln124_14_reg_32381_reg[7] ;
  wire [7:0]\xor_ln124_15_reg_32413_reg[7] ;
  wire [7:0]\xor_ln124_15_reg_32413_reg[7]_0 ;
  wire [7:0]\xor_ln124_15_reg_32413_reg[7]_1 ;
  wire [7:0]\xor_ln124_20_reg_32455_reg[7] ;
  wire [7:0]\xor_ln124_20_reg_32455_reg[7]_0 ;
  wire [7:0]\xor_ln124_20_reg_32455_reg[7]_1 ;
  wire [7:0]\xor_ln124_20_reg_32455_reg[7]_2 ;
  wire [7:0]\xor_ln124_21_reg_32497_reg[7] ;
  wire [7:0]\xor_ln124_21_reg_32497_reg[7]_0 ;
  wire [7:0]\xor_ln124_21_reg_32497_reg[7]_1 ;
  wire [7:0]\xor_ln124_21_reg_32497_reg[7]_2 ;
  wire [7:0]\xor_ln124_22_reg_32537_reg[7] ;
  wire [7:0]\xor_ln124_22_reg_32537_reg[7]_0 ;
  wire [7:0]\xor_ln124_22_reg_32537_reg[7]_1 ;
  wire [7:0]\xor_ln124_22_reg_32537_reg[7]_2 ;
  wire [7:0]\xor_ln124_23_reg_32584_reg[7] ;
  wire [7:0]\xor_ln124_23_reg_32584_reg[7]_0 ;
  wire [0:0]xor_ln124_403_fu_31328_p2;
  wire [2:0]\xor_ln124_5_reg_32328_reg[4] ;
  wire [2:0]\xor_ln124_5_reg_32328_reg[4]_0 ;
  wire [7:0]\xor_ln124_5_reg_32328_reg[7] ;

  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[15]),
        .I1(Q[0]),
        .I2(\ap_CS_fsm[0]_i_2_n_0 ),
        .I3(Q[13]),
        .I4(ap_reset_idle_pp0),
        .O(\ap_CS_fsm_reg[13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_start),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_start),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_reset_idle_pp0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[13]),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[13] [2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q[1]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[13] [1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\ap_CS_fsm[0]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[15]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    auto_restart_status_i_1
       (.I0(p_0_in[7]),
        .I1(Q[0]),
        .I2(p_26_in),
        .I3(ap_start),
        .I4(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h40)) 
    int_ap_idle_i_1
       (.I0(ap_start),
        .I1(p_26_in),
        .I2(Q[0]),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_idle_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter4),
        .O(p_26_in));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFF4F44444444)) 
    int_ap_ready_i_1
       (.I0(p_0_in[7]),
        .I1(ap_ready),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B8B0F0)) 
    int_ap_start_i_1
       (.I0(p_0_in[7]),
        .I1(Q[15]),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(int_ap_start5_out),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(s_axi_control_WSTRB[0]),
        .I4(p_0_in[7]),
        .O(int_auto_restart_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(p_20_in),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram__parameterized0 int_ct
       (.Q({Q[15],Q[13:1]}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(ct_address01),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter4_reg(ct_address0129_out),
        .ap_enable_reg_pp0_iter4_reg_0(ct_address0130_out),
        .ar_hs(ar_hs),
        .ct_address0127_out(ct_address0127_out),
        .ct_ce08(ct_ce08),
        .int_pt_address1(int_pt_address1),
        .mem_reg_0_3_7_7_i_1_0(mem_reg_0_3_7_7_i_1),
        .mem_reg_0_3_7_7_i_1_1(mem_reg_0_3_7_7_i_1_0),
        .mem_reg_0_3_7_7_i_1_2(mem_reg_0_3_7_7_i_1_1),
        .mem_reg_0_3_7_7_i_1_3(mem_reg_0_3_7_7_i_1_2),
        .mem_reg_0_3_7_7_i_1_4(mem_reg_0_3_7_7_i_1_3),
        .mem_reg_0_3_7_7_i_1_5(mem_reg_0_3_7_7_i_1_4),
        .mem_reg_0_3_7_7_i_1_6(mem_reg_0_3_7_7_i_1_5),
        .mem_reg_0_3_7_7_i_1_7(mem_reg_0_3_7_7_i_1_6),
        .mem_reg_0_3_7_7_i_3_0(mem_reg_0_3_7_7_i_3),
        .mem_reg_0_3_7_7_i_5_0(mem_reg_0_3_7_7_i_5),
        .mem_reg_0_3_7_7_i_5_1(mem_reg_0_3_7_7_i_5_0),
        .mem_reg_0_3_7_7_i_5_2(mem_reg_0_3_7_7_i_5_1),
        .mem_reg_0_3_7_7_i_5_3(mem_reg_0_3_7_7_i_5_2),
        .mem_reg_0_3_7_7_i_5_4(mem_reg_0_3_7_7_i_5_3),
        .mem_reg_0_3_7_7_i_5_5(mem_reg_0_3_7_7_i_5_4),
        .mem_reg_0_3_7_7_i_7_0(mem_reg_0_3_7_7_i_7),
        .mem_reg_0_3_7_7_i_7_1(\xor_ln124_15_reg_32413_reg[7] ),
        .or_ln134_179_fu_29342_p3(or_ln134_179_fu_29342_p3),
        .or_ln134_180_fu_29348_p3(or_ln134_180_fu_29348_p3),
        .or_ln134_191_fu_29518_p3(or_ln134_191_fu_29518_p3),
        .or_ln134_192_fu_29524_p3(or_ln134_192_fu_29524_p3),
        .or_ln134_195_fu_31283_p3(or_ln134_195_fu_31283_p3),
        .or_ln134_196_fu_31289_p3(or_ln134_196_fu_31289_p3),
        .\q1_reg[31]_0 ({int_ct_n_17,int_ct_n_18,int_ct_n_19,int_ct_n_20,int_ct_n_21,int_ct_n_22,int_ct_n_23,int_ct_n_24,int_ct_n_25,int_ct_n_26,int_ct_n_27,int_ct_n_28,int_ct_n_29,int_ct_n_30,int_ct_n_31,int_ct_n_32,int_ct_n_33,int_ct_n_34,int_ct_n_35,int_ct_n_36,int_ct_n_37,int_ct_n_38,int_ct_n_39,int_ct_n_40,int_ct_n_41,int_ct_n_42,int_ct_n_43,int_ct_n_44,int_ct_n_45,int_ct_n_46,int_ct_n_47,int_ct_n_48}),
        .q3_reg_i_54(q3_reg_i_54),
        .q3_reg_i_54_0(q3_reg_i_54_0),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .\trunc_ln134_494_reg_36546_reg[1] (\trunc_ln134_494_reg_36546_reg[1] ),
        .\trunc_ln134_494_reg_36546_reg[2] (\trunc_ln134_494_reg_36546_reg[2] ),
        .\trunc_ln134_494_reg_36546_reg[3] (\trunc_ln134_494_reg_36546_reg[3] ),
        .\trunc_ln134_494_reg_36546_reg[4] (\trunc_ln134_494_reg_36546_reg[4] ),
        .\trunc_ln134_494_reg_36546_reg[5] (\trunc_ln134_494_reg_36546_reg[5] ),
        .x_assign_270_reg_36183(x_assign_270_reg_36183),
        .\x_assign_270_reg_36183_reg[0] (\x_assign_270_reg_36183_reg[0] ),
        .\x_assign_270_reg_36183_reg[1] (\x_assign_270_reg_36183_reg[1] ),
        .\x_assign_270_reg_36183_reg[4] (\x_assign_270_reg_36183_reg[4] ),
        .\x_assign_270_reg_36183_reg[5] (\x_assign_270_reg_36183_reg[5] ),
        .x_assign_271_reg_36189(x_assign_271_reg_36189),
        .x_assign_288_reg_36231(x_assign_288_reg_36231),
        .x_assign_290_reg_36253(x_assign_290_reg_36253),
        .x_assign_294_reg_36534(x_assign_294_reg_36534),
        .x_assign_295_reg_36540(x_assign_295_reg_36540),
        .\x_assign_295_reg_36540_reg[6] (\x_assign_295_reg_36540_reg[6] ),
        .\x_assign_295_reg_36540_reg[7] (\x_assign_295_reg_36540_reg[7] ),
        .xor_ln124_403_fu_31328_p2(xor_ln124_403_fu_31328_p2));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    int_ct_read_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_control_ARVALID),
        .O(int_ct_read0));
  FDRE int_ct_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ct_read0),
        .Q(int_ct_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_ier[1]_i_2 
       (.I0(p_20_in),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    int_interrupt_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_2
       (.I0(data3[1]),
        .I1(data3[0]),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(ap_done),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_isr[0]_i_3 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\int_isr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[1]_i_1 
       (.I0(ap_ready),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \int_isr[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[15]),
        .O(ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram int_pt
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[11] (int_pt_n_83),
        .\ap_CS_fsm_reg[14] (int_pt_n_82),
        .\ap_CS_fsm_reg[9] (int_pt_n_80),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ar_hs(ar_hs),
        .clefia_s0_address61(clefia_s0_address61),
        .clefia_s1_ce6(clefia_s1_ce6),
        .int_pt_address1(int_pt_address1),
        .int_pt_read(int_pt_read),
        .\or_ln134_9_reg_32445_reg[7] (\or_ln134_9_reg_32445_reg[7] ),
        .or_ln_fu_3477_p3(or_ln_fu_3477_p3),
        .pt_ce05(pt_ce05),
        .pt_ce07(pt_ce07),
        .\q0_reg[31]_0 (q0),
        .\q0_reg[31]_1 ({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }),
        .\q1_reg[0]_0 (int_pt_write_reg_n_0),
        .\q1_reg[10]_0 (int_pt_n_96),
        .\q1_reg[11]_0 (int_pt_n_97),
        .\q1_reg[12]_0 (int_pt_n_98),
        .\q1_reg[13]_0 (int_pt_n_99),
        .\q1_reg[14]_0 (int_pt_n_100),
        .\q1_reg[15]_0 (int_pt_n_101),
        .\q1_reg[16]_0 (int_pt_n_102),
        .\q1_reg[17]_0 (int_pt_n_103),
        .\q1_reg[18]_0 (int_pt_n_104),
        .\q1_reg[19]_0 (int_pt_n_105),
        .\q1_reg[20]_0 (int_pt_n_106),
        .\q1_reg[21]_0 (int_pt_n_107),
        .\q1_reg[22]_0 (int_pt_n_108),
        .\q1_reg[23]_0 (int_pt_n_109),
        .\q1_reg[24]_0 (int_pt_n_110),
        .\q1_reg[25]_0 (int_pt_n_111),
        .\q1_reg[26]_0 (int_pt_n_112),
        .\q1_reg[27]_0 (int_pt_n_113),
        .\q1_reg[28]_0 (int_pt_n_114),
        .\q1_reg[29]_0 (int_pt_n_115),
        .\q1_reg[30]_0 (int_pt_n_116),
        .\q1_reg[31]_0 (int_pt_n_117),
        .\q1_reg[4]_0 (int_pt_n_92),
        .\q1_reg[5]_0 (int_pt_n_93),
        .\q1_reg[6]_0 (int_pt_n_94),
        .\q1_reg[8]_0 (int_pt_n_95),
        .\q1_reg[9]_0 ({p_0_in__0[9],p_0_in__0[7],p_0_in__0[3:0]}),
        .q3_reg(q3_reg),
        .q3_reg_0(q3_reg_0),
        .q3_reg_1(q3_reg_1),
        .q3_reg_2(q3_reg_2),
        .q3_reg_3(pt_ce01540_out),
        .q3_reg_4(q3_reg_i_132_n_0),
        .q4_reg(q4_reg),
        .q4_reg_0(q4_reg_0),
        .q4_reg_1(q4_reg_1),
        .q4_reg_2(q4_reg_2),
        .q4_reg_3(ap_enable_reg_pp0_iter0),
        .\rdata_reg[0] (\rdata[0]_i_2_n_0 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_0 ),
        .\rdata_reg[1]_0 (\rdata[9]_i_3_n_0 ),
        .\rdata_reg[2] (\rdata[2]_i_2_n_0 ),
        .\rdata_reg[31] ({int_ct_n_17,int_ct_n_18,int_ct_n_19,int_ct_n_20,int_ct_n_21,int_ct_n_22,int_ct_n_23,int_ct_n_24,int_ct_n_25,int_ct_n_26,int_ct_n_27,int_ct_n_28,int_ct_n_29,int_ct_n_30,int_ct_n_31,int_ct_n_32,int_ct_n_33,int_ct_n_34,int_ct_n_35,int_ct_n_36,int_ct_n_37,int_ct_n_38,int_ct_n_39,int_ct_n_40,int_ct_n_41,int_ct_n_42,int_ct_n_43,int_ct_n_44,int_ct_n_45,int_ct_n_46,int_ct_n_47,int_ct_n_48}),
        .\rdata_reg[3] (\rdata[3]_i_2_n_0 ),
        .\rdata_reg[7] (\rdata[7]_i_2_n_0 ),
        .\rdata_reg[9] (\rdata[9]_i_2_n_0 ),
        .\reg_2388_reg[7] (\reg_2388_reg[7] ),
        .\reg_2398_reg[7] (\reg_2398_reg[7] ),
        .\reg_2405_reg[7] (\reg_2405_reg[7] ),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[3:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\trunc_ln134_10_reg_32267_reg[6] (\trunc_ln134_10_reg_32267_reg[6] ),
        .\trunc_ln134_17_reg_32242_reg[6] (\trunc_ln134_17_reg_32242_reg[6] ),
        .wstate(wstate),
        .x_assign_1_reg_32201(x_assign_1_reg_32201),
        .x_assign_2_reg_32113(x_assign_2_reg_32113),
        .x_assign_6_reg_32175(x_assign_6_reg_32175),
        .\x_assign_6_reg_32175_reg[7] (\x_assign_6_reg_32175_reg[7] ),
        .x_assign_s_reg_32144(x_assign_s_reg_32144),
        .\xor_ln124_11_reg_32355_reg[7] (\xor_ln124_11_reg_32355_reg[7] ),
        .\xor_ln124_11_reg_32355_reg[7]_0 (\xor_ln124_11_reg_32355_reg[7]_0 ),
        .\xor_ln124_11_reg_32355_reg[7]_1 (\xor_ln124_11_reg_32355_reg[7]_1 ),
        .\xor_ln124_14_reg_32381_reg[4] (\xor_ln124_14_reg_32381_reg[4] ),
        .\xor_ln124_14_reg_32381_reg[7] (\xor_ln124_14_reg_32381_reg[7] ),
        .\xor_ln124_15_reg_32413_reg[7] (\xor_ln124_15_reg_32413_reg[7] ),
        .\xor_ln124_15_reg_32413_reg[7]_0 (\xor_ln124_15_reg_32413_reg[7]_0 ),
        .\xor_ln124_15_reg_32413_reg[7]_1 (\xor_ln124_15_reg_32413_reg[7]_1 ),
        .\xor_ln124_20_reg_32455_reg[7] (\xor_ln124_20_reg_32455_reg[7] ),
        .\xor_ln124_20_reg_32455_reg[7]_0 (\xor_ln124_20_reg_32455_reg[7]_0 ),
        .\xor_ln124_20_reg_32455_reg[7]_1 (\xor_ln124_20_reg_32455_reg[7]_1 ),
        .\xor_ln124_20_reg_32455_reg[7]_2 (\xor_ln124_20_reg_32455_reg[7]_2 ),
        .\xor_ln124_21_reg_32497_reg[7] (\xor_ln124_21_reg_32497_reg[7] ),
        .\xor_ln124_21_reg_32497_reg[7]_0 (\xor_ln124_21_reg_32497_reg[7]_0 ),
        .\xor_ln124_21_reg_32497_reg[7]_1 (\xor_ln124_21_reg_32497_reg[7]_1 ),
        .\xor_ln124_21_reg_32497_reg[7]_2 (\xor_ln124_21_reg_32497_reg[7]_2 ),
        .\xor_ln124_22_reg_32537_reg[7] (\xor_ln124_22_reg_32537_reg[7] ),
        .\xor_ln124_22_reg_32537_reg[7]_0 (\xor_ln124_22_reg_32537_reg[7]_0 ),
        .\xor_ln124_22_reg_32537_reg[7]_1 (\xor_ln124_22_reg_32537_reg[7]_1 ),
        .\xor_ln124_22_reg_32537_reg[7]_2 (\xor_ln124_22_reg_32537_reg[7]_2 ),
        .\xor_ln124_23_reg_32584_reg[7] (\xor_ln124_23_reg_32584_reg[7] ),
        .\xor_ln124_23_reg_32584_reg[7]_0 (\xor_ln124_23_reg_32584_reg[7]_0 ),
        .\xor_ln124_5_reg_32328_reg[0] (pt_q0[0]),
        .\xor_ln124_5_reg_32328_reg[1] (pt_q0[1]),
        .\xor_ln124_5_reg_32328_reg[2] (pt_q0[2]),
        .\xor_ln124_5_reg_32328_reg[3] (pt_q0[3]),
        .\xor_ln124_5_reg_32328_reg[4] (\xor_ln124_5_reg_32328_reg[4] ),
        .\xor_ln124_5_reg_32328_reg[4]_0 (\xor_ln124_5_reg_32328_reg[4]_0 ),
        .\xor_ln124_5_reg_32328_reg[4]_1 (pt_q0[4]),
        .\xor_ln124_5_reg_32328_reg[5] (pt_q0[5]),
        .\xor_ln124_5_reg_32328_reg[6] (pt_q0[6]),
        .\xor_ln124_5_reg_32328_reg[7] (\xor_ln124_5_reg_32328_reg[7] ),
        .\xor_ln124_5_reg_32328_reg[7]_0 (pt_q0[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_pt_read_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(s_axi_control_ARADDR[5]),
        .O(int_pt_read0));
  FDRE int_pt_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_read0),
        .Q(int_pt_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABABABFFABABAB00)) 
    \int_pt_shift0[0]_i_1 
       (.I0(Q[15]),
        .I1(\int_pt_shift0[0]_i_2_n_0 ),
        .I2(Q[14]),
        .I3(int_pt_n_80),
        .I4(\int_pt_shift0[1]_i_4_n_0 ),
        .I5(\int_pt_shift0_reg_n_0_[0] ),
        .O(\int_pt_shift0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F4F5)) 
    \int_pt_shift0[0]_i_2 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[12]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(\int_pt_shift0[0]_i_3_n_0 ),
        .O(\int_pt_shift0[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000010003000300)) 
    \int_pt_shift0[0]_i_3 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(\int_pt_shift0[0]_i_4_n_0 ),
        .I3(\int_pt_shift0[0]_i_5_n_0 ),
        .I4(Q[4]),
        .I5(\int_pt_shift0[0]_i_6_n_0 ),
        .O(\int_pt_shift0[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_pt_shift0[0]_i_4 
       (.I0(Q[10]),
        .I1(Q[12]),
        .O(\int_pt_shift0[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \int_pt_shift0[0]_i_5 
       (.I0(Q[7]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\int_pt_shift0[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \int_pt_shift0[0]_i_6 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .O(\int_pt_shift0[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8FFA8A8A800)) 
    \int_pt_shift0[1]_i_1 
       (.I0(\int_pt_shift0[1]_i_2_n_0 ),
        .I1(\int_pt_shift0[1]_i_3_n_0 ),
        .I2(int_pt_n_82),
        .I3(int_pt_n_80),
        .I4(\int_pt_shift0[1]_i_4_n_0 ),
        .I5(\int_pt_shift0_reg_n_0_[1] ),
        .O(\int_pt_shift0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \int_pt_shift0[1]_i_2 
       (.I0(int_pt_n_83),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(int_pt_n_82),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\int_pt_shift0[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0300000003000100)) 
    \int_pt_shift0[1]_i_3 
       (.I0(Q[9]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(\int_pt_shift0[1]_i_5_n_0 ),
        .I4(int_pt_n_83),
        .I5(Q[8]),
        .O(\int_pt_shift0[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFC0CFC0CF808)) 
    \int_pt_shift0[1]_i_4 
       (.I0(Q[8]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(Q[3]),
        .I5(Q[12]),
        .O(\int_pt_shift0[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    \int_pt_shift0[1]_i_5 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\int_pt_shift0[1]_i_5_n_0 ));
  FDRE \int_pt_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_pt_shift0[0]_i_1_n_0 ),
        .Q(\int_pt_shift0_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_pt_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_pt_shift0[1]_i_1_n_0 ),
        .Q(\int_pt_shift0_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    int_pt_write_i_1
       (.I0(s_axi_control_AWADDR[5]),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[4]),
        .I3(p_20_in),
        .I4(int_pt_write_reg_n_0),
        .O(int_pt_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000EF0000000000)) 
    int_pt_write_i_2
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_20_in));
  FDRE int_pt_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_write_i_1_n_0),
        .Q(int_pt_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(\int_isr[0]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT5 #(
    .INIT(32'h0F880088)) 
    int_task_ap_done_i_2
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[13]),
        .I2(p_0_in[2]),
        .I3(auto_restart_status_reg_n_0),
        .I4(ap_idle),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \pt_load_10_reg_32252[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[7]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \pt_load_11_reg_32288[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[8]),
        .O(pt_ce01540_out));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \pt_load_1_reg_32098[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[2]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \pt_load_2_reg_32129[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_32160[0]_i_1 
       (.I0(q0[24]),
        .I1(q0[8]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[16]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[0]),
        .O(pt_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_32160[1]_i_1 
       (.I0(q0[25]),
        .I1(q0[9]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[17]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[1]),
        .O(pt_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_32160[2]_i_1 
       (.I0(q0[26]),
        .I1(q0[10]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[18]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[2]),
        .O(pt_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_32160[3]_i_1 
       (.I0(q0[27]),
        .I1(q0[11]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[19]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[3]),
        .O(pt_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_32160[4]_i_1 
       (.I0(q0[28]),
        .I1(q0[12]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[20]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[4]),
        .O(pt_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_32160[5]_i_1 
       (.I0(q0[29]),
        .I1(q0[13]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[21]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[5]),
        .O(pt_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_32160[6]_i_1 
       (.I0(q0[30]),
        .I1(q0[14]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[22]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[6]),
        .O(pt_q0[6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \pt_load_3_reg_32160[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[4]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_32160[7]_i_2 
       (.I0(q0[31]),
        .I1(q0[15]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[23]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[7]),
        .O(pt_q0[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \pt_load_8_reg_32191[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[5]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \pt_load_9_reg_32222[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[6]),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \pt_load_reg_32083[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[1]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    q3_reg_i_131
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[10]),
        .O(pt_ce07));
  LUT6 #(
    .INIT(64'hFE00FEFEFE000000)) 
    q3_reg_i_132
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(Q[12]),
        .I3(ap_start),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(q3_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q3_reg_i_2
       (.I0(q3_reg_i_20_n_0),
        .I1(ap_ready),
        .I2(E),
        .I3(pt_ce05),
        .I4(pt_ce01540_out),
        .I5(clefia_s0_address61),
        .O(clefia_s0_ce6));
  LUT6 #(
    .INIT(64'hFC0CFC0CFC0CA808)) 
    q3_reg_i_20
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(Q[10]),
        .I5(Q[6]),
        .O(q3_reg_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    q3_reg_i_21
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[12]),
        .O(pt_ce05));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    q4_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[9]),
        .I2(clefia_s1_address2112_out),
        .I3(p_36_in),
        .I4(clefia_s1_address2111_out),
        .O(clefia_s0_ce4));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    q4_reg_i_19
       (.I0(ce24),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[12]),
        .I3(p_40_in),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q[15]),
        .O(p_36_in));
  LUT5 #(
    .INIT(32'hFFFEFCFC)) 
    q5_reg_i_1
       (.I0(Q[9]),
        .I1(clefia_s1_address2112_out),
        .I2(p_36_in),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(clefia_s1_ce5));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_3_n_0 ),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(data3[0]),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_3_n_0 ),
        .I1(int_task_ap_done),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[1]),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[2]_i_2 
       (.I0(p_0_in[2]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[31]_i_1 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(int_ct_read),
        .I4(int_pt_read),
        .O(\rdata[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[7]_i_2 
       (.I0(p_0_in[7]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[9]_i_2 
       (.I0(interrupt),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_96),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_97),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_98),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_99),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_100),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_101),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_102),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_103),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_104),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_105),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_106),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_107),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_108),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_109),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_110),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_111),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_112),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_113),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_114),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_115),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_116),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_117),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_92),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_93),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_94),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_95),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFCACFCACFCACA0A0)) 
    \reg_2388[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(Q[2]),
        .I5(Q[9]),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAFAFAEA)) 
    \reg_2392[7]_i_1 
       (.I0(reg_23921),
        .I1(Q[15]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[3]),
        .I4(Q[12]),
        .I5(reg_2392133_out),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEEE)) 
    \reg_2398[7]_i_1 
       (.I0(reg_2398132_out),
        .I1(reg_23981),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[4]),
        .I4(Q[11]),
        .I5(reg_2398124_out),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFA8)) 
    \reg_2405[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(reg_24051),
        .I4(ap_enable_reg_pp0_iter0_reg_reg_3),
        .I5(reg_2405121_out),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFA8)) 
    \reg_2412[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(reg_24121),
        .I4(ap_enable_reg_pp0_iter0_reg_reg),
        .I5(reg_2412120_out),
        .O(ap_enable_reg_pp0_iter3_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \reg_2419[7]_i_1 
       (.I0(reg_2398132_out),
        .I1(reg_2419119_out),
        .I2(reg_24191),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(reg_2398124_out),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \reg_2427[7]_i_1 
       (.I0(ct_address01),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(reg_24271),
        .I4(pt_ce01540_out),
        .I5(reg_2427118_out),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_2435[7]_i_1 
       (.I0(pt_ce013),
        .I1(reg_2435115_out),
        .I2(reg_24351),
        .I3(reg_2419119_out),
        .I4(reg_2398132_out),
        .I5(reg_2435114_out),
        .O(ap_enable_reg_pp0_iter0_reg_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \reg_2435[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[13]),
        .O(pt_ce013));
  LUT6 #(
    .INIT(64'h00000000EEEEEE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_control_RREADY),
        .I3(int_pt_read),
        .I4(int_ct_read),
        .I5(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  LUT4 #(
    .INIT(16'h0004)) 
    s_axi_control_RVALID_INST_0
       (.I0(int_pt_read),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(int_ct_read),
        .O(s_axi_control_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h44444404)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .I4(rstate[0]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h10)) 
    \waddr[5]_i_1 
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .I2(s_axi_control_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h00EE002E)) 
    \wstate[0]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(wstate[0]),
        .I2(s_axi_control_WVALID),
        .I3(wstate[1]),
        .I4(ar_hs),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00200F20)) 
    \wstate[1]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_BREADY),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram
   (ADDRBWRADDR,
    \xor_ln124_21_reg_32497_reg[7] ,
    D,
    \or_ln134_9_reg_32445_reg[7] ,
    \trunc_ln134_17_reg_32242_reg[6] ,
    \trunc_ln134_10_reg_32267_reg[6] ,
    \reg_2405_reg[7] ,
    \reg_2398_reg[7] ,
    \x_assign_6_reg_32175_reg[7] ,
    \reg_2388_reg[7] ,
    \ap_CS_fsm_reg[9] ,
    clefia_s1_ce6,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[11] ,
    \q1_reg[9]_0 ,
    int_pt_address1,
    \q1_reg[4]_0 ,
    \q1_reg[5]_0 ,
    \q1_reg[6]_0 ,
    \q1_reg[8]_0 ,
    \q1_reg[10]_0 ,
    \q1_reg[11]_0 ,
    \q1_reg[12]_0 ,
    \q1_reg[13]_0 ,
    \q1_reg[14]_0 ,
    \q1_reg[15]_0 ,
    \q1_reg[16]_0 ,
    \q1_reg[17]_0 ,
    \q1_reg[18]_0 ,
    \q1_reg[19]_0 ,
    \q1_reg[20]_0 ,
    \q1_reg[21]_0 ,
    \q1_reg[22]_0 ,
    \q1_reg[23]_0 ,
    \q1_reg[24]_0 ,
    \q1_reg[25]_0 ,
    \q1_reg[26]_0 ,
    \q1_reg[27]_0 ,
    \q1_reg[28]_0 ,
    \q1_reg[29]_0 ,
    \q1_reg[30]_0 ,
    \q1_reg[31]_0 ,
    \q0_reg[31]_0 ,
    Q,
    q4_reg,
    q4_reg_0,
    ap_ready,
    clefia_s0_address61,
    q3_reg,
    q3_reg_0,
    \xor_ln124_23_reg_32584_reg[7] ,
    \xor_ln124_5_reg_32328_reg[0] ,
    \xor_ln124_23_reg_32584_reg[7]_0 ,
    \xor_ln124_5_reg_32328_reg[7] ,
    \xor_ln124_22_reg_32537_reg[7] ,
    \xor_ln124_22_reg_32537_reg[7]_0 ,
    \xor_ln124_22_reg_32537_reg[7]_1 ,
    \xor_ln124_22_reg_32537_reg[7]_2 ,
    \xor_ln124_21_reg_32497_reg[7]_0 ,
    \xor_ln124_21_reg_32497_reg[7]_1 ,
    \xor_ln124_21_reg_32497_reg[7]_2 ,
    \xor_ln124_20_reg_32455_reg[7] ,
    \xor_ln124_20_reg_32455_reg[7]_0 ,
    \xor_ln124_20_reg_32455_reg[7]_1 ,
    \xor_ln124_20_reg_32455_reg[7]_2 ,
    \xor_ln124_15_reg_32413_reg[7] ,
    x_assign_6_reg_32175,
    x_assign_2_reg_32113,
    \xor_ln124_15_reg_32413_reg[7]_0 ,
    \xor_ln124_15_reg_32413_reg[7]_1 ,
    \xor_ln124_14_reg_32381_reg[7] ,
    x_assign_s_reg_32144,
    or_ln_fu_3477_p3,
    x_assign_1_reg_32201,
    \xor_ln124_11_reg_32355_reg[7] ,
    \xor_ln124_11_reg_32355_reg[7]_0 ,
    \xor_ln124_11_reg_32355_reg[7]_1 ,
    q4_reg_1,
    q4_reg_2,
    q3_reg_1,
    q3_reg_2,
    pt_ce05,
    q3_reg_3,
    pt_ce07,
    \xor_ln124_5_reg_32328_reg[1] ,
    \xor_ln124_5_reg_32328_reg[2] ,
    \xor_ln124_14_reg_32381_reg[4] ,
    \xor_ln124_5_reg_32328_reg[4] ,
    \xor_ln124_5_reg_32328_reg[4]_0 ,
    \xor_ln124_5_reg_32328_reg[3] ,
    \xor_ln124_5_reg_32328_reg[4]_1 ,
    \xor_ln124_5_reg_32328_reg[5] ,
    \xor_ln124_5_reg_32328_reg[6] ,
    \xor_ln124_5_reg_32328_reg[7]_0 ,
    q4_reg_3,
    q3_reg_4,
    \rdata_reg[0] ,
    ar_hs,
    int_pt_read,
    \rdata_reg[31] ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[7] ,
    \rdata_reg[9] ,
    s_axi_control_ARADDR,
    rstate,
    s_axi_control_ARVALID,
    \q0_reg[31]_1 ,
    s_axi_control_WSTRB,
    wstate,
    s_axi_control_WVALID,
    \q1_reg[0]_0 ,
    s_axi_control_WDATA,
    ap_clk);
  output [7:0]ADDRBWRADDR;
  output [7:0]\xor_ln124_21_reg_32497_reg[7] ;
  output [7:0]D;
  output [7:0]\or_ln134_9_reg_32445_reg[7] ;
  output [7:0]\trunc_ln134_17_reg_32242_reg[6] ;
  output [7:0]\trunc_ln134_10_reg_32267_reg[6] ;
  output [7:0]\reg_2405_reg[7] ;
  output [7:0]\reg_2398_reg[7] ;
  output [7:0]\x_assign_6_reg_32175_reg[7] ;
  output [7:0]\reg_2388_reg[7] ;
  output \ap_CS_fsm_reg[9] ;
  output clefia_s1_ce6;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[11] ;
  output [5:0]\q1_reg[9]_0 ;
  output [1:0]int_pt_address1;
  output \q1_reg[4]_0 ;
  output \q1_reg[5]_0 ;
  output \q1_reg[6]_0 ;
  output \q1_reg[8]_0 ;
  output \q1_reg[10]_0 ;
  output \q1_reg[11]_0 ;
  output \q1_reg[12]_0 ;
  output \q1_reg[13]_0 ;
  output \q1_reg[14]_0 ;
  output \q1_reg[15]_0 ;
  output \q1_reg[16]_0 ;
  output \q1_reg[17]_0 ;
  output \q1_reg[18]_0 ;
  output \q1_reg[19]_0 ;
  output \q1_reg[20]_0 ;
  output \q1_reg[21]_0 ;
  output \q1_reg[22]_0 ;
  output \q1_reg[23]_0 ;
  output \q1_reg[24]_0 ;
  output \q1_reg[25]_0 ;
  output \q1_reg[26]_0 ;
  output \q1_reg[27]_0 ;
  output \q1_reg[28]_0 ;
  output \q1_reg[29]_0 ;
  output \q1_reg[30]_0 ;
  output \q1_reg[31]_0 ;
  output [31:0]\q0_reg[31]_0 ;
  input [15:0]Q;
  input [7:0]q4_reg;
  input [7:0]q4_reg_0;
  input ap_ready;
  input clefia_s0_address61;
  input [7:0]q3_reg;
  input [7:0]q3_reg_0;
  input [7:0]\xor_ln124_23_reg_32584_reg[7] ;
  input \xor_ln124_5_reg_32328_reg[0] ;
  input [7:0]\xor_ln124_23_reg_32584_reg[7]_0 ;
  input [7:0]\xor_ln124_5_reg_32328_reg[7] ;
  input [7:0]\xor_ln124_22_reg_32537_reg[7] ;
  input [7:0]\xor_ln124_22_reg_32537_reg[7]_0 ;
  input [7:0]\xor_ln124_22_reg_32537_reg[7]_1 ;
  input [7:0]\xor_ln124_22_reg_32537_reg[7]_2 ;
  input [7:0]\xor_ln124_21_reg_32497_reg[7]_0 ;
  input [7:0]\xor_ln124_21_reg_32497_reg[7]_1 ;
  input [7:0]\xor_ln124_21_reg_32497_reg[7]_2 ;
  input [7:0]\xor_ln124_20_reg_32455_reg[7] ;
  input [7:0]\xor_ln124_20_reg_32455_reg[7]_0 ;
  input [7:0]\xor_ln124_20_reg_32455_reg[7]_1 ;
  input [7:0]\xor_ln124_20_reg_32455_reg[7]_2 ;
  input [7:0]\xor_ln124_15_reg_32413_reg[7] ;
  input [7:0]x_assign_6_reg_32175;
  input [7:0]x_assign_2_reg_32113;
  input [7:0]\xor_ln124_15_reg_32413_reg[7]_0 ;
  input [7:0]\xor_ln124_15_reg_32413_reg[7]_1 ;
  input [7:0]\xor_ln124_14_reg_32381_reg[7] ;
  input [3:0]x_assign_s_reg_32144;
  input [6:0]or_ln_fu_3477_p3;
  input [7:0]x_assign_1_reg_32201;
  input [7:0]\xor_ln124_11_reg_32355_reg[7] ;
  input [7:0]\xor_ln124_11_reg_32355_reg[7]_0 ;
  input [7:0]\xor_ln124_11_reg_32355_reg[7]_1 ;
  input [7:0]q4_reg_1;
  input [7:0]q4_reg_2;
  input [7:0]q3_reg_1;
  input [7:0]q3_reg_2;
  input pt_ce05;
  input q3_reg_3;
  input pt_ce07;
  input \xor_ln124_5_reg_32328_reg[1] ;
  input \xor_ln124_5_reg_32328_reg[2] ;
  input [2:0]\xor_ln124_14_reg_32381_reg[4] ;
  input [2:0]\xor_ln124_5_reg_32328_reg[4] ;
  input [2:0]\xor_ln124_5_reg_32328_reg[4]_0 ;
  input \xor_ln124_5_reg_32328_reg[3] ;
  input \xor_ln124_5_reg_32328_reg[4]_1 ;
  input \xor_ln124_5_reg_32328_reg[5] ;
  input \xor_ln124_5_reg_32328_reg[6] ;
  input \xor_ln124_5_reg_32328_reg[7]_0 ;
  input q4_reg_3;
  input q3_reg_4;
  input \rdata_reg[0] ;
  input ar_hs;
  input int_pt_read;
  input [31:0]\rdata_reg[31] ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[3] ;
  input \rdata_reg[7] ;
  input \rdata_reg[9] ;
  input [1:0]s_axi_control_ARADDR;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input [1:0]\q0_reg[31]_1 ;
  input [3:0]s_axi_control_WSTRB;
  input [1:0]wstate;
  input s_axi_control_WVALID;
  input \q1_reg[0]_0 ;
  input [31:0]s_axi_control_WDATA;
  input ap_clk;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [15:0]Q;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_ready;
  wire ar_hs;
  wire clefia_s0_address61;
  wire clefia_s1_ce6;
  wire [1:0]int_pt_address1;
  wire [3:3]int_pt_be1;
  wire int_pt_ce1;
  wire int_pt_read;
  wire mem_reg_0_3_0_0_i_2_n_0;
  wire mem_reg_0_3_0_0_i_3__0_n_0;
  wire mem_reg_0_3_0_0_i_6__0_n_0;
  wire mem_reg_0_3_0_0_i_7__0_n_0;
  wire [7:0]\or_ln134_9_reg_32445_reg[7] ;
  wire [6:0]or_ln_fu_3477_p3;
  wire [24:0]p_0_in0_out__0;
  wire [31:24]p_1_in;
  wire pt_ce0;
  wire pt_ce05;
  wire pt_ce07;
  wire [31:0]q00;
  wire [31:0]\q0_reg[31]_0 ;
  wire [1:0]\q0_reg[31]_1 ;
  wire [31:0]q1;
  wire [31:0]q10__0;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[10]_0 ;
  wire \q1_reg[11]_0 ;
  wire \q1_reg[12]_0 ;
  wire \q1_reg[13]_0 ;
  wire \q1_reg[14]_0 ;
  wire \q1_reg[15]_0 ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[18]_0 ;
  wire \q1_reg[19]_0 ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[21]_0 ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[24]_0 ;
  wire \q1_reg[25]_0 ;
  wire \q1_reg[26]_0 ;
  wire \q1_reg[27]_0 ;
  wire \q1_reg[28]_0 ;
  wire \q1_reg[29]_0 ;
  wire \q1_reg[30]_0 ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[5]_0 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[8]_0 ;
  wire [5:0]\q1_reg[9]_0 ;
  wire [7:0]q3_reg;
  wire [7:0]q3_reg_0;
  wire [7:0]q3_reg_1;
  wire [7:0]q3_reg_2;
  wire q3_reg_3;
  wire q3_reg_4;
  wire q3_reg_i_56_n_0;
  wire q3_reg_i_57__0_n_0;
  wire q3_reg_i_58_n_0;
  wire q3_reg_i_59__0_n_0;
  wire q3_reg_i_60_n_0;
  wire q3_reg_i_61__0_n_0;
  wire q3_reg_i_62_n_0;
  wire q3_reg_i_63__0_n_0;
  wire q3_reg_i_64_n_0;
  wire q3_reg_i_65__0_n_0;
  wire q3_reg_i_66_n_0;
  wire q3_reg_i_67__0_n_0;
  wire q3_reg_i_68_n_0;
  wire q3_reg_i_69__0_n_0;
  wire q3_reg_i_70_n_0;
  wire q3_reg_i_71__0_n_0;
  wire [7:0]q4_reg;
  wire [7:0]q4_reg_0;
  wire [7:0]q4_reg_1;
  wire [7:0]q4_reg_2;
  wire q4_reg_3;
  wire q4_reg_i_25_n_0;
  wire q4_reg_i_60_n_0;
  wire q4_reg_i_61__0_n_0;
  wire q4_reg_i_62_n_0;
  wire q4_reg_i_63__0_n_0;
  wire q4_reg_i_64_n_0;
  wire q4_reg_i_65__0_n_0;
  wire q4_reg_i_66_n_0;
  wire q4_reg_i_67__0_n_0;
  wire q4_reg_i_68_n_0;
  wire q4_reg_i_69__0_n_0;
  wire q4_reg_i_70_n_0;
  wire q4_reg_i_71__0_n_0;
  wire q4_reg_i_72_n_0;
  wire q4_reg_i_73__0_n_0;
  wire q4_reg_i_74_n_0;
  wire q4_reg_i_75__0_n_0;
  wire \rdata_reg[0] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[2] ;
  wire [31:0]\rdata_reg[31] ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[9] ;
  wire [7:0]\reg_2388_reg[7] ;
  wire [7:0]\reg_2398_reg[7] ;
  wire [7:0]\reg_2405_reg[7] ;
  wire [1:0]rstate;
  wire [1:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]\trunc_ln134_10_reg_32267_reg[6] ;
  wire [7:0]\trunc_ln134_17_reg_32242_reg[6] ;
  wire [1:0]wstate;
  wire [7:0]x_assign_1_reg_32201;
  wire [7:0]x_assign_2_reg_32113;
  wire [7:0]x_assign_6_reg_32175;
  wire [7:0]\x_assign_6_reg_32175_reg[7] ;
  wire [3:0]x_assign_s_reg_32144;
  wire [7:0]\xor_ln124_11_reg_32355_reg[7] ;
  wire [7:0]\xor_ln124_11_reg_32355_reg[7]_0 ;
  wire [7:0]\xor_ln124_11_reg_32355_reg[7]_1 ;
  wire [2:0]\xor_ln124_14_reg_32381_reg[4] ;
  wire [7:0]\xor_ln124_14_reg_32381_reg[7] ;
  wire [7:0]\xor_ln124_15_reg_32413_reg[7] ;
  wire [7:0]\xor_ln124_15_reg_32413_reg[7]_0 ;
  wire [7:0]\xor_ln124_15_reg_32413_reg[7]_1 ;
  wire [7:0]\xor_ln124_20_reg_32455_reg[7] ;
  wire [7:0]\xor_ln124_20_reg_32455_reg[7]_0 ;
  wire [7:0]\xor_ln124_20_reg_32455_reg[7]_1 ;
  wire [7:0]\xor_ln124_20_reg_32455_reg[7]_2 ;
  wire [7:0]\xor_ln124_21_reg_32497_reg[7] ;
  wire [7:0]\xor_ln124_21_reg_32497_reg[7]_0 ;
  wire [7:0]\xor_ln124_21_reg_32497_reg[7]_1 ;
  wire [7:0]\xor_ln124_21_reg_32497_reg[7]_2 ;
  wire [7:0]\xor_ln124_22_reg_32537_reg[7] ;
  wire [7:0]\xor_ln124_22_reg_32537_reg[7]_0 ;
  wire [7:0]\xor_ln124_22_reg_32537_reg[7]_1 ;
  wire [7:0]\xor_ln124_22_reg_32537_reg[7]_2 ;
  wire [7:0]\xor_ln124_23_reg_32584_reg[7] ;
  wire [7:0]\xor_ln124_23_reg_32584_reg[7]_0 ;
  wire \xor_ln124_5_reg_32328_reg[0] ;
  wire \xor_ln124_5_reg_32328_reg[1] ;
  wire \xor_ln124_5_reg_32328_reg[2] ;
  wire \xor_ln124_5_reg_32328_reg[3] ;
  wire [2:0]\xor_ln124_5_reg_32328_reg[4] ;
  wire [2:0]\xor_ln124_5_reg_32328_reg[4]_0 ;
  wire \xor_ln124_5_reg_32328_reg[4]_1 ;
  wire \xor_ln124_5_reg_32328_reg[5] ;
  wire \xor_ln124_5_reg_32328_reg[6] ;
  wire [7:0]\xor_ln124_5_reg_32328_reg[7] ;
  wire \xor_ln124_5_reg_32328_reg[7]_0 ;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00[0]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_0_0_i_1
       (.I0(s_axi_control_WSTRB[0]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_0_3_0_0_i_2
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\ap_CS_fsm_reg[14] ),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(mem_reg_0_3_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFFA8)) 
    mem_reg_0_3_0_0_i_3__0
       (.I0(mem_reg_0_3_0_0_i_6__0_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(mem_reg_0_3_0_0_i_7__0_n_0),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(mem_reg_0_3_0_0_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_3_0_0_i_4__0
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\ap_CS_fsm_reg[14] ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    mem_reg_0_3_0_0_i_5
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\q0_reg[31]_1 [0]),
        .O(int_pt_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_3_0_0_i_5__0
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\ap_CS_fsm_reg[11] ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    mem_reg_0_3_0_0_i_6
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\q0_reg[31]_1 [1]),
        .O(int_pt_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_0_3_0_0_i_6__0
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(mem_reg_0_3_0_0_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_0_3_0_0_i_7__0
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(Q[13]),
        .O(mem_reg_0_3_0_0_i_7__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00[10]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00[11]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00[12]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00[13]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00[14]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00[15]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00[16]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_16_16_i_1
       (.I0(s_axi_control_WSTRB[2]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00[17]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00[18]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00[19]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00[1]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00[20]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00[21]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00[22]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00[23]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00[24]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_24_24_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_24_24_i_2
       (.I0(s_axi_control_WSTRB[3]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[24]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_0_3_24_24_i_3
       (.I0(\q1_reg[0]_0 ),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_pt_be1));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00[25]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_25_25_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00[26]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_26_26_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00[27]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_27_27_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00[28]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_28_28_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00[29]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_29_29_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00[2]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00[30]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_30_30_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00[31]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_31_31_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00[3]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00[4]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00[5]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00[6]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00[7]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00[8]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_8_8_i_1
       (.I0(s_axi_control_WSTRB[1]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00[9]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    \q0[31]_i_1 
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .I3(q4_reg_3),
        .I4(Q[0]),
        .I5(Q[8]),
        .O(pt_ce0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \q0[31]_i_2 
       (.I0(clefia_s1_ce6),
        .I1(q4_reg_3),
        .I2(Q[9]),
        .I3(Q[1]),
        .I4(Q[10]),
        .I5(Q[6]),
        .O(\ap_CS_fsm_reg[9] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[0]),
        .Q(\q0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[10]),
        .Q(\q0_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[11]),
        .Q(\q0_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[12]),
        .Q(\q0_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[13]),
        .Q(\q0_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[14]),
        .Q(\q0_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[15]),
        .Q(\q0_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[16]),
        .Q(\q0_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[17]),
        .Q(\q0_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[18]),
        .Q(\q0_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[19]),
        .Q(\q0_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[1]),
        .Q(\q0_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[20]),
        .Q(\q0_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[21]),
        .Q(\q0_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[22]),
        .Q(\q0_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[23]),
        .Q(\q0_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[24]),
        .Q(\q0_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[25]),
        .Q(\q0_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[26]),
        .Q(\q0_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[27]),
        .Q(\q0_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[28]),
        .Q(\q0_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[29]),
        .Q(\q0_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[2]),
        .Q(\q0_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[30]),
        .Q(\q0_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[31]),
        .Q(\q0_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[3]),
        .Q(\q0_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[4]),
        .Q(\q0_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[5]),
        .Q(\q0_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[6]),
        .Q(\q0_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[7]),
        .Q(\q0_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[8]),
        .Q(\q0_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(pt_ce0),
        .D(q00[9]),
        .Q(\q0_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF020202)) 
    \q1[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(\q1_reg[0]_0 ),
        .I4(s_axi_control_WVALID),
        .O(int_pt_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[9]),
        .Q(q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000E00FEFF0EFFFE)) 
    q3_reg_i_11
       (.I0(q3_reg_i_56_n_0),
        .I1(q3_reg_i_57__0_n_0),
        .I2(ap_ready),
        .I3(clefia_s0_address61),
        .I4(q3_reg[7]),
        .I5(q3_reg_0[7]),
        .O(\xor_ln124_21_reg_32497_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    q3_reg_i_12
       (.I0(q3_reg_i_58_n_0),
        .I1(q3_reg_i_59__0_n_0),
        .I2(ap_ready),
        .I3(clefia_s0_address61),
        .I4(q3_reg[6]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_21_reg_32497_reg[7] [6]));
  LUT6 #(
    .INIT(64'h000E00FEFF0EFFFE)) 
    q3_reg_i_13
       (.I0(q3_reg_i_60_n_0),
        .I1(q3_reg_i_61__0_n_0),
        .I2(ap_ready),
        .I3(clefia_s0_address61),
        .I4(q3_reg[5]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_21_reg_32497_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFF0EFFFE000E00FE)) 
    q3_reg_i_14
       (.I0(q3_reg_i_62_n_0),
        .I1(q3_reg_i_63__0_n_0),
        .I2(ap_ready),
        .I3(clefia_s0_address61),
        .I4(q3_reg[4]),
        .I5(q3_reg_0[4]),
        .O(\xor_ln124_21_reg_32497_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFF0EFFFE000E00FE)) 
    q3_reg_i_15
       (.I0(q3_reg_i_64_n_0),
        .I1(q3_reg_i_65__0_n_0),
        .I2(ap_ready),
        .I3(clefia_s0_address61),
        .I4(q3_reg[3]),
        .I5(q3_reg_0[3]),
        .O(\xor_ln124_21_reg_32497_reg[7] [3]));
  LUT6 #(
    .INIT(64'h00FE000EFFFEFF0E)) 
    q3_reg_i_16
       (.I0(q3_reg_i_66_n_0),
        .I1(q3_reg_i_67__0_n_0),
        .I2(ap_ready),
        .I3(clefia_s0_address61),
        .I4(q3_reg[2]),
        .I5(q3_reg_0[2]),
        .O(\xor_ln124_21_reg_32497_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFF0EFFFE000E00FE)) 
    q3_reg_i_17
       (.I0(q3_reg_i_68_n_0),
        .I1(q3_reg_i_69__0_n_0),
        .I2(ap_ready),
        .I3(clefia_s0_address61),
        .I4(q3_reg[1]),
        .I5(q3_reg_0[1]),
        .O(\xor_ln124_21_reg_32497_reg[7] [1]));
  LUT6 #(
    .INIT(64'h00FE000EFFFEFF0E)) 
    q3_reg_i_18
       (.I0(q3_reg_i_70_n_0),
        .I1(q3_reg_i_71__0_n_0),
        .I2(ap_ready),
        .I3(clefia_s0_address61),
        .I4(q3_reg[0]),
        .I5(q3_reg_0[0]),
        .O(\xor_ln124_21_reg_32497_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_56
       (.I0(q3_reg_1[7]),
        .I1(\xor_ln124_5_reg_32328_reg[7]_0 ),
        .I2(q3_reg_2[7]),
        .I3(pt_ce05),
        .I4(q3_reg_3),
        .I5(pt_ce07),
        .O(q3_reg_i_56_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q3_reg_i_57__0
       (.I0(\xor_ln124_5_reg_32328_reg[7]_0 ),
        .I1(q3_reg_4),
        .O(q3_reg_i_57__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_58
       (.I0(q3_reg_1[6]),
        .I1(\xor_ln124_5_reg_32328_reg[6] ),
        .I2(q3_reg_2[6]),
        .I3(pt_ce05),
        .I4(q3_reg_3),
        .I5(pt_ce07),
        .O(q3_reg_i_58_n_0));
  LUT5 #(
    .INIT(32'h00004B0F)) 
    q3_reg_i_59__0
       (.I0(Q[6]),
        .I1(q4_reg_3),
        .I2(\xor_ln124_5_reg_32328_reg[6] ),
        .I3(Q[3]),
        .I4(q3_reg_4),
        .O(q3_reg_i_59__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_60
       (.I0(q3_reg_1[5]),
        .I1(\xor_ln124_5_reg_32328_reg[5] ),
        .I2(q3_reg_2[5]),
        .I3(pt_ce05),
        .I4(q3_reg_3),
        .I5(pt_ce07),
        .O(q3_reg_i_60_n_0));
  LUT5 #(
    .INIT(32'h00009AAA)) 
    q3_reg_i_61__0
       (.I0(\xor_ln124_5_reg_32328_reg[5] ),
        .I1(Q[6]),
        .I2(q4_reg_3),
        .I3(Q[3]),
        .I4(q3_reg_4),
        .O(q3_reg_i_61__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q3_reg_i_62
       (.I0(q3_reg_1[4]),
        .I1(\xor_ln124_5_reg_32328_reg[4]_1 ),
        .I2(q3_reg_2[4]),
        .I3(pt_ce05),
        .I4(q3_reg_3),
        .I5(pt_ce07),
        .O(q3_reg_i_62_n_0));
  LUT5 #(
    .INIT(32'h0000A595)) 
    q3_reg_i_63__0
       (.I0(\xor_ln124_5_reg_32328_reg[4]_1 ),
        .I1(Q[6]),
        .I2(q4_reg_3),
        .I3(Q[3]),
        .I4(q3_reg_4),
        .O(q3_reg_i_63__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_64
       (.I0(q3_reg_1[3]),
        .I1(\xor_ln124_5_reg_32328_reg[3] ),
        .I2(q3_reg_2[3]),
        .I3(pt_ce05),
        .I4(q3_reg_3),
        .I5(pt_ce07),
        .O(q3_reg_i_64_n_0));
  LUT5 #(
    .INIT(32'h0000A595)) 
    q3_reg_i_65__0
       (.I0(\xor_ln124_5_reg_32328_reg[3] ),
        .I1(Q[6]),
        .I2(q4_reg_3),
        .I3(Q[3]),
        .I4(q3_reg_4),
        .O(q3_reg_i_65__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_66
       (.I0(q3_reg_1[2]),
        .I1(\xor_ln124_5_reg_32328_reg[2] ),
        .I2(q3_reg_2[2]),
        .I3(pt_ce05),
        .I4(q3_reg_3),
        .I5(pt_ce07),
        .O(q3_reg_i_66_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    q3_reg_i_67__0
       (.I0(\xor_ln124_5_reg_32328_reg[2] ),
        .I1(q3_reg_4),
        .O(q3_reg_i_67__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_68
       (.I0(q3_reg_1[1]),
        .I1(\xor_ln124_5_reg_32328_reg[1] ),
        .I2(q3_reg_2[1]),
        .I3(pt_ce05),
        .I4(q3_reg_3),
        .I5(pt_ce07),
        .O(q3_reg_i_68_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q3_reg_i_69__0
       (.I0(\xor_ln124_5_reg_32328_reg[1] ),
        .I1(q3_reg_4),
        .O(q3_reg_i_69__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_70
       (.I0(q3_reg_1[0]),
        .I1(\xor_ln124_5_reg_32328_reg[0] ),
        .I2(q3_reg_2[0]),
        .I3(pt_ce05),
        .I4(q3_reg_3),
        .I5(pt_ce07),
        .O(q3_reg_i_70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    q3_reg_i_71__0
       (.I0(Q[6]),
        .I1(q4_reg_3),
        .I2(\xor_ln124_5_reg_32328_reg[0] ),
        .I3(q3_reg_4),
        .O(q3_reg_i_71__0_n_0));
  LUT6 #(
    .INIT(64'hFF0EFFFE000E00FE)) 
    q4_reg_i_11
       (.I0(q4_reg_i_60_n_0),
        .I1(q4_reg_i_61__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q4_reg[7]),
        .I5(q4_reg_0[7]),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'h000E00FEFF0EFFFE)) 
    q4_reg_i_12
       (.I0(q4_reg_i_62_n_0),
        .I1(q4_reg_i_63__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q4_reg[6]),
        .I5(q4_reg_0[6]),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'hFF0EFFFE000E00FE)) 
    q4_reg_i_13
       (.I0(q4_reg_i_64_n_0),
        .I1(q4_reg_i_65__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q4_reg[5]),
        .I5(q4_reg_0[5]),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    q4_reg_i_14
       (.I0(q4_reg_i_66_n_0),
        .I1(q4_reg_i_67__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q4_reg[4]),
        .I5(q4_reg_0[4]),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'h00FE000EFFFEFF0E)) 
    q4_reg_i_15
       (.I0(q4_reg_i_68_n_0),
        .I1(q4_reg_i_69__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q4_reg[3]),
        .I5(q4_reg_0[3]),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hFF0EFFFE000E00FE)) 
    q4_reg_i_16
       (.I0(q4_reg_i_70_n_0),
        .I1(q4_reg_i_71__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q4_reg[2]),
        .I5(q4_reg_0[2]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    q4_reg_i_17
       (.I0(q4_reg_i_72_n_0),
        .I1(q4_reg_i_73__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q4_reg[1]),
        .I5(q4_reg_0[1]),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'h00FE000EFFFEFF0E)) 
    q4_reg_i_18
       (.I0(q4_reg_i_74_n_0),
        .I1(q4_reg_i_75__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q4_reg[0]),
        .I5(q4_reg_0[0]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    q4_reg_i_2
       (.I0(Q[5]),
        .I1(q4_reg_3),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[2]),
        .I5(q4_reg_i_25_n_0),
        .O(clefia_s1_ce6));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    q4_reg_i_25
       (.I0(Q[7]),
        .I1(Q[11]),
        .I2(q4_reg_3),
        .I3(Q[13]),
        .I4(Q[4]),
        .O(q4_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q4_reg_i_60
       (.I0(q4_reg_1[7]),
        .I1(\xor_ln124_5_reg_32328_reg[7]_0 ),
        .I2(q4_reg_2[7]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'h00000000000000A9)) 
    q4_reg_i_61__0
       (.I0(\xor_ln124_5_reg_32328_reg[7]_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_61__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_62
       (.I0(q4_reg_1[6]),
        .I1(\xor_ln124_5_reg_32328_reg[6] ),
        .I2(q4_reg_2[6]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'h00000000000000A9)) 
    q4_reg_i_63__0
       (.I0(\xor_ln124_5_reg_32328_reg[6] ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_63__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q4_reg_i_64
       (.I0(q4_reg_1[5]),
        .I1(\xor_ln124_5_reg_32328_reg[5] ),
        .I2(q4_reg_2[5]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_64_n_0));
  LUT5 #(
    .INIT(32'h00000009)) 
    q4_reg_i_65__0
       (.I0(\xor_ln124_5_reg_32328_reg[5] ),
        .I1(Q[5]),
        .I2(Q[13]),
        .I3(Q[7]),
        .I4(Q[11]),
        .O(q4_reg_i_65__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q4_reg_i_66
       (.I0(q4_reg_1[4]),
        .I1(\xor_ln124_5_reg_32328_reg[4]_1 ),
        .I2(q4_reg_2[4]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'h0000000000000063)) 
    q4_reg_i_67__0
       (.I0(Q[5]),
        .I1(\xor_ln124_5_reg_32328_reg[4]_1 ),
        .I2(Q[4]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_67__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q4_reg_i_68
       (.I0(q4_reg_1[3]),
        .I1(\xor_ln124_5_reg_32328_reg[3] ),
        .I2(q4_reg_2[3]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'h000000000000009A)) 
    q4_reg_i_69__0
       (.I0(\xor_ln124_5_reg_32328_reg[3] ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_69__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q4_reg_i_70
       (.I0(q4_reg_1[2]),
        .I1(\xor_ln124_5_reg_32328_reg[2] ),
        .I2(q4_reg_2[2]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_70_n_0));
  LUT5 #(
    .INIT(32'h00000006)) 
    q4_reg_i_71__0
       (.I0(Q[5]),
        .I1(\xor_ln124_5_reg_32328_reg[2] ),
        .I2(Q[13]),
        .I3(Q[7]),
        .I4(Q[11]),
        .O(q4_reg_i_71__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_72
       (.I0(q4_reg_1[1]),
        .I1(\xor_ln124_5_reg_32328_reg[1] ),
        .I2(q4_reg_2[1]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_72_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    q4_reg_i_73__0
       (.I0(\xor_ln124_5_reg_32328_reg[1] ),
        .I1(Q[13]),
        .I2(Q[7]),
        .I3(Q[11]),
        .O(q4_reg_i_73__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q4_reg_i_74
       (.I0(q4_reg_1[0]),
        .I1(\xor_ln124_5_reg_32328_reg[0] ),
        .I2(q4_reg_2[0]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h0000000000000036)) 
    q4_reg_i_75__0
       (.I0(Q[5]),
        .I1(\xor_ln124_5_reg_32328_reg[0] ),
        .I2(Q[4]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(q4_reg_i_75__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0] ),
        .I1(ar_hs),
        .I2(q1[0]),
        .I3(int_pt_read),
        .I4(\rdata_reg[31] [0]),
        .O(\q1_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(q1[10]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [10]),
        .O(\q1_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(q1[11]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [11]),
        .O(\q1_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(q1[12]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [12]),
        .O(\q1_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(q1[13]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [13]),
        .O(\q1_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(q1[14]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [14]),
        .O(\q1_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(q1[15]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [15]),
        .O(\q1_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(q1[16]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [16]),
        .O(\q1_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(q1[17]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [17]),
        .O(\q1_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(q1[18]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [18]),
        .O(\q1_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(q1[19]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [19]),
        .O(\q1_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[1]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [1]),
        .O(\q1_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(q1[20]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [20]),
        .O(\q1_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(q1[21]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [21]),
        .O(\q1_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(q1[22]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [22]),
        .O(\q1_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(q1[23]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [23]),
        .O(\q1_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(q1[24]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [24]),
        .O(\q1_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(q1[25]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [25]),
        .O(\q1_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(q1[26]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [26]),
        .O(\q1_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(q1[27]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [27]),
        .O(\q1_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(q1[28]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [28]),
        .O(\q1_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(q1[29]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [29]),
        .O(\q1_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[2]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [2]),
        .O(\q1_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(q1[30]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [30]),
        .O(\q1_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(q1[31]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [31]),
        .O(\q1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[3]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [3]),
        .O(\q1_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1 
       (.I0(q1[4]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [4]),
        .O(\q1_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1 
       (.I0(q1[5]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [5]),
        .O(\q1_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1 
       (.I0(q1[6]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [6]),
        .O(\q1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[7]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [7]),
        .O(\q1_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(q1[8]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [8]),
        .O(\q1_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[9]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [9]),
        .O(\q1_reg[9]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_32355[0]_i_1 
       (.I0(x_assign_6_reg_32175[0]),
        .I1(x_assign_2_reg_32113[0]),
        .I2(\xor_ln124_11_reg_32355_reg[7] [0]),
        .I3(\xor_ln124_5_reg_32328_reg[0] ),
        .I4(\xor_ln124_11_reg_32355_reg[7]_0 [0]),
        .I5(\xor_ln124_11_reg_32355_reg[7]_1 [0]),
        .O(\x_assign_6_reg_32175_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_11_reg_32355[1]_i_1 
       (.I0(x_assign_6_reg_32175[1]),
        .I1(x_assign_2_reg_32113[1]),
        .I2(\xor_ln124_11_reg_32355_reg[7] [1]),
        .I3(\xor_ln124_5_reg_32328_reg[1] ),
        .I4(\xor_ln124_11_reg_32355_reg[7]_0 [1]),
        .I5(\xor_ln124_11_reg_32355_reg[7]_1 [1]),
        .O(\x_assign_6_reg_32175_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_11_reg_32355[2]_i_1 
       (.I0(x_assign_6_reg_32175[2]),
        .I1(x_assign_2_reg_32113[2]),
        .I2(\xor_ln124_11_reg_32355_reg[7] [2]),
        .I3(\xor_ln124_5_reg_32328_reg[2] ),
        .I4(\xor_ln124_11_reg_32355_reg[7]_0 [2]),
        .I5(\xor_ln124_11_reg_32355_reg[7]_1 [2]),
        .O(\x_assign_6_reg_32175_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_11_reg_32355[3]_i_1 
       (.I0(x_assign_6_reg_32175[3]),
        .I1(x_assign_2_reg_32113[3]),
        .I2(\xor_ln124_11_reg_32355_reg[7] [3]),
        .I3(\xor_ln124_5_reg_32328_reg[3] ),
        .I4(\xor_ln124_11_reg_32355_reg[7]_0 [3]),
        .I5(\xor_ln124_11_reg_32355_reg[7]_1 [3]),
        .O(\x_assign_6_reg_32175_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_32355[4]_i_1 
       (.I0(x_assign_6_reg_32175[4]),
        .I1(x_assign_2_reg_32113[4]),
        .I2(\xor_ln124_11_reg_32355_reg[7] [4]),
        .I3(\xor_ln124_5_reg_32328_reg[4]_1 ),
        .I4(\xor_ln124_11_reg_32355_reg[7]_0 [4]),
        .I5(\xor_ln124_11_reg_32355_reg[7]_1 [4]),
        .O(\x_assign_6_reg_32175_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_32355[5]_i_1 
       (.I0(x_assign_6_reg_32175[5]),
        .I1(x_assign_2_reg_32113[5]),
        .I2(\xor_ln124_11_reg_32355_reg[7] [5]),
        .I3(\xor_ln124_5_reg_32328_reg[5] ),
        .I4(\xor_ln124_11_reg_32355_reg[7]_0 [5]),
        .I5(\xor_ln124_11_reg_32355_reg[7]_1 [5]),
        .O(\x_assign_6_reg_32175_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_32355[6]_i_1 
       (.I0(x_assign_6_reg_32175[6]),
        .I1(x_assign_2_reg_32113[6]),
        .I2(\xor_ln124_11_reg_32355_reg[7] [6]),
        .I3(\xor_ln124_5_reg_32328_reg[6] ),
        .I4(\xor_ln124_11_reg_32355_reg[7]_0 [6]),
        .I5(\xor_ln124_11_reg_32355_reg[7]_1 [6]),
        .O(\x_assign_6_reg_32175_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_32355[7]_i_1 
       (.I0(x_assign_6_reg_32175[7]),
        .I1(x_assign_2_reg_32113[7]),
        .I2(\xor_ln124_11_reg_32355_reg[7] [7]),
        .I3(\xor_ln124_5_reg_32328_reg[7]_0 ),
        .I4(\xor_ln124_11_reg_32355_reg[7]_0 [7]),
        .I5(\xor_ln124_11_reg_32355_reg[7]_1 [7]),
        .O(\x_assign_6_reg_32175_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_14_reg_32381[0]_i_1 
       (.I0(\xor_ln124_14_reg_32381_reg[7] [0]),
        .I1(x_assign_s_reg_32144[3]),
        .I2(\xor_ln124_5_reg_32328_reg[0] ),
        .I3(or_ln_fu_3477_p3[0]),
        .I4(x_assign_2_reg_32113[7]),
        .I5(x_assign_1_reg_32201[0]),
        .O(\reg_2398_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_32381[1]_i_1 
       (.I0(\xor_ln124_14_reg_32381_reg[7] [1]),
        .I1(or_ln_fu_3477_p3[0]),
        .I2(\xor_ln124_5_reg_32328_reg[1] ),
        .I3(x_assign_s_reg_32144[0]),
        .I4(x_assign_2_reg_32113[0]),
        .I5(x_assign_1_reg_32201[1]),
        .O(\reg_2398_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_14_reg_32381[2]_i_1 
       (.I0(\xor_ln124_14_reg_32381_reg[7] [2]),
        .I1(or_ln_fu_3477_p3[1]),
        .I2(\xor_ln124_5_reg_32328_reg[2] ),
        .I3(x_assign_s_reg_32144[1]),
        .I4(\xor_ln124_14_reg_32381_reg[4] [0]),
        .I5(x_assign_1_reg_32201[2]),
        .O(\reg_2398_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_14_reg_32381[3]_i_1 
       (.I0(\xor_ln124_14_reg_32381_reg[7] [3]),
        .I1(or_ln_fu_3477_p3[2]),
        .I2(\xor_ln124_5_reg_32328_reg[3] ),
        .I3(x_assign_s_reg_32144[2]),
        .I4(\xor_ln124_14_reg_32381_reg[4] [1]),
        .I5(x_assign_1_reg_32201[3]),
        .O(\reg_2398_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_32381[4]_i_1 
       (.I0(\xor_ln124_14_reg_32381_reg[7] [4]),
        .I1(or_ln_fu_3477_p3[3]),
        .I2(\xor_ln124_5_reg_32328_reg[4]_1 ),
        .I3(or_ln_fu_3477_p3[4]),
        .I4(\xor_ln124_14_reg_32381_reg[4] [2]),
        .I5(x_assign_1_reg_32201[4]),
        .O(\reg_2398_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_32381[5]_i_1 
       (.I0(\xor_ln124_14_reg_32381_reg[7] [5]),
        .I1(or_ln_fu_3477_p3[4]),
        .I2(\xor_ln124_5_reg_32328_reg[5] ),
        .I3(or_ln_fu_3477_p3[5]),
        .I4(x_assign_2_reg_32113[4]),
        .I5(x_assign_1_reg_32201[5]),
        .O(\reg_2398_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_32381[6]_i_1 
       (.I0(\xor_ln124_14_reg_32381_reg[7] [6]),
        .I1(or_ln_fu_3477_p3[5]),
        .I2(\xor_ln124_5_reg_32328_reg[6] ),
        .I3(or_ln_fu_3477_p3[6]),
        .I4(x_assign_2_reg_32113[5]),
        .I5(x_assign_1_reg_32201[6]),
        .O(\reg_2398_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_32381[7]_i_1 
       (.I0(\xor_ln124_14_reg_32381_reg[7] [7]),
        .I1(or_ln_fu_3477_p3[6]),
        .I2(\xor_ln124_5_reg_32328_reg[7]_0 ),
        .I3(x_assign_s_reg_32144[3]),
        .I4(x_assign_2_reg_32113[6]),
        .I5(x_assign_1_reg_32201[7]),
        .O(\reg_2398_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_15_reg_32413[0]_i_1 
       (.I0(\xor_ln124_15_reg_32413_reg[7] [0]),
        .I1(\xor_ln124_5_reg_32328_reg[0] ),
        .I2(x_assign_6_reg_32175[0]),
        .I3(x_assign_2_reg_32113[0]),
        .I4(\xor_ln124_15_reg_32413_reg[7]_0 [0]),
        .I5(\xor_ln124_15_reg_32413_reg[7]_1 [0]),
        .O(\reg_2405_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_15_reg_32413[1]_i_1 
       (.I0(\xor_ln124_15_reg_32413_reg[7] [1]),
        .I1(\xor_ln124_5_reg_32328_reg[1] ),
        .I2(x_assign_6_reg_32175[1]),
        .I3(x_assign_2_reg_32113[1]),
        .I4(\xor_ln124_15_reg_32413_reg[7]_0 [1]),
        .I5(\xor_ln124_15_reg_32413_reg[7]_1 [1]),
        .O(\reg_2405_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_15_reg_32413[2]_i_1 
       (.I0(\xor_ln124_15_reg_32413_reg[7] [2]),
        .I1(\xor_ln124_5_reg_32328_reg[2] ),
        .I2(x_assign_6_reg_32175[2]),
        .I3(x_assign_2_reg_32113[2]),
        .I4(\xor_ln124_15_reg_32413_reg[7]_0 [2]),
        .I5(\xor_ln124_15_reg_32413_reg[7]_1 [2]),
        .O(\reg_2405_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_15_reg_32413[3]_i_1 
       (.I0(\xor_ln124_15_reg_32413_reg[7] [3]),
        .I1(\xor_ln124_5_reg_32328_reg[3] ),
        .I2(x_assign_6_reg_32175[3]),
        .I3(x_assign_2_reg_32113[3]),
        .I4(\xor_ln124_15_reg_32413_reg[7]_0 [3]),
        .I5(\xor_ln124_15_reg_32413_reg[7]_1 [3]),
        .O(\reg_2405_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_15_reg_32413[4]_i_1 
       (.I0(\xor_ln124_15_reg_32413_reg[7] [4]),
        .I1(\xor_ln124_5_reg_32328_reg[4]_1 ),
        .I2(x_assign_6_reg_32175[4]),
        .I3(x_assign_2_reg_32113[4]),
        .I4(\xor_ln124_15_reg_32413_reg[7]_0 [4]),
        .I5(\xor_ln124_15_reg_32413_reg[7]_1 [4]),
        .O(\reg_2405_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_15_reg_32413[5]_i_1 
       (.I0(\xor_ln124_15_reg_32413_reg[7] [5]),
        .I1(\xor_ln124_5_reg_32328_reg[5] ),
        .I2(x_assign_6_reg_32175[5]),
        .I3(x_assign_2_reg_32113[5]),
        .I4(\xor_ln124_15_reg_32413_reg[7]_0 [5]),
        .I5(\xor_ln124_15_reg_32413_reg[7]_1 [5]),
        .O(\reg_2405_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_15_reg_32413[6]_i_1 
       (.I0(\xor_ln124_15_reg_32413_reg[7] [6]),
        .I1(\xor_ln124_5_reg_32328_reg[6] ),
        .I2(x_assign_6_reg_32175[6]),
        .I3(x_assign_2_reg_32113[6]),
        .I4(\xor_ln124_15_reg_32413_reg[7]_0 [6]),
        .I5(\xor_ln124_15_reg_32413_reg[7]_1 [6]),
        .O(\reg_2405_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_15_reg_32413[7]_i_1 
       (.I0(\xor_ln124_15_reg_32413_reg[7] [7]),
        .I1(\xor_ln124_5_reg_32328_reg[7]_0 ),
        .I2(x_assign_6_reg_32175[7]),
        .I3(x_assign_2_reg_32113[7]),
        .I4(\xor_ln124_15_reg_32413_reg[7]_0 [7]),
        .I5(\xor_ln124_15_reg_32413_reg[7]_1 [7]),
        .O(\reg_2405_reg[7] [7]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_20_reg_32455[0]_i_1 
       (.I0(\xor_ln124_20_reg_32455_reg[7]_0 [0]),
        .I1(\xor_ln124_5_reg_32328_reg[0] ),
        .I2(\xor_ln124_20_reg_32455_reg[7]_1 [0]),
        .I3(\xor_ln124_20_reg_32455_reg[7]_2 [0]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [0]),
        .O(\trunc_ln134_10_reg_32267_reg[6] [0]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_20_reg_32455[1]_i_1 
       (.I0(\xor_ln124_20_reg_32455_reg[7]_0 [1]),
        .I1(\xor_ln124_5_reg_32328_reg[1] ),
        .I2(\xor_ln124_20_reg_32455_reg[7]_1 [1]),
        .I3(\xor_ln124_20_reg_32455_reg[7]_2 [1]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [1]),
        .O(\trunc_ln134_10_reg_32267_reg[6] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_32455[2]_i_1 
       (.I0(\xor_ln124_20_reg_32455_reg[7]_0 [2]),
        .I1(\xor_ln124_5_reg_32328_reg[2] ),
        .I2(\xor_ln124_20_reg_32455_reg[7]_1 [2]),
        .I3(\xor_ln124_20_reg_32455_reg[7]_2 [2]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [2]),
        .O(\trunc_ln134_10_reg_32267_reg[6] [2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_20_reg_32455[3]_i_1 
       (.I0(\xor_ln124_20_reg_32455_reg[7]_0 [3]),
        .I1(\xor_ln124_5_reg_32328_reg[3] ),
        .I2(\xor_ln124_20_reg_32455_reg[7]_1 [3]),
        .I3(\xor_ln124_20_reg_32455_reg[7]_2 [3]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [3]),
        .O(\trunc_ln134_10_reg_32267_reg[6] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_32455[4]_i_1 
       (.I0(\xor_ln124_20_reg_32455_reg[7]_0 [4]),
        .I1(\xor_ln124_5_reg_32328_reg[4]_1 ),
        .I2(\xor_ln124_20_reg_32455_reg[7]_1 [4]),
        .I3(\xor_ln124_20_reg_32455_reg[7]_2 [4]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [4]),
        .O(\trunc_ln134_10_reg_32267_reg[6] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_32455[5]_i_1 
       (.I0(\xor_ln124_20_reg_32455_reg[7]_0 [5]),
        .I1(\xor_ln124_5_reg_32328_reg[5] ),
        .I2(\xor_ln124_20_reg_32455_reg[7]_1 [5]),
        .I3(\xor_ln124_20_reg_32455_reg[7]_2 [5]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [5]),
        .O(\trunc_ln134_10_reg_32267_reg[6] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_32455[6]_i_1 
       (.I0(\xor_ln124_20_reg_32455_reg[7]_0 [6]),
        .I1(\xor_ln124_5_reg_32328_reg[6] ),
        .I2(\xor_ln124_20_reg_32455_reg[7]_1 [6]),
        .I3(\xor_ln124_20_reg_32455_reg[7]_2 [6]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [6]),
        .O(\trunc_ln134_10_reg_32267_reg[6] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_32455[7]_i_1 
       (.I0(\xor_ln124_20_reg_32455_reg[7]_0 [7]),
        .I1(\xor_ln124_5_reg_32328_reg[7]_0 ),
        .I2(\xor_ln124_20_reg_32455_reg[7]_1 [7]),
        .I3(\xor_ln124_20_reg_32455_reg[7]_2 [7]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [7]),
        .O(\trunc_ln134_10_reg_32267_reg[6] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_21_reg_32497[0]_i_1 
       (.I0(\xor_ln124_21_reg_32497_reg[7]_0 [0]),
        .I1(\xor_ln124_5_reg_32328_reg[0] ),
        .I2(\xor_ln124_21_reg_32497_reg[7]_1 [0]),
        .I3(\xor_ln124_21_reg_32497_reg[7]_2 [0]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [0]),
        .O(\trunc_ln134_17_reg_32242_reg[6] [0]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_21_reg_32497[1]_i_1 
       (.I0(\xor_ln124_21_reg_32497_reg[7]_0 [1]),
        .I1(\xor_ln124_5_reg_32328_reg[1] ),
        .I2(\xor_ln124_21_reg_32497_reg[7]_1 [1]),
        .I3(\xor_ln124_21_reg_32497_reg[7]_2 [1]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [1]),
        .O(\trunc_ln134_17_reg_32242_reg[6] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_21_reg_32497[2]_i_1 
       (.I0(\xor_ln124_21_reg_32497_reg[7]_0 [2]),
        .I1(\xor_ln124_5_reg_32328_reg[2] ),
        .I2(\xor_ln124_21_reg_32497_reg[7]_1 [2]),
        .I3(\xor_ln124_21_reg_32497_reg[7]_2 [2]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [2]),
        .O(\trunc_ln134_17_reg_32242_reg[6] [2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_21_reg_32497[3]_i_1 
       (.I0(\xor_ln124_21_reg_32497_reg[7]_0 [3]),
        .I1(\xor_ln124_5_reg_32328_reg[3] ),
        .I2(\xor_ln124_21_reg_32497_reg[7]_1 [3]),
        .I3(\xor_ln124_21_reg_32497_reg[7]_2 [3]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [3]),
        .O(\trunc_ln134_17_reg_32242_reg[6] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_21_reg_32497[4]_i_1 
       (.I0(\xor_ln124_21_reg_32497_reg[7]_0 [4]),
        .I1(\xor_ln124_5_reg_32328_reg[4]_1 ),
        .I2(\xor_ln124_21_reg_32497_reg[7]_1 [4]),
        .I3(\xor_ln124_21_reg_32497_reg[7]_2 [4]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [4]),
        .O(\trunc_ln134_17_reg_32242_reg[6] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_21_reg_32497[5]_i_1 
       (.I0(\xor_ln124_21_reg_32497_reg[7]_0 [5]),
        .I1(\xor_ln124_5_reg_32328_reg[5] ),
        .I2(\xor_ln124_21_reg_32497_reg[7]_1 [5]),
        .I3(\xor_ln124_21_reg_32497_reg[7]_2 [5]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [5]),
        .O(\trunc_ln134_17_reg_32242_reg[6] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_21_reg_32497[6]_i_1 
       (.I0(\xor_ln124_21_reg_32497_reg[7]_0 [6]),
        .I1(\xor_ln124_5_reg_32328_reg[6] ),
        .I2(\xor_ln124_21_reg_32497_reg[7]_1 [6]),
        .I3(\xor_ln124_21_reg_32497_reg[7]_2 [6]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [6]),
        .O(\trunc_ln134_17_reg_32242_reg[6] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_21_reg_32497[7]_i_1 
       (.I0(\xor_ln124_21_reg_32497_reg[7]_0 [7]),
        .I1(\xor_ln124_5_reg_32328_reg[7]_0 ),
        .I2(\xor_ln124_21_reg_32497_reg[7]_1 [7]),
        .I3(\xor_ln124_21_reg_32497_reg[7]_2 [7]),
        .I4(\xor_ln124_20_reg_32455_reg[7] [7]),
        .O(\trunc_ln134_17_reg_32242_reg[6] [7]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_22_reg_32537[0]_i_1 
       (.I0(\xor_ln124_22_reg_32537_reg[7]_0 [0]),
        .I1(\xor_ln124_5_reg_32328_reg[0] ),
        .I2(\xor_ln124_22_reg_32537_reg[7]_1 [0]),
        .I3(\xor_ln124_22_reg_32537_reg[7]_2 [0]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [0]),
        .O(\or_ln134_9_reg_32445_reg[7] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_22_reg_32537[1]_i_1 
       (.I0(\xor_ln124_22_reg_32537_reg[7]_0 [1]),
        .I1(\xor_ln124_5_reg_32328_reg[1] ),
        .I2(\xor_ln124_22_reg_32537_reg[7]_1 [1]),
        .I3(\xor_ln124_22_reg_32537_reg[7]_2 [1]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [1]),
        .O(\or_ln134_9_reg_32445_reg[7] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_22_reg_32537[2]_i_1 
       (.I0(\xor_ln124_22_reg_32537_reg[7]_0 [2]),
        .I1(\xor_ln124_5_reg_32328_reg[2] ),
        .I2(\xor_ln124_22_reg_32537_reg[7]_1 [2]),
        .I3(\xor_ln124_22_reg_32537_reg[7]_2 [2]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [2]),
        .O(\or_ln134_9_reg_32445_reg[7] [2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_22_reg_32537[3]_i_1 
       (.I0(\xor_ln124_22_reg_32537_reg[7]_0 [3]),
        .I1(\xor_ln124_5_reg_32328_reg[3] ),
        .I2(\xor_ln124_22_reg_32537_reg[7]_1 [3]),
        .I3(\xor_ln124_22_reg_32537_reg[7]_2 [3]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [3]),
        .O(\or_ln134_9_reg_32445_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_22_reg_32537[4]_i_1 
       (.I0(\xor_ln124_22_reg_32537_reg[7]_0 [4]),
        .I1(\xor_ln124_5_reg_32328_reg[4]_1 ),
        .I2(\xor_ln124_22_reg_32537_reg[7]_1 [4]),
        .I3(\xor_ln124_22_reg_32537_reg[7]_2 [4]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [4]),
        .O(\or_ln134_9_reg_32445_reg[7] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_22_reg_32537[5]_i_1 
       (.I0(\xor_ln124_22_reg_32537_reg[7]_0 [5]),
        .I1(\xor_ln124_5_reg_32328_reg[5] ),
        .I2(\xor_ln124_22_reg_32537_reg[7]_1 [5]),
        .I3(\xor_ln124_22_reg_32537_reg[7]_2 [5]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [5]),
        .O(\or_ln134_9_reg_32445_reg[7] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_22_reg_32537[6]_i_1 
       (.I0(\xor_ln124_22_reg_32537_reg[7]_0 [6]),
        .I1(\xor_ln124_5_reg_32328_reg[6] ),
        .I2(\xor_ln124_22_reg_32537_reg[7]_1 [6]),
        .I3(\xor_ln124_22_reg_32537_reg[7]_2 [6]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [6]),
        .O(\or_ln134_9_reg_32445_reg[7] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_22_reg_32537[7]_i_1 
       (.I0(\xor_ln124_22_reg_32537_reg[7]_0 [7]),
        .I1(\xor_ln124_5_reg_32328_reg[7]_0 ),
        .I2(\xor_ln124_22_reg_32537_reg[7]_1 [7]),
        .I3(\xor_ln124_22_reg_32537_reg[7]_2 [7]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [7]),
        .O(\or_ln134_9_reg_32445_reg[7] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_32584[0]_i_1 
       (.I0(\xor_ln124_23_reg_32584_reg[7] [0]),
        .I1(\xor_ln124_5_reg_32328_reg[0] ),
        .I2(\xor_ln124_23_reg_32584_reg[7]_0 [0]),
        .I3(\xor_ln124_5_reg_32328_reg[7] [0]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_32584[1]_i_1 
       (.I0(\xor_ln124_23_reg_32584_reg[7] [1]),
        .I1(\xor_ln124_5_reg_32328_reg[1] ),
        .I2(\xor_ln124_23_reg_32584_reg[7]_0 [1]),
        .I3(\xor_ln124_5_reg_32328_reg[7] [1]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_32584[2]_i_1 
       (.I0(\xor_ln124_23_reg_32584_reg[7] [2]),
        .I1(\xor_ln124_5_reg_32328_reg[2] ),
        .I2(\xor_ln124_23_reg_32584_reg[7]_0 [2]),
        .I3(\xor_ln124_5_reg_32328_reg[7] [2]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_23_reg_32584[3]_i_1 
       (.I0(\xor_ln124_23_reg_32584_reg[7] [3]),
        .I1(\xor_ln124_5_reg_32328_reg[3] ),
        .I2(\xor_ln124_23_reg_32584_reg[7]_0 [3]),
        .I3(\xor_ln124_5_reg_32328_reg[7] [3]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_32584[4]_i_1 
       (.I0(\xor_ln124_23_reg_32584_reg[7] [4]),
        .I1(\xor_ln124_5_reg_32328_reg[4]_1 ),
        .I2(\xor_ln124_23_reg_32584_reg[7]_0 [4]),
        .I3(\xor_ln124_5_reg_32328_reg[7] [4]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_32584[5]_i_1 
       (.I0(\xor_ln124_23_reg_32584_reg[7] [5]),
        .I1(\xor_ln124_5_reg_32328_reg[5] ),
        .I2(\xor_ln124_23_reg_32584_reg[7]_0 [5]),
        .I3(\xor_ln124_5_reg_32328_reg[7] [5]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_32584[6]_i_1 
       (.I0(\xor_ln124_23_reg_32584_reg[7] [6]),
        .I1(\xor_ln124_5_reg_32328_reg[6] ),
        .I2(\xor_ln124_23_reg_32584_reg[7]_0 [6]),
        .I3(\xor_ln124_5_reg_32328_reg[7] [6]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_32584[7]_i_1 
       (.I0(\xor_ln124_23_reg_32584_reg[7] [7]),
        .I1(\xor_ln124_5_reg_32328_reg[7]_0 ),
        .I2(\xor_ln124_23_reg_32584_reg[7]_0 [7]),
        .I3(\xor_ln124_5_reg_32328_reg[7] [7]),
        .I4(\xor_ln124_22_reg_32537_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_32328[0]_i_1 
       (.I0(\xor_ln124_5_reg_32328_reg[7] [0]),
        .I1(x_assign_6_reg_32175[7]),
        .I2(\xor_ln124_5_reg_32328_reg[0] ),
        .I3(x_assign_1_reg_32201[7]),
        .I4(x_assign_1_reg_32201[0]),
        .I5(or_ln_fu_3477_p3[0]),
        .O(\reg_2388_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_32328[1]_i_1 
       (.I0(\xor_ln124_5_reg_32328_reg[7] [1]),
        .I1(x_assign_6_reg_32175[0]),
        .I2(\xor_ln124_5_reg_32328_reg[1] ),
        .I3(x_assign_1_reg_32201[0]),
        .I4(x_assign_1_reg_32201[1]),
        .I5(x_assign_s_reg_32144[0]),
        .O(\reg_2388_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_32328[2]_i_1 
       (.I0(\xor_ln124_5_reg_32328_reg[7] [2]),
        .I1(\xor_ln124_5_reg_32328_reg[4] [0]),
        .I2(\xor_ln124_5_reg_32328_reg[2] ),
        .I3(\xor_ln124_5_reg_32328_reg[4]_0 [0]),
        .I4(x_assign_1_reg_32201[2]),
        .I5(x_assign_s_reg_32144[1]),
        .O(\reg_2388_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_32328[3]_i_1 
       (.I0(\xor_ln124_5_reg_32328_reg[7] [3]),
        .I1(\xor_ln124_5_reg_32328_reg[4] [1]),
        .I2(\xor_ln124_5_reg_32328_reg[3] ),
        .I3(\xor_ln124_5_reg_32328_reg[4]_0 [1]),
        .I4(x_assign_1_reg_32201[3]),
        .I5(x_assign_s_reg_32144[2]),
        .O(\reg_2388_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_32328[4]_i_1 
       (.I0(\xor_ln124_5_reg_32328_reg[7] [4]),
        .I1(\xor_ln124_5_reg_32328_reg[4] [2]),
        .I2(\xor_ln124_5_reg_32328_reg[4]_1 ),
        .I3(\xor_ln124_5_reg_32328_reg[4]_0 [2]),
        .I4(x_assign_1_reg_32201[4]),
        .I5(or_ln_fu_3477_p3[4]),
        .O(\reg_2388_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_32328[5]_i_1 
       (.I0(\xor_ln124_5_reg_32328_reg[7] [5]),
        .I1(x_assign_6_reg_32175[4]),
        .I2(\xor_ln124_5_reg_32328_reg[5] ),
        .I3(x_assign_1_reg_32201[4]),
        .I4(x_assign_1_reg_32201[5]),
        .I5(or_ln_fu_3477_p3[5]),
        .O(\reg_2388_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_32328[6]_i_1 
       (.I0(\xor_ln124_5_reg_32328_reg[7] [6]),
        .I1(x_assign_6_reg_32175[5]),
        .I2(\xor_ln124_5_reg_32328_reg[6] ),
        .I3(x_assign_1_reg_32201[5]),
        .I4(x_assign_1_reg_32201[6]),
        .I5(or_ln_fu_3477_p3[6]),
        .O(\reg_2388_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_32328[7]_i_1 
       (.I0(\xor_ln124_5_reg_32328_reg[7] [7]),
        .I1(x_assign_6_reg_32175[6]),
        .I2(\xor_ln124_5_reg_32328_reg[7]_0 ),
        .I3(x_assign_1_reg_32201[6]),
        .I4(x_assign_1_reg_32201[7]),
        .I5(x_assign_s_reg_32144[3]),
        .O(\reg_2388_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "clefia_enc_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram__parameterized0
   (ap_enable_reg_pp0_iter4_reg,
    ap_done,
    ap_enable_reg_pp0_iter4_reg_0,
    ap_enable_reg_pp0_iter3_reg,
    \x_assign_295_reg_36540_reg[6] ,
    \x_assign_295_reg_36540_reg[7] ,
    \trunc_ln134_494_reg_36546_reg[1] ,
    \trunc_ln134_494_reg_36546_reg[2] ,
    \trunc_ln134_494_reg_36546_reg[3] ,
    \trunc_ln134_494_reg_36546_reg[4] ,
    \trunc_ln134_494_reg_36546_reg[5] ,
    xor_ln124_403_fu_31328_p2,
    \x_assign_270_reg_36183_reg[5] ,
    \x_assign_270_reg_36183_reg[4] ,
    \x_assign_270_reg_36183_reg[1] ,
    \x_assign_270_reg_36183_reg[0] ,
    ar_hs,
    \q1_reg[31]_0 ,
    ap_enable_reg_pp0_iter4,
    Q,
    mem_reg_0_3_7_7_i_1_0,
    ct_address0127_out,
    ct_ce08,
    mem_reg_0_3_7_7_i_1_1,
    mem_reg_0_3_7_7_i_1_2,
    ap_enable_reg_pp0_iter3,
    mem_reg_0_3_7_7_i_5_0,
    mem_reg_0_3_7_7_i_5_1,
    mem_reg_0_3_7_7_i_5_2,
    mem_reg_0_3_7_7_i_1_3,
    mem_reg_0_3_7_7_i_1_4,
    mem_reg_0_3_7_7_i_1_5,
    mem_reg_0_3_7_7_i_5_3,
    mem_reg_0_3_7_7_i_5_4,
    mem_reg_0_3_7_7_i_5_5,
    x_assign_295_reg_36540,
    or_ln134_195_fu_31283_p3,
    q3_reg_i_54,
    q3_reg_i_54_0,
    or_ln134_196_fu_31289_p3,
    x_assign_294_reg_36534,
    x_assign_270_reg_36183,
    or_ln134_192_fu_29524_p3,
    or_ln134_191_fu_29518_p3,
    mem_reg_0_3_7_7_i_3_0,
    x_assign_288_reg_36231,
    mem_reg_0_3_7_7_i_7_0,
    or_ln134_179_fu_29342_p3,
    mem_reg_0_3_7_7_i_7_1,
    or_ln134_180_fu_29348_p3,
    x_assign_290_reg_36253,
    x_assign_271_reg_36189,
    mem_reg_0_3_7_7_i_1_6,
    mem_reg_0_3_7_7_i_1_7,
    rstate,
    s_axi_control_ARVALID,
    ap_clk,
    int_pt_address1);
  output ap_enable_reg_pp0_iter4_reg;
  output ap_done;
  output ap_enable_reg_pp0_iter4_reg_0;
  output ap_enable_reg_pp0_iter3_reg;
  output \x_assign_295_reg_36540_reg[6] ;
  output \x_assign_295_reg_36540_reg[7] ;
  output \trunc_ln134_494_reg_36546_reg[1] ;
  output \trunc_ln134_494_reg_36546_reg[2] ;
  output \trunc_ln134_494_reg_36546_reg[3] ;
  output \trunc_ln134_494_reg_36546_reg[4] ;
  output \trunc_ln134_494_reg_36546_reg[5] ;
  output [0:0]xor_ln124_403_fu_31328_p2;
  output \x_assign_270_reg_36183_reg[5] ;
  output \x_assign_270_reg_36183_reg[4] ;
  output \x_assign_270_reg_36183_reg[1] ;
  output \x_assign_270_reg_36183_reg[0] ;
  output ar_hs;
  output [31:0]\q1_reg[31]_0 ;
  input ap_enable_reg_pp0_iter4;
  input [13:0]Q;
  input [7:0]mem_reg_0_3_7_7_i_1_0;
  input ct_address0127_out;
  input ct_ce08;
  input [7:0]mem_reg_0_3_7_7_i_1_1;
  input [7:0]mem_reg_0_3_7_7_i_1_2;
  input ap_enable_reg_pp0_iter3;
  input [7:0]mem_reg_0_3_7_7_i_5_0;
  input [7:0]mem_reg_0_3_7_7_i_5_1;
  input [7:0]mem_reg_0_3_7_7_i_5_2;
  input [7:0]mem_reg_0_3_7_7_i_1_3;
  input [7:0]mem_reg_0_3_7_7_i_1_4;
  input [7:0]mem_reg_0_3_7_7_i_1_5;
  input [7:0]mem_reg_0_3_7_7_i_5_3;
  input [7:0]mem_reg_0_3_7_7_i_5_4;
  input [7:0]mem_reg_0_3_7_7_i_5_5;
  input [5:0]x_assign_295_reg_36540;
  input [7:0]or_ln134_195_fu_31283_p3;
  input [7:0]q3_reg_i_54;
  input [7:0]q3_reg_i_54_0;
  input [5:0]or_ln134_196_fu_31289_p3;
  input [7:0]x_assign_294_reg_36534;
  input [7:0]x_assign_270_reg_36183;
  input [6:0]or_ln134_192_fu_29524_p3;
  input [7:0]or_ln134_191_fu_29518_p3;
  input [7:0]mem_reg_0_3_7_7_i_3_0;
  input [7:0]x_assign_288_reg_36231;
  input [7:0]mem_reg_0_3_7_7_i_7_0;
  input [7:0]or_ln134_179_fu_29342_p3;
  input [7:0]mem_reg_0_3_7_7_i_7_1;
  input [5:0]or_ln134_180_fu_29348_p3;
  input [3:0]x_assign_290_reg_36253;
  input [5:0]x_assign_271_reg_36189;
  input [7:0]mem_reg_0_3_7_7_i_1_6;
  input [7:0]mem_reg_0_3_7_7_i_1_7;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input ap_clk;
  input [1:0]int_pt_address1;

  wire [13:0]Q;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ar_hs;
  wire ct_address0127_out;
  wire ct_address0128_out;
  wire ct_address0131_out;
  wire ct_address0132_out;
  wire ct_address0133_out;
  wire ct_address0134_out;
  wire ct_address0135_out;
  wire ct_address0136_out;
  wire ct_address0137_out;
  wire ct_address0138_out;
  wire ct_address0139_out;
  wire ct_ce0;
  wire ct_ce08;
  wire [1:0]int_pt_address1;
  wire mem_reg_0_3_0_0_i_10_n_0;
  wire mem_reg_0_3_0_0_i_11_n_0;
  wire mem_reg_0_3_0_0_i_12_n_0;
  wire mem_reg_0_3_0_0_i_14_n_0;
  wire mem_reg_0_3_0_0_i_15_n_0;
  wire mem_reg_0_3_0_0_i_16_n_0;
  wire mem_reg_0_3_0_0_i_17_n_0;
  wire mem_reg_0_3_0_0_i_1__0_n_0;
  wire mem_reg_0_3_0_0_i_26_n_0;
  wire mem_reg_0_3_0_0_i_28_n_0;
  wire mem_reg_0_3_0_0_i_29_n_0;
  wire mem_reg_0_3_0_0_i_30_n_0;
  wire mem_reg_0_3_0_0_i_31_n_0;
  wire mem_reg_0_3_0_0_i_33_n_0;
  wire mem_reg_0_3_0_0_i_34_n_0;
  wire mem_reg_0_3_0_0_i_35_n_0;
  wire mem_reg_0_3_0_0_i_36_n_0;
  wire mem_reg_0_3_0_0_i_37_n_0;
  wire mem_reg_0_3_0_0_i_38_n_0;
  wire mem_reg_0_3_0_0_i_39_n_0;
  wire mem_reg_0_3_0_0_i_3_n_0;
  wire mem_reg_0_3_0_0_i_40_n_0;
  wire mem_reg_0_3_0_0_i_41_n_0;
  wire mem_reg_0_3_0_0_i_42_n_0;
  wire mem_reg_0_3_0_0_i_48_n_0;
  wire mem_reg_0_3_0_0_i_49_n_0;
  wire mem_reg_0_3_0_0_i_4_n_0;
  wire mem_reg_0_3_0_0_i_50_n_0;
  wire mem_reg_0_3_0_0_i_51_n_0;
  wire mem_reg_0_3_0_0_i_7_n_0;
  wire mem_reg_0_3_0_0_i_8_n_0;
  wire mem_reg_0_3_0_0_i_9_n_0;
  wire mem_reg_0_3_1_1_i_10_n_0;
  wire mem_reg_0_3_1_1_i_11_n_0;
  wire mem_reg_0_3_1_1_i_1_n_0;
  wire mem_reg_0_3_1_1_i_2_n_0;
  wire mem_reg_0_3_1_1_i_3_n_0;
  wire mem_reg_0_3_1_1_i_4_n_0;
  wire mem_reg_0_3_1_1_i_5_n_0;
  wire mem_reg_0_3_1_1_i_8_n_0;
  wire mem_reg_0_3_1_1_i_9_n_0;
  wire mem_reg_0_3_24_24_i_1__0_n_0;
  wire mem_reg_0_3_25_25_i_1__0_n_0;
  wire mem_reg_0_3_26_26_i_1__0_n_0;
  wire mem_reg_0_3_27_27_i_1__0_n_0;
  wire mem_reg_0_3_28_28_i_1__0_n_0;
  wire mem_reg_0_3_29_29_i_1__0_n_0;
  wire mem_reg_0_3_2_2_i_10_n_0;
  wire mem_reg_0_3_2_2_i_11_n_0;
  wire mem_reg_0_3_2_2_i_1_n_0;
  wire mem_reg_0_3_2_2_i_2_n_0;
  wire mem_reg_0_3_2_2_i_3_n_0;
  wire mem_reg_0_3_2_2_i_4_n_0;
  wire mem_reg_0_3_2_2_i_5_n_0;
  wire mem_reg_0_3_2_2_i_7_n_0;
  wire mem_reg_0_3_2_2_i_8_n_0;
  wire mem_reg_0_3_2_2_i_9_n_0;
  wire mem_reg_0_3_30_30_i_1__0_n_0;
  wire mem_reg_0_3_31_31_i_1__0_n_0;
  wire mem_reg_0_3_3_3_i_10_n_0;
  wire mem_reg_0_3_3_3_i_11_n_0;
  wire mem_reg_0_3_3_3_i_1_n_0;
  wire mem_reg_0_3_3_3_i_2_n_0;
  wire mem_reg_0_3_3_3_i_3_n_0;
  wire mem_reg_0_3_3_3_i_4_n_0;
  wire mem_reg_0_3_3_3_i_5_n_0;
  wire mem_reg_0_3_3_3_i_7_n_0;
  wire mem_reg_0_3_3_3_i_8_n_0;
  wire mem_reg_0_3_3_3_i_9_n_0;
  wire mem_reg_0_3_4_4_i_10_n_0;
  wire mem_reg_0_3_4_4_i_11_n_0;
  wire mem_reg_0_3_4_4_i_1_n_0;
  wire mem_reg_0_3_4_4_i_2_n_0;
  wire mem_reg_0_3_4_4_i_3_n_0;
  wire mem_reg_0_3_4_4_i_4_n_0;
  wire mem_reg_0_3_4_4_i_5_n_0;
  wire mem_reg_0_3_4_4_i_8_n_0;
  wire mem_reg_0_3_4_4_i_9_n_0;
  wire mem_reg_0_3_5_5_i_10_n_0;
  wire mem_reg_0_3_5_5_i_11_n_0;
  wire mem_reg_0_3_5_5_i_1_n_0;
  wire mem_reg_0_3_5_5_i_2_n_0;
  wire mem_reg_0_3_5_5_i_3_n_0;
  wire mem_reg_0_3_5_5_i_4_n_0;
  wire mem_reg_0_3_5_5_i_5_n_0;
  wire mem_reg_0_3_5_5_i_8_n_0;
  wire mem_reg_0_3_5_5_i_9_n_0;
  wire mem_reg_0_3_6_6_i_10_n_0;
  wire mem_reg_0_3_6_6_i_11_n_0;
  wire mem_reg_0_3_6_6_i_1_n_0;
  wire mem_reg_0_3_6_6_i_2_n_0;
  wire mem_reg_0_3_6_6_i_3_n_0;
  wire mem_reg_0_3_6_6_i_4_n_0;
  wire mem_reg_0_3_6_6_i_5_n_0;
  wire mem_reg_0_3_6_6_i_7_n_0;
  wire mem_reg_0_3_6_6_i_8_n_0;
  wire mem_reg_0_3_6_6_i_9_n_0;
  wire mem_reg_0_3_7_7_i_10_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_1;
  wire [7:0]mem_reg_0_3_7_7_i_1_2;
  wire [7:0]mem_reg_0_3_7_7_i_1_3;
  wire [7:0]mem_reg_0_3_7_7_i_1_4;
  wire [7:0]mem_reg_0_3_7_7_i_1_5;
  wire [7:0]mem_reg_0_3_7_7_i_1_6;
  wire [7:0]mem_reg_0_3_7_7_i_1_7;
  wire mem_reg_0_3_7_7_i_1_n_0;
  wire mem_reg_0_3_7_7_i_2_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_3_0;
  wire mem_reg_0_3_7_7_i_3_n_0;
  wire mem_reg_0_3_7_7_i_4_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_5_0;
  wire [7:0]mem_reg_0_3_7_7_i_5_1;
  wire [7:0]mem_reg_0_3_7_7_i_5_2;
  wire [7:0]mem_reg_0_3_7_7_i_5_3;
  wire [7:0]mem_reg_0_3_7_7_i_5_4;
  wire [7:0]mem_reg_0_3_7_7_i_5_5;
  wire mem_reg_0_3_7_7_i_5_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_7_0;
  wire [7:0]mem_reg_0_3_7_7_i_7_1;
  wire mem_reg_0_3_7_7_i_7_n_0;
  wire mem_reg_0_3_7_7_i_8_n_0;
  wire mem_reg_0_3_7_7_i_9_n_0;
  wire [7:0]or_ln134_179_fu_29342_p3;
  wire [5:0]or_ln134_180_fu_29348_p3;
  wire [7:0]or_ln134_191_fu_29518_p3;
  wire [6:0]or_ln134_192_fu_29524_p3;
  wire [7:0]or_ln134_195_fu_31283_p3;
  wire [5:0]or_ln134_196_fu_31289_p3;
  wire [24:0]p_0_in0_out;
  wire [31:0]q10;
  wire [31:0]\q1_reg[31]_0 ;
  wire [7:0]q3_reg_i_54;
  wire [7:0]q3_reg_i_54_0;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire \trunc_ln134_494_reg_36546_reg[1] ;
  wire \trunc_ln134_494_reg_36546_reg[2] ;
  wire \trunc_ln134_494_reg_36546_reg[3] ;
  wire \trunc_ln134_494_reg_36546_reg[4] ;
  wire \trunc_ln134_494_reg_36546_reg[5] ;
  wire [7:0]x_assign_270_reg_36183;
  wire \x_assign_270_reg_36183_reg[0] ;
  wire \x_assign_270_reg_36183_reg[1] ;
  wire \x_assign_270_reg_36183_reg[4] ;
  wire \x_assign_270_reg_36183_reg[5] ;
  wire [5:0]x_assign_271_reg_36189;
  wire [7:0]x_assign_288_reg_36231;
  wire [3:0]x_assign_290_reg_36253;
  wire [7:0]x_assign_294_reg_36534;
  wire [5:0]x_assign_295_reg_36540;
  wire \x_assign_295_reg_36540_reg[6] ;
  wire \x_assign_295_reg_36540_reg[7] ;
  wire [0:0]xor_ln124_403_fu_31328_p2;
  wire NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[12]),
        .O(ap_done));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[0]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_0_0_i_10
       (.I0(mem_reg_0_3_7_7_i_1_3[0]),
        .I1(mem_reg_0_3_7_7_i_1_4[0]),
        .I2(mem_reg_0_3_7_7_i_1_5[0]),
        .I3(ct_address0133_out),
        .I4(ct_address0131_out),
        .I5(ct_address0132_out),
        .O(mem_reg_0_3_0_0_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    mem_reg_0_3_0_0_i_11
       (.I0(mem_reg_0_3_0_0_i_28_n_0),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[12]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_0_0_i_12
       (.I0(mem_reg_0_3_0_0_i_29_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_0_0_i_30_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[12]),
        .I5(mem_reg_0_3_7_7_i_1_0[0]),
        .O(mem_reg_0_3_0_0_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_0_3_0_0_i_13
       (.I0(mem_reg_0_3_0_0_i_31_n_0),
        .I1(ct_address0127_out),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(ap_done),
        .I4(ct_address0138_out),
        .I5(mem_reg_0_3_0_0_i_33_n_0),
        .O(ct_ce0));
  LUT6 #(
    .INIT(64'hAAAACCCFEEEFCCCF)) 
    mem_reg_0_3_0_0_i_14
       (.I0(Q[12]),
        .I1(mem_reg_0_3_0_0_i_34_n_0),
        .I2(mem_reg_0_3_0_0_i_35_n_0),
        .I3(mem_reg_0_3_0_0_i_36_n_0),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(Q[11]),
        .O(mem_reg_0_3_0_0_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    mem_reg_0_3_0_0_i_15
       (.I0(mem_reg_0_3_0_0_i_37_n_0),
        .I1(ct_address0128_out),
        .I2(ct_address0127_out),
        .I3(mem_reg_0_3_0_0_i_38_n_0),
        .I4(mem_reg_0_3_0_0_i_39_n_0),
        .I5(mem_reg_0_3_0_0_i_40_n_0),
        .O(mem_reg_0_3_0_0_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_0_3_0_0_i_16
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[10]),
        .I4(Q[9]),
        .O(mem_reg_0_3_0_0_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_0_3_0_0_i_17
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(mem_reg_0_3_0_0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_18
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[3]),
        .O(ct_address0131_out));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_19
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[4]),
        .O(ct_address0132_out));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_0_0_i_1__0
       (.I0(mem_reg_0_3_0_0_i_7_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_0_0_i_9_n_0),
        .I3(mem_reg_0_3_0_0_i_10_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_0_0_i_12_n_0),
        .O(mem_reg_0_3_0_0_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_20
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[2]),
        .O(ap_enable_reg_pp0_iter4_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_21
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[1]),
        .O(ap_enable_reg_pp0_iter4_reg));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    mem_reg_0_3_0_0_i_22
       (.I0(x_assign_295_reg_36540[4]),
        .I1(or_ln134_195_fu_31283_p3[0]),
        .I2(mem_reg_0_3_0_0_i_41_n_0),
        .I3(q3_reg_i_54[0]),
        .I4(q3_reg_i_54_0[0]),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(\x_assign_295_reg_36540_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_23
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .O(ct_address0128_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_0_0_i_25
       (.I0(x_assign_270_reg_36183[0]),
        .I1(or_ln134_192_fu_29524_p3[0]),
        .I2(or_ln134_191_fu_29518_p3[0]),
        .I3(mem_reg_0_3_0_0_i_42_n_0),
        .I4(mem_reg_0_3_7_7_i_3_0[0]),
        .I5(x_assign_290_reg_36253[3]),
        .O(\x_assign_270_reg_36183_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    mem_reg_0_3_0_0_i_26
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_27
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[5]),
        .O(ct_address0133_out));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    mem_reg_0_3_0_0_i_28
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_28_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_0_0_i_29
       (.I0(mem_reg_0_3_7_7_i_5_3[0]),
        .I1(mem_reg_0_3_7_7_i_5_4[0]),
        .I2(mem_reg_0_3_7_7_i_5_5[0]),
        .I3(ct_address0139_out),
        .I4(ct_address0137_out),
        .I5(ct_address0138_out),
        .O(mem_reg_0_3_0_0_i_29_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_3_0_0_i_2__0
       (.I0(ct_ce0),
        .I1(mem_reg_0_3_0_0_i_14_n_0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .O(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    mem_reg_0_3_0_0_i_3
       (.I0(mem_reg_0_3_0_0_i_16_n_0),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(mem_reg_0_3_0_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_0_0_i_30
       (.I0(mem_reg_0_3_7_7_i_5_0[0]),
        .I1(mem_reg_0_3_7_7_i_5_1[0]),
        .I2(mem_reg_0_3_7_7_i_5_2[0]),
        .I3(ct_address0136_out),
        .I4(ct_address0134_out),
        .I5(ct_address0135_out),
        .O(mem_reg_0_3_0_0_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_0_3_0_0_i_31
       (.I0(Q[3]),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[4]),
        .I4(Q[11]),
        .O(mem_reg_0_3_0_0_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_32
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[10]),
        .O(ct_address0138_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_0_3_0_0_i_33
       (.I0(mem_reg_0_3_0_0_i_38_n_0),
        .I1(mem_reg_0_3_0_0_i_48_n_0),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(ct_ce08),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(ct_address0128_out),
        .O(mem_reg_0_3_0_0_i_33_n_0));
  LUT6 #(
    .INIT(64'hA0F0A0F0A0A0A0E0)) 
    mem_reg_0_3_0_0_i_34
       (.I0(Q[10]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(mem_reg_0_3_0_0_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000000000AA00EF)) 
    mem_reg_0_3_0_0_i_35
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(ct_address0127_out),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(mem_reg_0_3_0_0_i_49_n_0),
        .I4(ct_address0128_out),
        .I5(ct_address0132_out),
        .O(mem_reg_0_3_0_0_i_35_n_0));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    mem_reg_0_3_0_0_i_36
       (.I0(ct_address0135_out),
        .I1(ct_address0137_out),
        .I2(ct_address0133_out),
        .I3(ct_address0132_out),
        .I4(ct_address0131_out),
        .O(mem_reg_0_3_0_0_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_0_3_0_0_i_37
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_0_3_0_0_i_38
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_38_n_0));
  LUT6 #(
    .INIT(64'h3330303033303130)) 
    mem_reg_0_3_0_0_i_39
       (.I0(ct_address0134_out),
        .I1(mem_reg_0_3_0_0_i_50_n_0),
        .I2(ct_address0136_out),
        .I3(mem_reg_0_3_0_0_i_51_n_0),
        .I4(ct_address0135_out),
        .I5(ct_address0133_out),
        .O(mem_reg_0_3_0_0_i_39_n_0));
  LUT6 #(
    .INIT(64'hFF55FF55FF55FF54)) 
    mem_reg_0_3_0_0_i_4
       (.I0(mem_reg_0_3_0_0_i_17_n_0),
        .I1(ct_address0131_out),
        .I2(ct_address0132_out),
        .I3(mem_reg_0_3_0_0_i_16_n_0),
        .I4(ap_enable_reg_pp0_iter4_reg_0),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(mem_reg_0_3_0_0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_0_3_0_0_i_40
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_40_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_3_0_0_i_41
       (.I0(x_assign_295_reg_36540[0]),
        .I1(x_assign_294_reg_36534[0]),
        .O(mem_reg_0_3_0_0_i_41_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_0_0_i_42
       (.I0(x_assign_288_reg_36231[0]),
        .I1(mem_reg_0_3_7_7_i_7_0[0]),
        .I2(or_ln134_179_fu_29342_p3[0]),
        .I3(mem_reg_0_3_7_7_i_7_1[0]),
        .I4(x_assign_271_reg_36189[0]),
        .I5(x_assign_271_reg_36189[4]),
        .O(mem_reg_0_3_0_0_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_43
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[11]),
        .O(ct_address0139_out));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_44
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[9]),
        .O(ct_address0137_out));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_45
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[8]),
        .O(ct_address0136_out));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_46
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[6]),
        .O(ct_address0134_out));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_47
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[7]),
        .O(ct_address0135_out));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_0_3_0_0_i_48
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h20)) 
    mem_reg_0_3_0_0_i_49
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_0_3_0_0_i_50
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_50_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F0FEEEF0F0F)) 
    mem_reg_0_3_0_0_i_51
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(Q[7]),
        .O(mem_reg_0_3_0_0_i_51_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AAFCAA00)) 
    mem_reg_0_3_0_0_i_7
       (.I0(mem_reg_0_3_7_7_i_1_1[0]),
        .I1(mem_reg_0_3_7_7_i_1_2[0]),
        .I2(\x_assign_295_reg_36540_reg[6] ),
        .I3(ap_enable_reg_pp0_iter4_reg_0),
        .I4(ct_address0128_out),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(mem_reg_0_3_0_0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    mem_reg_0_3_0_0_i_8
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_8_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_0_0_i_9
       (.I0(mem_reg_0_3_7_7_i_1_6[0]),
        .I1(ct_address0127_out),
        .I2(\x_assign_270_reg_36183_reg[0] ),
        .I3(mem_reg_0_3_7_7_i_1_7[0]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_0_0_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[10]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[11]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[12]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[13]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[14]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[15]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[16]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT3 #(
    .INIT(8'h20)) 
    mem_reg_0_3_16_16_i_1__0
       (.I0(ct_ce0),
        .I1(mem_reg_0_3_0_0_i_14_n_0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[17]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[18]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[19]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[1]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_1_1_i_1
       (.I0(mem_reg_0_3_1_1_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_1_1_i_3_n_0),
        .I3(mem_reg_0_3_1_1_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_1_1_i_5_n_0),
        .O(mem_reg_0_3_1_1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_3_1_1_i_10
       (.I0(x_assign_295_reg_36540[1]),
        .I1(x_assign_294_reg_36534[1]),
        .O(mem_reg_0_3_1_1_i_10_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_1_1_i_11
       (.I0(x_assign_288_reg_36231[1]),
        .I1(mem_reg_0_3_7_7_i_7_0[1]),
        .I2(or_ln134_179_fu_29342_p3[1]),
        .I3(mem_reg_0_3_7_7_i_7_1[1]),
        .I4(x_assign_271_reg_36189[1]),
        .I5(x_assign_271_reg_36189[5]),
        .O(mem_reg_0_3_1_1_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AAFCAA00)) 
    mem_reg_0_3_1_1_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[1]),
        .I1(mem_reg_0_3_7_7_i_1_2[1]),
        .I2(\x_assign_295_reg_36540_reg[7] ),
        .I3(ap_enable_reg_pp0_iter4_reg_0),
        .I4(ct_address0128_out),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(mem_reg_0_3_1_1_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_1_1_i_3
       (.I0(mem_reg_0_3_7_7_i_1_6[1]),
        .I1(ct_address0127_out),
        .I2(\x_assign_270_reg_36183_reg[1] ),
        .I3(mem_reg_0_3_7_7_i_1_7[1]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_1_1_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_1_1_i_4
       (.I0(mem_reg_0_3_7_7_i_1_3[1]),
        .I1(mem_reg_0_3_7_7_i_1_4[1]),
        .I2(mem_reg_0_3_7_7_i_1_5[1]),
        .I3(ct_address0133_out),
        .I4(ct_address0131_out),
        .I5(ct_address0132_out),
        .O(mem_reg_0_3_1_1_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_1_1_i_5
       (.I0(mem_reg_0_3_1_1_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_1_1_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[12]),
        .I5(mem_reg_0_3_7_7_i_1_0[1]),
        .O(mem_reg_0_3_1_1_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    mem_reg_0_3_1_1_i_6
       (.I0(x_assign_295_reg_36540[5]),
        .I1(or_ln134_195_fu_31283_p3[1]),
        .I2(mem_reg_0_3_1_1_i_10_n_0),
        .I3(q3_reg_i_54[1]),
        .I4(q3_reg_i_54_0[1]),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(\x_assign_295_reg_36540_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_1_1_i_7
       (.I0(x_assign_270_reg_36183[1]),
        .I1(x_assign_290_reg_36253[0]),
        .I2(or_ln134_191_fu_29518_p3[1]),
        .I3(mem_reg_0_3_1_1_i_11_n_0),
        .I4(mem_reg_0_3_7_7_i_3_0[1]),
        .I5(or_ln134_192_fu_29524_p3[0]),
        .O(\x_assign_270_reg_36183_reg[1] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_1_1_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[1]),
        .I1(mem_reg_0_3_7_7_i_5_4[1]),
        .I2(mem_reg_0_3_7_7_i_5_5[1]),
        .I3(ct_address0139_out),
        .I4(ct_address0137_out),
        .I5(ct_address0138_out),
        .O(mem_reg_0_3_1_1_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_1_1_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[1]),
        .I1(mem_reg_0_3_7_7_i_5_1[1]),
        .I2(mem_reg_0_3_7_7_i_5_2[1]),
        .I3(ct_address0136_out),
        .I4(ct_address0134_out),
        .I5(ct_address0135_out),
        .O(mem_reg_0_3_1_1_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[20]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[21]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[22]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[23]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_24_24_i_1__0_n_0),
        .DPO(q10[24]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_24_24_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_0_0_i_1__0_n_0),
        .O(mem_reg_0_3_24_24_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_0_3_24_24_i_2__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_25_25_i_1__0_n_0),
        .DPO(q10[25]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_25_25_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_1_1_i_1_n_0),
        .O(mem_reg_0_3_25_25_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_26_26_i_1__0_n_0),
        .DPO(q10[26]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_26_26_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_2_2_i_1_n_0),
        .O(mem_reg_0_3_26_26_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_27_27_i_1__0_n_0),
        .DPO(q10[27]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_27_27_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_3_3_i_1_n_0),
        .O(mem_reg_0_3_27_27_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_28_28_i_1__0_n_0),
        .DPO(q10[28]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_28_28_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_4_4_i_1_n_0),
        .O(mem_reg_0_3_28_28_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_29_29_i_1__0_n_0),
        .DPO(q10[29]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_29_29_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_5_5_i_1_n_0),
        .O(mem_reg_0_3_29_29_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[2]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_2_2_i_1
       (.I0(mem_reg_0_3_2_2_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_2_2_i_3_n_0),
        .I3(mem_reg_0_3_2_2_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_2_2_i_5_n_0),
        .O(mem_reg_0_3_2_2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_3_2_2_i_10
       (.I0(x_assign_295_reg_36540[2]),
        .I1(x_assign_294_reg_36534[2]),
        .O(mem_reg_0_3_2_2_i_10_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_2_2_i_11
       (.I0(x_assign_288_reg_36231[2]),
        .I1(mem_reg_0_3_7_7_i_7_0[2]),
        .I2(or_ln134_179_fu_29342_p3[2]),
        .I3(mem_reg_0_3_7_7_i_7_1[2]),
        .I4(x_assign_271_reg_36189[2]),
        .I5(or_ln134_180_fu_29348_p3[0]),
        .O(mem_reg_0_3_2_2_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AAFCAA00)) 
    mem_reg_0_3_2_2_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[2]),
        .I1(mem_reg_0_3_7_7_i_1_2[2]),
        .I2(\trunc_ln134_494_reg_36546_reg[1] ),
        .I3(ap_enable_reg_pp0_iter4_reg_0),
        .I4(ct_address0128_out),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(mem_reg_0_3_2_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_2_2_i_3
       (.I0(mem_reg_0_3_7_7_i_1_6[2]),
        .I1(ct_address0127_out),
        .I2(mem_reg_0_3_2_2_i_7_n_0),
        .I3(mem_reg_0_3_7_7_i_1_7[2]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_2_2_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_2_2_i_4
       (.I0(mem_reg_0_3_7_7_i_1_3[2]),
        .I1(mem_reg_0_3_7_7_i_1_4[2]),
        .I2(mem_reg_0_3_7_7_i_1_5[2]),
        .I3(ct_address0133_out),
        .I4(ct_address0131_out),
        .I5(ct_address0132_out),
        .O(mem_reg_0_3_2_2_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_2_2_i_5
       (.I0(mem_reg_0_3_2_2_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_2_2_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[12]),
        .I5(mem_reg_0_3_7_7_i_1_0[2]),
        .O(mem_reg_0_3_2_2_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    mem_reg_0_3_2_2_i_6
       (.I0(or_ln134_196_fu_31289_p3[0]),
        .I1(or_ln134_195_fu_31283_p3[2]),
        .I2(mem_reg_0_3_2_2_i_10_n_0),
        .I3(q3_reg_i_54[2]),
        .I4(q3_reg_i_54_0[2]),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(\trunc_ln134_494_reg_36546_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_2_2_i_7
       (.I0(x_assign_270_reg_36183[2]),
        .I1(x_assign_290_reg_36253[1]),
        .I2(or_ln134_191_fu_29518_p3[2]),
        .I3(mem_reg_0_3_2_2_i_11_n_0),
        .I4(mem_reg_0_3_7_7_i_3_0[2]),
        .I5(or_ln134_192_fu_29524_p3[1]),
        .O(mem_reg_0_3_2_2_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_2_2_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[2]),
        .I1(mem_reg_0_3_7_7_i_5_4[2]),
        .I2(mem_reg_0_3_7_7_i_5_5[2]),
        .I3(ct_address0139_out),
        .I4(ct_address0137_out),
        .I5(ct_address0138_out),
        .O(mem_reg_0_3_2_2_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_2_2_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[2]),
        .I1(mem_reg_0_3_7_7_i_5_1[2]),
        .I2(mem_reg_0_3_7_7_i_5_2[2]),
        .I3(ct_address0136_out),
        .I4(ct_address0134_out),
        .I5(ct_address0135_out),
        .O(mem_reg_0_3_2_2_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_30_30_i_1__0_n_0),
        .DPO(q10[30]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_30_30_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_6_6_i_1_n_0),
        .O(mem_reg_0_3_30_30_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_31_31_i_1__0_n_0),
        .DPO(q10[31]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_31_31_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_7_7_i_1_n_0),
        .O(mem_reg_0_3_31_31_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[3]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_3_3_i_1
       (.I0(mem_reg_0_3_3_3_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_3_3_i_3_n_0),
        .I3(mem_reg_0_3_3_3_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_3_3_i_5_n_0),
        .O(mem_reg_0_3_3_3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_3_3_3_i_10
       (.I0(x_assign_295_reg_36540[3]),
        .I1(x_assign_294_reg_36534[3]),
        .O(mem_reg_0_3_3_3_i_10_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_3_3_i_11
       (.I0(x_assign_288_reg_36231[3]),
        .I1(mem_reg_0_3_7_7_i_7_0[3]),
        .I2(or_ln134_179_fu_29342_p3[3]),
        .I3(mem_reg_0_3_7_7_i_7_1[3]),
        .I4(x_assign_271_reg_36189[3]),
        .I5(or_ln134_180_fu_29348_p3[1]),
        .O(mem_reg_0_3_3_3_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AAFCAA00)) 
    mem_reg_0_3_3_3_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[3]),
        .I1(mem_reg_0_3_7_7_i_1_2[3]),
        .I2(\trunc_ln134_494_reg_36546_reg[2] ),
        .I3(ap_enable_reg_pp0_iter4_reg_0),
        .I4(ct_address0128_out),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(mem_reg_0_3_3_3_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_3_3_i_3
       (.I0(mem_reg_0_3_7_7_i_1_6[3]),
        .I1(ct_address0127_out),
        .I2(mem_reg_0_3_3_3_i_7_n_0),
        .I3(mem_reg_0_3_7_7_i_1_7[3]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_3_3_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_3_3_i_4
       (.I0(mem_reg_0_3_7_7_i_1_3[3]),
        .I1(mem_reg_0_3_7_7_i_1_4[3]),
        .I2(mem_reg_0_3_7_7_i_1_5[3]),
        .I3(ct_address0133_out),
        .I4(ct_address0131_out),
        .I5(ct_address0132_out),
        .O(mem_reg_0_3_3_3_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_3_3_i_5
       (.I0(mem_reg_0_3_3_3_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_3_3_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[12]),
        .I5(mem_reg_0_3_7_7_i_1_0[3]),
        .O(mem_reg_0_3_3_3_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    mem_reg_0_3_3_3_i_6
       (.I0(or_ln134_196_fu_31289_p3[1]),
        .I1(or_ln134_195_fu_31283_p3[3]),
        .I2(mem_reg_0_3_3_3_i_10_n_0),
        .I3(q3_reg_i_54[3]),
        .I4(q3_reg_i_54_0[3]),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(\trunc_ln134_494_reg_36546_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_3_3_i_7
       (.I0(x_assign_270_reg_36183[3]),
        .I1(x_assign_290_reg_36253[2]),
        .I2(or_ln134_191_fu_29518_p3[3]),
        .I3(mem_reg_0_3_3_3_i_11_n_0),
        .I4(mem_reg_0_3_7_7_i_3_0[3]),
        .I5(or_ln134_192_fu_29524_p3[2]),
        .O(mem_reg_0_3_3_3_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_3_3_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[3]),
        .I1(mem_reg_0_3_7_7_i_5_4[3]),
        .I2(mem_reg_0_3_7_7_i_5_5[3]),
        .I3(ct_address0139_out),
        .I4(ct_address0137_out),
        .I5(ct_address0138_out),
        .O(mem_reg_0_3_3_3_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_3_3_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[3]),
        .I1(mem_reg_0_3_7_7_i_5_1[3]),
        .I2(mem_reg_0_3_7_7_i_5_2[3]),
        .I3(ct_address0136_out),
        .I4(ct_address0134_out),
        .I5(ct_address0135_out),
        .O(mem_reg_0_3_3_3_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[4]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_4_4_i_1
       (.I0(mem_reg_0_3_4_4_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_4_4_i_3_n_0),
        .I3(mem_reg_0_3_4_4_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_4_4_i_5_n_0),
        .O(mem_reg_0_3_4_4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_3_4_4_i_10
       (.I0(or_ln134_196_fu_31289_p3[4]),
        .I1(x_assign_294_reg_36534[4]),
        .O(mem_reg_0_3_4_4_i_10_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_4_4_i_11
       (.I0(x_assign_288_reg_36231[4]),
        .I1(mem_reg_0_3_7_7_i_7_0[4]),
        .I2(or_ln134_179_fu_29342_p3[4]),
        .I3(mem_reg_0_3_7_7_i_7_1[4]),
        .I4(or_ln134_180_fu_29348_p3[4]),
        .I5(or_ln134_180_fu_29348_p3[2]),
        .O(mem_reg_0_3_4_4_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AAFCAA00)) 
    mem_reg_0_3_4_4_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[4]),
        .I1(mem_reg_0_3_7_7_i_1_2[4]),
        .I2(\trunc_ln134_494_reg_36546_reg[3] ),
        .I3(ap_enable_reg_pp0_iter4_reg_0),
        .I4(ct_address0128_out),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(mem_reg_0_3_4_4_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_4_4_i_3
       (.I0(mem_reg_0_3_7_7_i_1_6[4]),
        .I1(ct_address0127_out),
        .I2(\x_assign_270_reg_36183_reg[4] ),
        .I3(mem_reg_0_3_7_7_i_1_7[4]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_4_4_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_4_4_i_4
       (.I0(mem_reg_0_3_7_7_i_1_3[4]),
        .I1(mem_reg_0_3_7_7_i_1_4[4]),
        .I2(mem_reg_0_3_7_7_i_1_5[4]),
        .I3(ct_address0133_out),
        .I4(ct_address0131_out),
        .I5(ct_address0132_out),
        .O(mem_reg_0_3_4_4_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_4_4_i_5
       (.I0(mem_reg_0_3_4_4_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_4_4_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[12]),
        .I5(mem_reg_0_3_7_7_i_1_0[4]),
        .O(mem_reg_0_3_4_4_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    mem_reg_0_3_4_4_i_6
       (.I0(or_ln134_196_fu_31289_p3[2]),
        .I1(or_ln134_195_fu_31283_p3[4]),
        .I2(mem_reg_0_3_4_4_i_10_n_0),
        .I3(q3_reg_i_54[4]),
        .I4(q3_reg_i_54_0[4]),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(\trunc_ln134_494_reg_36546_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_4_4_i_7
       (.I0(x_assign_270_reg_36183[4]),
        .I1(or_ln134_192_fu_29524_p3[4]),
        .I2(or_ln134_191_fu_29518_p3[4]),
        .I3(mem_reg_0_3_4_4_i_11_n_0),
        .I4(mem_reg_0_3_7_7_i_3_0[4]),
        .I5(or_ln134_192_fu_29524_p3[3]),
        .O(\x_assign_270_reg_36183_reg[4] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_4_4_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[4]),
        .I1(mem_reg_0_3_7_7_i_5_4[4]),
        .I2(mem_reg_0_3_7_7_i_5_5[4]),
        .I3(ct_address0139_out),
        .I4(ct_address0137_out),
        .I5(ct_address0138_out),
        .O(mem_reg_0_3_4_4_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_4_4_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[4]),
        .I1(mem_reg_0_3_7_7_i_5_1[4]),
        .I2(mem_reg_0_3_7_7_i_5_2[4]),
        .I3(ct_address0136_out),
        .I4(ct_address0134_out),
        .I5(ct_address0135_out),
        .O(mem_reg_0_3_4_4_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[5]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_5_5_i_1
       (.I0(mem_reg_0_3_5_5_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_5_5_i_3_n_0),
        .I3(mem_reg_0_3_5_5_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_5_5_i_5_n_0),
        .O(mem_reg_0_3_5_5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_3_5_5_i_10
       (.I0(or_ln134_196_fu_31289_p3[5]),
        .I1(x_assign_294_reg_36534[5]),
        .O(mem_reg_0_3_5_5_i_10_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_5_5_i_11
       (.I0(x_assign_288_reg_36231[5]),
        .I1(mem_reg_0_3_7_7_i_7_0[5]),
        .I2(or_ln134_179_fu_29342_p3[5]),
        .I3(mem_reg_0_3_7_7_i_7_1[5]),
        .I4(or_ln134_180_fu_29348_p3[5]),
        .I5(or_ln134_180_fu_29348_p3[3]),
        .O(mem_reg_0_3_5_5_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AAFCAA00)) 
    mem_reg_0_3_5_5_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[5]),
        .I1(mem_reg_0_3_7_7_i_1_2[5]),
        .I2(\trunc_ln134_494_reg_36546_reg[4] ),
        .I3(ap_enable_reg_pp0_iter4_reg_0),
        .I4(ct_address0128_out),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(mem_reg_0_3_5_5_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_5_5_i_3
       (.I0(mem_reg_0_3_7_7_i_1_6[5]),
        .I1(ct_address0127_out),
        .I2(\x_assign_270_reg_36183_reg[5] ),
        .I3(mem_reg_0_3_7_7_i_1_7[5]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_5_5_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_5_5_i_4
       (.I0(mem_reg_0_3_7_7_i_1_3[5]),
        .I1(mem_reg_0_3_7_7_i_1_4[5]),
        .I2(mem_reg_0_3_7_7_i_1_5[5]),
        .I3(ct_address0133_out),
        .I4(ct_address0131_out),
        .I5(ct_address0132_out),
        .O(mem_reg_0_3_5_5_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_5_5_i_5
       (.I0(mem_reg_0_3_5_5_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_5_5_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[12]),
        .I5(mem_reg_0_3_7_7_i_1_0[5]),
        .O(mem_reg_0_3_5_5_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    mem_reg_0_3_5_5_i_6
       (.I0(or_ln134_196_fu_31289_p3[3]),
        .I1(or_ln134_195_fu_31283_p3[5]),
        .I2(mem_reg_0_3_5_5_i_10_n_0),
        .I3(q3_reg_i_54[5]),
        .I4(q3_reg_i_54_0[5]),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(\trunc_ln134_494_reg_36546_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_5_5_i_7
       (.I0(x_assign_270_reg_36183[5]),
        .I1(or_ln134_192_fu_29524_p3[5]),
        .I2(or_ln134_191_fu_29518_p3[5]),
        .I3(mem_reg_0_3_5_5_i_11_n_0),
        .I4(mem_reg_0_3_7_7_i_3_0[5]),
        .I5(or_ln134_192_fu_29524_p3[4]),
        .O(\x_assign_270_reg_36183_reg[5] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_5_5_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[5]),
        .I1(mem_reg_0_3_7_7_i_5_4[5]),
        .I2(mem_reg_0_3_7_7_i_5_5[5]),
        .I3(ct_address0139_out),
        .I4(ct_address0137_out),
        .I5(ct_address0138_out),
        .O(mem_reg_0_3_5_5_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_5_5_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[5]),
        .I1(mem_reg_0_3_7_7_i_5_1[5]),
        .I2(mem_reg_0_3_7_7_i_5_2[5]),
        .I3(ct_address0136_out),
        .I4(ct_address0134_out),
        .I5(ct_address0135_out),
        .O(mem_reg_0_3_5_5_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[6]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_6_6_i_1
       (.I0(mem_reg_0_3_6_6_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_6_6_i_3_n_0),
        .I3(mem_reg_0_3_6_6_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_6_6_i_5_n_0),
        .O(mem_reg_0_3_6_6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_3_6_6_i_10
       (.I0(x_assign_295_reg_36540[4]),
        .I1(x_assign_294_reg_36534[6]),
        .O(mem_reg_0_3_6_6_i_10_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_6_6_i_11
       (.I0(x_assign_288_reg_36231[6]),
        .I1(mem_reg_0_3_7_7_i_7_0[6]),
        .I2(or_ln134_179_fu_29342_p3[6]),
        .I3(mem_reg_0_3_7_7_i_7_1[6]),
        .I4(x_assign_271_reg_36189[4]),
        .I5(or_ln134_180_fu_29348_p3[4]),
        .O(mem_reg_0_3_6_6_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AAFCAA00)) 
    mem_reg_0_3_6_6_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[6]),
        .I1(mem_reg_0_3_7_7_i_1_2[6]),
        .I2(\trunc_ln134_494_reg_36546_reg[5] ),
        .I3(ap_enable_reg_pp0_iter4_reg_0),
        .I4(ct_address0128_out),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(mem_reg_0_3_6_6_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_6_6_i_3
       (.I0(mem_reg_0_3_7_7_i_1_6[6]),
        .I1(ct_address0127_out),
        .I2(mem_reg_0_3_6_6_i_7_n_0),
        .I3(mem_reg_0_3_7_7_i_1_7[6]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_6_6_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_6_6_i_4
       (.I0(mem_reg_0_3_7_7_i_1_3[6]),
        .I1(mem_reg_0_3_7_7_i_1_4[6]),
        .I2(mem_reg_0_3_7_7_i_1_5[6]),
        .I3(ct_address0133_out),
        .I4(ct_address0131_out),
        .I5(ct_address0132_out),
        .O(mem_reg_0_3_6_6_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_6_6_i_5
       (.I0(mem_reg_0_3_6_6_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_6_6_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[12]),
        .I5(mem_reg_0_3_7_7_i_1_0[6]),
        .O(mem_reg_0_3_6_6_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    mem_reg_0_3_6_6_i_6
       (.I0(or_ln134_196_fu_31289_p3[4]),
        .I1(or_ln134_195_fu_31283_p3[6]),
        .I2(mem_reg_0_3_6_6_i_10_n_0),
        .I3(q3_reg_i_54[6]),
        .I4(q3_reg_i_54_0[6]),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(\trunc_ln134_494_reg_36546_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_6_6_i_7
       (.I0(x_assign_270_reg_36183[6]),
        .I1(or_ln134_192_fu_29524_p3[6]),
        .I2(or_ln134_191_fu_29518_p3[6]),
        .I3(mem_reg_0_3_6_6_i_11_n_0),
        .I4(mem_reg_0_3_7_7_i_3_0[6]),
        .I5(or_ln134_192_fu_29524_p3[5]),
        .O(mem_reg_0_3_6_6_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_6_6_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[6]),
        .I1(mem_reg_0_3_7_7_i_5_4[6]),
        .I2(mem_reg_0_3_7_7_i_5_5[6]),
        .I3(ct_address0139_out),
        .I4(ct_address0137_out),
        .I5(ct_address0138_out),
        .O(mem_reg_0_3_6_6_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_6_6_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[6]),
        .I1(mem_reg_0_3_7_7_i_5_1[6]),
        .I2(mem_reg_0_3_7_7_i_5_2[6]),
        .I3(ct_address0136_out),
        .I4(ct_address0134_out),
        .I5(ct_address0135_out),
        .O(mem_reg_0_3_6_6_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[7]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_7_7_i_1
       (.I0(mem_reg_0_3_7_7_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_7_7_i_3_n_0),
        .I3(mem_reg_0_3_7_7_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_7_7_i_5_n_0),
        .O(mem_reg_0_3_7_7_i_1_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_7_7_i_10
       (.I0(x_assign_288_reg_36231[7]),
        .I1(mem_reg_0_3_7_7_i_7_0[7]),
        .I2(or_ln134_179_fu_29342_p3[7]),
        .I3(mem_reg_0_3_7_7_i_7_1[7]),
        .I4(x_assign_271_reg_36189[5]),
        .I5(or_ln134_180_fu_29348_p3[5]),
        .O(mem_reg_0_3_7_7_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_7_7_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[7]),
        .I1(mem_reg_0_3_7_7_i_1_2[7]),
        .I2(xor_ln124_403_fu_31328_p2),
        .I3(ap_enable_reg_pp0_iter4_reg_0),
        .I4(ct_address0128_out),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(mem_reg_0_3_7_7_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_7_7_i_3
       (.I0(mem_reg_0_3_7_7_i_1_6[7]),
        .I1(ct_address0127_out),
        .I2(mem_reg_0_3_7_7_i_7_n_0),
        .I3(mem_reg_0_3_7_7_i_1_7[7]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_7_7_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_7_7_i_4
       (.I0(mem_reg_0_3_7_7_i_1_3[7]),
        .I1(mem_reg_0_3_7_7_i_1_4[7]),
        .I2(mem_reg_0_3_7_7_i_1_5[7]),
        .I3(ct_address0133_out),
        .I4(ct_address0131_out),
        .I5(ct_address0132_out),
        .O(mem_reg_0_3_7_7_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_7_7_i_5
       (.I0(mem_reg_0_3_7_7_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_7_7_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[12]),
        .I5(mem_reg_0_3_7_7_i_1_0[7]),
        .O(mem_reg_0_3_7_7_i_5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_7_7_i_6
       (.I0(q3_reg_i_54_0[7]),
        .I1(q3_reg_i_54[7]),
        .I2(x_assign_295_reg_36540[5]),
        .I3(x_assign_294_reg_36534[7]),
        .I4(or_ln134_195_fu_31283_p3[7]),
        .I5(or_ln134_196_fu_31289_p3[5]),
        .O(xor_ln124_403_fu_31328_p2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_7_7_i_7
       (.I0(x_assign_270_reg_36183[7]),
        .I1(x_assign_290_reg_36253[3]),
        .I2(or_ln134_191_fu_29518_p3[7]),
        .I3(mem_reg_0_3_7_7_i_10_n_0),
        .I4(mem_reg_0_3_7_7_i_3_0[7]),
        .I5(or_ln134_192_fu_29524_p3[6]),
        .O(mem_reg_0_3_7_7_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_7_7_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[7]),
        .I1(mem_reg_0_3_7_7_i_5_4[7]),
        .I2(mem_reg_0_3_7_7_i_5_5[7]),
        .I3(ct_address0139_out),
        .I4(ct_address0137_out),
        .I5(ct_address0138_out),
        .O(mem_reg_0_3_7_7_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_7_7_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[7]),
        .I1(mem_reg_0_3_7_7_i_5_1[7]),
        .I2(mem_reg_0_3_7_7_i_5_2[7]),
        .I3(ct_address0136_out),
        .I4(ct_address0134_out),
        .I5(ct_address0135_out),
        .O(mem_reg_0_3_7_7_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[8]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_0_3_8_8_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[9]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT3 #(
    .INIT(8'h10)) 
    \q1[31]_i_1__0 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .O(ar_hs));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[0]),
        .Q(\q1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[10]),
        .Q(\q1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[11]),
        .Q(\q1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[12]),
        .Q(\q1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[13]),
        .Q(\q1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[14]),
        .Q(\q1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[15]),
        .Q(\q1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[16]),
        .Q(\q1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[17]),
        .Q(\q1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[18]),
        .Q(\q1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[19]),
        .Q(\q1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[1]),
        .Q(\q1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[20]),
        .Q(\q1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[21]),
        .Q(\q1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[22]),
        .Q(\q1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[23]),
        .Q(\q1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[24]),
        .Q(\q1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[25]),
        .Q(\q1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[26]),
        .Q(\q1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[27]),
        .Q(\q1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[28]),
        .Q(\q1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[29]),
        .Q(\q1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[2]),
        .Q(\q1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[30]),
        .Q(\q1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[31]),
        .Q(\q1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[3]),
        .Q(\q1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[4]),
        .Q(\q1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[5]),
        .Q(\q1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[6]),
        .Q(\q1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[7]),
        .Q(\q1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[8]),
        .Q(\q1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[9]),
        .Q(\q1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2459[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[13]),
        .O(ap_enable_reg_pp0_iter3_reg));
endmodule

(* CHECK_LICENSE_TYPE = "design_enc_clefia_enc_0_0,clefia_enc,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "clefia_enc,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_enc_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_enc_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "16'b0000000000000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "16'b0000000000000010" *) 
  (* ap_ST_fsm_pp0_stage10 = "16'b0000010000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "16'b0000100000000000" *) 
  (* ap_ST_fsm_pp0_stage12 = "16'b0001000000000000" *) 
  (* ap_ST_fsm_pp0_stage13 = "16'b0010000000000000" *) 
  (* ap_ST_fsm_pp0_stage14 = "16'b0100000000000000" *) 
  (* ap_ST_fsm_pp0_stage15 = "16'b1000000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "16'b0000000000000100" *) 
  (* ap_ST_fsm_pp0_stage3 = "16'b0000000000001000" *) 
  (* ap_ST_fsm_pp0_stage4 = "16'b0000000000010000" *) 
  (* ap_ST_fsm_pp0_stage5 = "16'b0000000000100000" *) 
  (* ap_ST_fsm_pp0_stage6 = "16'b0000000001000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "16'b0000000010000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "16'b0000000100000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "16'b0000001000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
