<html>
    <head>
        <title>Hassembly Specification</title>
        <link rel="stylesheet" type="text/css" href="HassemblySpec.css">
    </head>
    <body>
        <div class="content">
            <h1>Hassembly Fun specification</h1>
            Version 1.0<br>
            The Hassembly instruction set and syntax is heavily based on arm assembly. <br>
            <h2>Stuff you can write:</h2>
            <h4>Comments</h4>;Everything behind a semi-colon is a comment!<br>
            <h4>Labels</h4>
            All lines with a colon are labels. Example: <br>
                <i>myLabel:</i><br>
            Labels are a reference to the address of the line coming after it. Either an instruction or a word. <br>
            <h4>Nicknames</h4>
            You can use <i>.req</i> to assign a nickname to a register. You use <i>.unreq</i> to remove the nickname. Example: <br>
                <span class="asm">r0 .req pinNum<br>
                    MOV pinNum, #0x200000<br>
                    .unreq pinNum</span>
<!--Registers-->
            <div class="note register">
                <b>Registers</b><br>
                The are 16 32-bit registers. r0 to r15. r0 to r12 are general use registers. Special registers:<br>
                r13: Stack pointer (sp)<br>
                r14: Link register (lr)<br>
                r15: Program counter (pc)<br>
            </div>
            <br>
<!--Immediate values-->
            <div class="note immediateVal">
                <b>Immediate values</b><br>
                Immediate values are written in one of three ways:<br>
                Decimal: <span class="asm">#1230</span><br>
                Hexadecimal: <span class="asm">#0xFF00</span><br>
                Binary: <span class="asm">#0b1101</span><br>
                Example:<br>
                <span class="asm">
                    MOV r0, #2550<br>
                    MOV r1, #0xFF<br>
                    MOV r2, #0b10010011<br>
                </span>
                More often than not thou can't express negative immediate values. In the few cases you can, the syntax is: <span class="asm">#-4095</span><br>
                NB: Please note that not all immediate values fit in all instructions. #imm8 means the immediate value is 8 bit and can't exceed 255. The rules are especially weird for <span class="FSO">Flexible Second Operands</span>
            </div>
            <br>
<!--Shifting-->
            <div class="note shift">
                <b>Shifting</b><br>
                In Hassembly there are four methods of shifting:<br>
                <span class="asm">LSL</span>: Logical shift left<br>
                <span class="asm">LSR</span>: Logical shift right<br>
                <span class="asm">ASR</span>: Arithmetic shift right<br>
                <span class="asm">ROR</span>: Rotate right<br>
                Shifting is always done by either a 5 bit immediate value, or the least significant byte of a register.<br>
                Shifting operations can be used as
                <span class="instructionDef">instructions</span>, in <span class="FSO">Flexible Second Operands</span>
                and in <span class="address">Addresses</span>.
                <div class="defaultNote innerNote">
                    <b>Logical vs Arithmetic shift right</b><br>
                    The difference between Logical shift right (<span class="asm">LSR</span>) and Arithmetic shift right (<span class="asm">ASR</span>) is that <span class="asm">LSR</span>
                                        always fills the vacated bit positions (beige) with 0, while <span class="asm">ASR</span> uses the integer's old sign (orange).<br>
                    This effectively means <span class="asm">LSR</span> doesn't handle negative (signed) numbers as one might expect.<br>
                    This also means <span class="asm">ASR</span> doesn't handle unsigned numbers as one might expect.<br>
                    Because all positive signed integers have the sign 0 (See: <a href="https://en.wikipedia.org/wiki/Two%27s_complement">Two's compliment</a>),
                    there is no difference between <span class="asm">LSR</span> and <span class="asm">ASR</span> when shifting positive signed numbers.<br>
                    A common way of thinking about shifting is that you multiply by 2^shiftLeft or divide by 2^shiftRight.
                        This is true with <span class="asm">LSR</span> for unsigned numbers, with <span class="asm">ASR</span> for signed numbers.<br>
                    <div class="examples innerNote">
                        Examples:<br>
                        <span class="immediateVal">
                            <span class="orangeMarker">0</span>010 1110 0001 1111</span> >> 4 = <br>
                        Both Logical shift right and Arithmetic shift right gives:<br>
                        <span class="immediateVal"><span class="beigeMarker">0000</span> <span class="orangeMarker">0</span>010 1110 0001</span><br>
                        <br>
                        <span class="immediateVal">
                            <span class="orangeMarker">1</span>001 1011 0101 1100</span> >> 4 = <br>
                        Logical shift right gives:<br>
                        <span class="immediateVal"><span class="beigeMarker">0000</span> <span class="orangeMarker">1</span>001 1011 0101</span><br>
                        Arithmetic shift right gives:<br>
                        <span class="immediateVal"><span class="beigeMarker">1111</span> <span class="orangeMarker">1</span>001 1011 0101</span><br>
                    </div>
                    Learn more about <span class="asm">LSL, LSR, ASR</span> and <span class="asm">ROR</span> <a href="http://www.davespace.co.uk/arm/introduction-to-arm/barrel-shifter.html">here!</a>
                </div>
            </div>
            <br>
<!--Flexible second operands-->
            <div class="note FSO">
                <b>Flexible Second Operand</b>
                <i>Aliases: FSO, Operand2</i><br>
                The FSO is flexible and can take one of four forms: <br>
                <span class="immediateVal">Immediate value</span>: <span class="instructionDef">#imm</span> - An 8-bit number rotated right by an even number of places (4 bits*2)<br>
                <span class="register">Register</span>: <span class="instructionDef">Rm</span>
                        - The value of a register<br>
                <span class="register">Register</span> shifted by <span class="immediateVal">immediate value
                    </span>: <span class="instructionDef">Rm, shift #imm5</span> - The value of Rm <span class="shift">shifted</span> by a 5 bit number<br>
                <span class="register">Register</span> shifted by
                        <span class="register">register</span>:
                        <span class="instructionDef">Rm, shift Rs</span>
                        - The value of Rm <span class="shift">shifted</span>
                        by the last significant byte of Rs<br>
                <div class="examples innerNote">
                    Examples using <span class="asm">MOV Rd,Operand2</span>:<br>
                    <span class="asm">
                        MOV r0, #5<br>
                        MOV r0, r1<br>
                        MOV r0, #0x2A<br>
                        MOV r0, #0xFF000<br>
                        MOV r0, r1, LSL #5<br>
                        MOV r0, r1, LSR r2<br>
                    </span>
                </div>
            </div>
            <br>
<!--Address-->
            <div class="note address">
                <b>Addresses</b><br>
                An address can be defined in multiple ways:<br>
                A register: <span class="instructionDef">[Rn]</span> - Points to the address stored in Rn<br>
                A register +/- a register: <span class="instructionDef">[Rn, {-}Rm]{!}</span> - Points to the address stored in Rn, plus/minus the value of Rm.<br>
                A register +/- a shifted register: <span class="instructionDef">[Rn, {-}Rm, shift]{!}</span> - Points to the address stored in Rn +/- Rm shifted. (See: <span class="shift">Shifting</span>)<br>
                A register + an immediate value: <span class="instructionDef">[Rn, #+/-imm12][!}</span> - Points to the address stored in Rn, plus/minus #imm12.<br>
                When the <span class="instructionDef">!</span> is not omitted, the address used (e.g. Rm+4) is stored back into Rm.<br>
                You can also use post-indexed addresses. By only having Rm in [], and putting the rest after the brackets, the address used is Rm, but afterwards Rm is updated as if you used an exclamation mark after a pre-indexed address.<br>
                <div class="examples innerNote">
                    Examples using <span class="asm">LDR/STR Rd,&lt;address&gt;</span>:<br>
                    <span class="asm">
                        ldr r1, myLabel ; Using labels is also a possibility<br>
                        ldr r1, [r2] ;Loads from [r2]<br>
                        str r2, [sp, #4] ;Stores r2 at [sp+4]<br>
                        ldr r2, [pc, #-4095] ;Loads from [pc-4095] (the lowest/highest offset possible)<br>
                        str r3, [r2, r3] ;Stores r3 at [r2+r3]<br>
                        str r4, [r2, r3, lsl #1] ;Stores r4 into [r2+(r3&lt;&lt;1)]<br>
                        str r5, [r2, -r3] ;Stores r5 at [r2-r3]<br>
                        ldr r2, [r2, #8]! ;Loads from [r2+8] and stores r2+8 into r2<br>
                        str r3, [sp, #4]! ;Changing the stack pointer before storing r3 on the stack<br>
                        ldr r3, [r2, -r3, ror #5]! ;Loads from [r2-(r3&gt;&gt;5)] and saves r2-(r3&gt;&gt;5) into r2<br>
                        ;Post-indexed addresses<br>
                        str r3, [sp], #4 ; Stores r3 at [sp] and then changes sp to sp+4<br>
                        ldr r2, [r2], -r3, lsl #2 ; Loads from r2 and then changes r2 to r2-(r3&lt;&lt;2)<br>
                    </span>
                </div>
            </div>
            <br>
<!--Register lists-->
            <div class="note reglist">
                <b>Register lists</b><br>
                A register list is a list of registers. It is written in {reglist}.<br>
                The reglist can contain one, two or three registers. If two of the registers in the list are seperated by a comma, both the registers are in the list. If they are separated by a dash,
                all the registers from the first to and with the last are in the list.<br>
                <div class="examples innerNote">
                    Examples using <span class="asm">PUSH/POP reglist</span>:<br>
                    <span class="asm">
                        PUSH {r0} ;Pushes r0<br>
                        POP {r0,r2} ;Pops r0 and r2<br>
                        PUSH {pc} ;Pushes pc<br>
                        POP {lr,sp} ;Pops lr and sp<br>
                        PUSH {r0-r3} ;Pushes r0, r1, r2 and r3<br>
                        POP {r0,r2,r4} ;Pops r0, r2 and r4<br>
                        PUSH {r2-r5,r7} ;Pushes r2,r3,r4,r5 and r7<br>
                    </span>
                </div>
            </div>
            <br>
<!--Mnemonic documentation-->
            <div class="note defaultNote">
                <b>Mnemonic documentation syntax</b><br>
                <span class="instructionDef">&lt;operation&gt;</span> is the operation.<br>
                <span class="instructionDef">{cond}</span> is the <u>optional</u> <span class="condition">condition</span> for the instruction.<br>
                <span class="instructionDef">Rd</span> is the destination <span class="register">register</span>.<br>
                <span class="instructionDef">Rn</span> is the first input <span class="register">register</span>.<br>
                <span class="instructionDef">Rm</span> is the second input <span class="register">register</span>.<br>
                <span class="instructionDef">Rs</span> is the shift <span class="register">register</span>.<br>
                <span class="instructionDef">Ra</span> is the accumulate <span class="register">register</span>.<br>
                <span class="instructionDef">#imm8</span> is an 8 bit <span class="immediateVal">immediate value</span>.<br>
                <span class="instructionDef">Operand2</span> is a <span class="FSO">Flexible second operand</span>.<br>
                <span class="instructionDef">&lt;label&gt;</span> is a label.<br>
                <span class="instructionDef">&lt;address&gt;</span> is an <span class="address">address</span>.<br>
                <span class="instructionDef">{reglist}</span> is a <span class="reglist">register list</span>.<br>
            </div>
            <br>
<!--Mnemonics-->
            <h2>Mnemonics</h2>
<!--Moving instructions-->
            <div class="instructionDef">Moving instructions:     &lt;operation&gt;{cond} Rd,Operand2</div>
            MOV - Move; Rd=Operand2;<br>
            MVN - Move NOT; Rd=0xFFFFFFFF EOR Operand2;<br>
            <div class="examples">Examples:<br>
                <span class="asm">
                    MOV r0, #0xFF00<br>
                    MVN r0, r1<br>
                    MOV r3, #255<br>
                    MOV r0, r1, LSL #5
                </span>
            </div>
            <br>
<!--Arithmetic instructions-->
            <div class="instructionDef">Arithmetic instructions:     &lt;operation&gt;{cond} Rd,Rn,Operand2</div>
            ADD - Addition; Rd=Rn+Operand2<br>
            SUB - Subtraction; Rd=Rn-Operand2<br>
            RSB - Reverse subtraction; Rd=Operand2-Rn<br>
            <div class="examples">Examples:<br>
                <span class="asm">
                    ADD r0, r1, r2; r0=r1+r2;<br>
                    ADD r0, r0, #10; r0+=10;<br>
                    SUB r0, r1, r2, LSL #6; r0 = r1-(r2<<6);<br>
                    RSB r2, r2, r1, LSR #2; r2 = (r1>>2)-r2;<br>
                </span>
            </div>
            <br>
<!--Logical instructions-->
            <div class="instructionDef">Logical instructions:     &lt;operation&gt;{cond} Rd,Rn,Operand2</div>
            AND - Bitwise logical and; Rd=Rn&amp;Operand2<br>
            ORR - Bitwise inclusive or; Rd=Rn|Operand2<br>
            EOR - Bitwise exclusive or; Rd=Rn^Operand2<br>
            BIC - Bitwise clear; Rd=Rn AND NOT Operand2<br>
            <div class="examples">Examples:<br>
                <span class="asm">
                    AND r0, r0, #0xFF - r0&amp;=0xFF; //Only the last byte is kept<br>
                    ORR r1, r0, #0b1010 - r1=r0|10; //The bits 1010 will always be true after this<br>
                    ORR r1, r2, r3, LSL r4 - r1=r2|(r3&lt;&lt; r4);<br>
                    EOR r0, r1, 0xFF - r0=r1^255; //Invert the last byte of r1 and store it in r0<br>
                    EOR r0, r1, r2, ror #4 - r0=r1^(r2&gt;&gt; 4);<br>
                </span>
            </div>
            <br>
<!--Compare instructions-->
            <div class="instructionDef">Compare instructions:     &amp;ltoperation&gt;{cond} Rn,Operand2</div>
            All these instructions set the compare flags. Z - Zero, N - Negative, S - Signed bit. These are used by the
            <span class="condition">conditional</span> codes.<br>
            A compare value of 0, for instance, means equal.<br>
            CMP - Compare two values. Sets the compare flags to Rn-Operand2<br>
            CMN - Compare negative. Sets the compare flags to Rn+Operand2<br>
            TST - bitwise test. Sets the compare flags to Rn&amp;Operand2<br>
            TEQ - bitwise equivalence. Sets the compare flags to Rn^Operand2<br>
            <div class="examples">Examples:<br>
                <span class="asm">
                    CMP r0, #50 - Sets the comparison flags to r0-50<br>
                    CMN r1, r2 - Sets the comparison flags to r1+r2<br>
                    TST r1, #0b0100 - Sets the comparison flags to r1 AND 0b0100<br>
                </span>
            </div>
            <br>
<!--Shifting instructions-->
            <div class="instructionDef">Shifting instructions:     &lt;operation&gt;{cond} Rd,Rn,Rs</div>
            <div class="instructionDef">Shifting instructions:     &lt;operation&gt;{cond} Rd,Rn,#imm5</div>
            Choose the one that fits:    byte shift = Rs&amp;0xFF;    byte shift = #imm5;<br>
            LSL - Logical shift left. Rd=Rn&lt;&lt;shift<br>
            LSR - Logical shift right. Rd=Rn>>shift<br>
            ASR - Arithmetic shift right. Rd=Rn>>shift<br>
            ROR - Rotate right. Rd=(Rn>>shift) | (Rn&lt;&lt;(32-shift))<br>
            See <span class="shift">Shifting</span> for more information.<br>
            <div class="examples">Examples:<br>
                <span class="asm">
                    LSL r0, r0, #4 - r0&lt;&lt;=4;<br>
                    LSR r1, r2, r3 - r1=r2>>(r3&amp;0xFF);<br>
                    ASR r2, r3, #12 - r2=r3>>12;<br>
                    ROR r1, r1, #12 - r1=(r1>>12)|(r1&lt;&lt;18);<br>
                </span>
            </div>
            <br>
<!--Branch instructions-->
            <div class="instructionDef">Branch instructions:     &lt;operation&gt;{cond} &lt;label&gt;</div>
            B - Branch to a specific instruction. pc = &lt;label&gt;<br>
            BL - Branch with Link. pc = &lt;label&gt; and lr = address of next instruction<br>
            To return to the link register or any other register, use MOV pc, Rd<br>
            BX Rd - is also possible if you want to.<br>
            <div class="examples">Examples:<br>
                <span class="asm">
                    start:<br>
                    ADD r2, r2, #1<br>
                	MOV r0, #0<br>
                	MOV r1, #0<br>
                    loop:<br>
                    ADD r0, r1<br>
                    ADD r1, #1<br>
                    CMP r0, r2<br>
                    BLT loop ; If r0&lt;r2, go back to loop and increase r0 and r1 and try again<br>
                    ADD r3, r3, r0<br>
                    B start<br>
                </span>
            </div>
            <br>
<!--Memory instructions-->
            <div class="instructionDef">Memory instructions:     &lt;operation&gt;{cond} Rd,&lt;address&gt;</div>
            LDR - Load 32 bits from memory. Rd=*((int*)<span class="address">&lt;address&gt;</span>)<br>
            STR - Store register to memory. *((int*)<span class="address">&lt;address&gt;</span>)=Rd<br>
            <div class="examples">Examples:<br>
                <span class="asm">
                    MOV r0, #10<br>
                    MOV r1, r0, lsl #4<br>
                    LDR r2, [sp, #-4]<br>
                    ADD r0, r1, r2<br>
                    STR r0, [sp]<br>
                    LDR r4, data<br>
                    MOV r0, r1, lsr #16<br>
                    STR r2, [r4, #4, lsl r1]<br>
                    STR r3, [sp], #4<br>
                    data:<br>
                    .word 0xABCDFFFF<br>
                </span>
            </div>
            <br>
<!--Stack instructions-->
            <div class="instructionDef">Stack instructions:     &lt;operation&gt;{cond} reglist</div>
            The stack pointer is always pointing to the item on top of the stack. As the stack gets higher, sp decreases.<br>
            PUSH - Pushes the registers in reglist (in reverse order) to the stack (at sp-4), and decreases sp by 4 for each register.<br>
            POP - Pops the stack and saves the popped values into the registers in reglist. Increments the sp by four for each register.<br>
            <div class="examples">Examples:<br>
                <span class="asm">
                PUSH {r0} ; Is the same as STR r0,[sp,#-4]! ; Stores r0 at the stack pointer minus four, and sets sp to the new top element.<br>
                POP {pc} ; Is the same as LDR pc,[sp],#4 ; Loads from the stack pointer at the top element and then adds 4 to the sp. The sp now points to the previous value on the stack.<br>
                PUSH {r1,r3-r6} ; Pushes r1,r3,r4,r5,r6 to the stack. First pushes r6, then r5 followed by r4 etc. The registers are pushed in the reverse order so that if you say POP {pc} afterwards, you'll load r1.<br>
                POP {pc,lr} ; Pops the top value from the stack and stores it in pc, pops the second value and stores it in lr.<br>
                </span>
            </div>
            <br>
<!--Conditional codes-->
            <div class="note condition">
                <b>Condition codes</b><br>
                Condition codes are used to restrict which instructions are done.
                The code replaces <span class="instructionDef">{cond}</span> when writing the instruction.
                Without any condition code, the instruction will always run.<br>
                The compare flags are: Z - Zero (value==0), N - Negative (value < 0), S - Signed bit (value & 0x8000000); Z implies NOT(S) AND NOT(N)
                <i>The conditional codes look at ZNS, the compare flags set in the Compare instructions</i>
                <div class="innerNote defaultNote">
                    <b>All Condition codes</b><br>
                    EQ - Equal (Z)<br>
                    NE - Not equal (!Z)<br>
                    GT - Signed greater than (!N^S &amp; NOT(Z))<br>
                    LT - Signed less than (N^S)<br>
                    GE - Signed greater or equal (!N^S)<br>
                    LE - Signed less or equal (N^S|Z)<br>
                    HI - Unsigned higher (!(N|Z))<br>
                    LS - Unsigned lower or same (N|Z)
                </div>
                <div class="innerNote examples">
                    Examples:<br>
                    <span class="asm">
                        CMP r1,r0<br>
                        MOVGT r0, r1 ; If r1 &gt; r0, set r0 to r1; Basically r0=max(r0,r1)
                    </span>
                </div>
            </div>
        </div>
    </body>
</html>
