## SystemVerilog-Codes
Verified some of the RTL Designs in SystemVerilog.

Below are some of the verified designs.

@ Combinational
1. Half adder
2. 4 isto 1 mux

# Sequential
1. D flip flop
2. Memory
3. FIFO
4. Floating point unit
5. Serial CRC
6. Parallel CRC
7. APB Slave
