Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_advanced_logic_module_behav xil_defaultlib.tb_advanced_logic_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'x' is out of bounds [C:/Users/mlech/lab2/lab2.srcs/sources_1/new/advanced_logic_module.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.advanced_logic_module_default
Compiling module xil_defaultlib.tb_advanced_logic_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_advanced_logic_module_behav
