INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sim_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
