Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,60
design__inferred_latch__count,0
design__instance__count,31954
design__instance__area,174937
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,218
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1341
design__max_cap_violation__count__corner:nom_tt_025C_1v80,6
power__internal__total,0.001324943033978343
power__switching__total,0.002309498144313693
power__leakage__total,1.569444663118702E-7
power__total,0.0036345981061458588
clock__skew__worst_hold__corner:nom_tt_025C_1v80,2.438229687164678
clock__skew__worst_setup__corner:nom_tt_025C_1v80,2.938229742675831
timing__hold__ws__corner:nom_tt_025C_1v80,0.2737714576973374
timing__setup__ws__corner:nom_tt_025C_1v80,57.004074185548696
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.273771
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,90.037247
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1534
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1341
design__max_cap_violation__count__corner:nom_ss_100C_1v60,17
clock__skew__worst_hold__corner:nom_ss_100C_1v60,4.698594535326687
clock__skew__worst_setup__corner:nom_ss_100C_1v60,5.19859459083784
timing__hold__ws__corner:nom_ss_100C_1v60,0.834062398310507
timing__setup__ws__corner:nom_ss_100C_1v60,54.20690183485454
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.834062
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,81.510536
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1341
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,6
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,1.5165473750496685
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,2.0165474305608213
timing__hold__ws__corner:nom_ff_n40C_1v95,0.06676615005397349
timing__setup__ws__corner:nom_ff_n40C_1v95,58.050231153991376
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.066766
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.443390
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1862
design__max_fanout_violation__count,1341
design__max_cap_violation__count,30
clock__skew__worst_hold,4.940712867562935
clock__skew__worst_setup,1.9305948497418566
timing__hold__ws,0.06676615005397349
timing__setup__ws,54.0470012930768
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.066766
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,80.702644
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 305.0 1000.0
design__core__bbox,5.52 10.88 299.46 987.36
flow__warnings__count,1
flow__errors__count,0
design__io,107
design__die__area,305000
design__core__area,287027
design__instance__count__stdcell,31954
design__instance__area__stdcell,174937
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.609479
design__instance__utilization__stdcell,0.609479
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,105
design__io__hpwl,6860855
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,566778
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,671
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
route__net,13292
route__net__special,2
route__drc_errors__iter:1,20519
route__wirelength__iter:1,775437
route__drc_errors__iter:2,9024
route__wirelength__iter:2,767920
route__drc_errors__iter:3,8462
route__wirelength__iter:3,765672
route__drc_errors__iter:4,1826
route__wirelength__iter:4,764562
route__drc_errors__iter:5,252
route__wirelength__iter:5,764455
route__drc_errors__iter:6,59
route__wirelength__iter:6,764441
route__drc_errors__iter:7,3
route__wirelength__iter:7,764434
route__drc_errors__iter:8,2
route__wirelength__iter:8,764426
route__drc_errors__iter:9,0
route__wirelength__iter:9,764420
route__drc_errors,0
route__wirelength,764420
route__vias,146598
route__vias__singlecut,146598
route__vias__multicut,0
design__disconnected_pin__count,28
design__critical_disconnected_pin__count,0
route__wirelength__max,1264.49
timing__unannotated_net__count__corner:nom_tt_025C_1v80,126
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,126
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,126
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,109
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1341
design__max_cap_violation__count__corner:min_tt_025C_1v80,3
clock__skew__worst_hold__corner:min_tt_025C_1v80,2.308179490649646
clock__skew__worst_setup__corner:min_tt_025C_1v80,2.808179546160799
timing__hold__ws__corner:min_tt_025C_1v80,0.27908431910963666
timing__setup__ws__corner:min_tt_025C_1v80,57.08588963117169
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.279084
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,90.504349
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,126
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1181
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1341
design__max_cap_violation__count__corner:min_ss_100C_1v60,8
clock__skew__worst_hold__corner:min_ss_100C_1v60,4.451234617998336
clock__skew__worst_setup__corner:min_ss_100C_1v60,4.951234673509489
timing__hold__ws__corner:min_ss_100C_1v60,0.8304888123377756
timing__setup__ws__corner:min_ss_100C_1v60,54.36383941334037
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.830489
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,82.391075
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,126
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1341
design__max_cap_violation__count__corner:min_ff_n40C_1v95,3
clock__skew__worst_hold__corner:min_ff_n40C_1v95,1.4305949052530094
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.9305948497418566
timing__hold__ws__corner:min_ff_n40C_1v95,0.0721517310764423
timing__setup__ws__corner:min_ff_n40C_1v95,58.1053479555631
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.072152
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,93.746025
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,126
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,272
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1341
design__max_cap_violation__count__corner:max_tt_025C_1v80,12
clock__skew__worst_hold__corner:max_tt_025C_1v80,2.5614018298030277
clock__skew__worst_setup__corner:max_tt_025C_1v80,3.0614018853141802
timing__hold__ws__corner:max_tt_025C_1v80,0.2777506081524345
timing__setup__ws__corner:max_tt_025C_1v80,56.921178714936794
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.277751
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,89.615440
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,126
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1862
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1341
design__max_cap_violation__count__corner:max_ss_100C_1v60,30
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.940712867562935
clock__skew__worst_setup__corner:max_ss_100C_1v60,5.440712923074088
timing__hold__ws__corner:max_ss_100C_1v60,0.8365559592943378
timing__setup__ws__corner:max_ss_100C_1v60,54.0470012930768
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.836556
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,80.702644
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,126
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,34
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1341
design__max_cap_violation__count__corner:max_ff_n40C_1v95,11
clock__skew__worst_hold__corner:max_ff_n40C_1v95,1.593038523962888
clock__skew__worst_setup__corner:max_ff_n40C_1v95,2.093038468451735
timing__hold__ws__corner:max_ff_n40C_1v95,0.06730050041083804
timing__setup__ws__corner:max_ff_n40C_1v95,57.99422262126106
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.067300
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.164688
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,126
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,126
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79944
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000564603
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000422776
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000341573
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000422776
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000347999999999999988487507651679919717935263179242610931396484375
ir__drop__worst,0.0005649999999999999640565295777605570037849247455596923828125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
