#-----------------------------------------------------------
# xsim v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Feb 22 22:28:18 2016
# Process ID: 2884
# Current directory: C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/axis_to_ddr_writer/xsim_script.tcl}
# Log file: C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/axis_to_ddr_writer/xsim_script.tcl
# xsim {axis_to_ddr_writer} -maxdeltaid 10000 -autoloadwcfg -tclbatch {axis_to_ddr_writer.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source axis_to_ddr_writer.tcl
## log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_axis_to_ddr_writer_top/next_trigger_ready_cnt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

Tracing of this type is not supported yet
Tracing of this type is not supported yet
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_axis_to_ddr_writer_top/AESL_AXI_S_inputStream_V/fifo_inputStream_V_TDATA/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_axis_to_ddr_writer_top/AESL_AXI_S_inputStream_V/fifo_inputStream_V_TDATA/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

## run all
$finish called at time : 4375 ns : File "C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/axis_to_ddr_writer.autotb.v" Line 489
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb 22 22:28:23 2016...
