#Timing report of worst 99 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: q.Q[0] (dffsre at (10,32) clocked by clock0)
Endpoint  : out:q.outpad[0] (.output at (8,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
q.C[0] (dffsre at (10,32))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
q.Q[0] (dffsre at (10,32)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.244     4.195
| (intra 'io' routing)                                           0.118     4.312
out:q.outpad[0] (.output at (8,0))                              -0.000     4.312
data arrival time                                                          4.312

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -4.312
--------------------------------------------------------------------------------
slack (MET)                                                                1.488


#Path 2
Startpoint: $abc$1154$abc$593$lo02.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : q.D[0] (dffsre at (10,32) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$1154$abc$593$lo02.C[0] (dffsre at (10,36))                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$1154$abc$593$lo02.Q[0] (dffsre at (10,36)) [clock-to-output]          0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.208     3.443
$abc$1154$abc$588$li0_li0.in[2] (.names at (10,35))                        0.000     3.443
| (primitive '.names' combinational delay)                                 0.280     3.723
$abc$1154$abc$588$li0_li0.out[0] (.names at (10,35))                       0.000     3.723
| (intra 'clb' routing)                                                    0.149     3.871
| (inter-block routing)                                                    0.404     4.275
| (intra 'clb' routing)                                                    0.488     4.763
q.D[0] (dffsre at (10,32))                                                 0.000     4.763
data arrival time                                                                    4.763

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
q.C[0] (dffsre at (10,32))                                                 0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -4.763
------------------------------------------------------------------------------------------
slack (MET)                                                                          4.072


#Path 3
Startpoint: $abc$1154$abc$593$lo28.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo29.D[0] (dffsre at (10,34) clocked by clock0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                     0.000     0.000
clock source latency                                                         0.000     0.000
clock0.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                       0.099     0.099
| (inter-block routing)                                                      0.000     0.099
| (intra 'clb' routing)                                                      2.000     2.099
$abc$1154$abc$593$lo28.C[0] (dffsre at (10,36))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                               0.709     2.809
$abc$1154$abc$593$lo28.Q[0] (dffsre at (10,36)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                      0.142     2.951
| (inter-block routing)                                                      0.284     3.235
| (intra 'clb' routing)                                                      0.208     3.443
$abc$1154$abc$593$li29_li29.in[0] (.names at (10,35))                        0.000     3.443
| (primitive '.names' combinational delay)                                   0.120     3.563
$abc$1154$abc$593$li29_li29.out[0] (.names at (10,35))                       0.000     3.563
| (intra 'clb' routing)                                                      0.149     3.711
| (inter-block routing)                                                      0.284     3.995
| (intra 'clb' routing)                                                      0.488     4.483
$abc$1154$abc$593$lo29.D[0] (dffsre at (10,34))                              0.000     4.483
data arrival time                                                                      4.483

clock clock0 (rise edge)                                                     6.800     6.800
clock source latency                                                         0.000     6.800
clock0.inpad[0] (.input at (6,0))                                            0.000     6.800
| (intra 'io' routing)                                                       0.099     6.899
| (inter-block routing)                                                      0.000     6.899
| (intra 'clb' routing)                                                      2.000     8.899
$abc$1154$abc$593$lo29.C[0] (dffsre at (10,34))                              0.000     8.899
clock uncertainty                                                            0.000     8.899
cell setup time                                                             -0.063     8.836
data required time                                                                     8.836
--------------------------------------------------------------------------------------------
data required time                                                                     8.836
data arrival time                                                                     -4.483
--------------------------------------------------------------------------------------------
slack (MET)                                                                            4.352


#Path 4
Startpoint: $abc$1154$abc$593$li04_li04.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo00.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                     0.000     0.000
clock source latency                                                         0.000     0.000
clock0.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                       0.099     0.099
| (inter-block routing)                                                      0.000     0.099
| (intra 'clb' routing)                                                      2.000     2.099
$abc$1154$abc$593$li04_li04.C[0] (dffsre at (10,35))                         0.000     2.099
| (primitive 'dffsre' Tcq_max)                                               0.709     2.809
$abc$1154$abc$593$li04_li04.Q[0] (dffsre at (10,35)) [clock-to-output]       0.000     2.809
| (intra 'clb' routing)                                                      0.142     2.951
| (inter-block routing)                                                      0.284     3.235
| (intra 'clb' routing)                                                      0.208     3.443
$abc$1154$new_new_n33__.in[0] (.names at (10,36))                            0.000     3.443
| (primitive '.names' combinational delay)                                   0.160     3.603
$abc$1154$new_new_n33__.out[0] (.names at (10,36))                           0.000     3.603
| (intra 'clb' routing)                                                      0.363     3.965
$abc$1154$abc$593$li00_li00.in[0] (.names at (10,36))                        0.000     3.965
| (primitive '.names' combinational delay)                                   0.260     4.225
$abc$1154$abc$593$li00_li00.out[0] (.names at (10,36))                       0.000     4.225
| (intra 'clb' routing)                                                      0.000     4.225
$abc$1154$abc$593$lo00.D[0] (dffsre at (10,36))                              0.000     4.225
data arrival time                                                                      4.225

clock clock0 (rise edge)                                                     6.800     6.800
clock source latency                                                         0.000     6.800
clock0.inpad[0] (.input at (6,0))                                            0.000     6.800
| (intra 'io' routing)                                                       0.099     6.899
| (inter-block routing)                                                      0.000     6.899
| (intra 'clb' routing)                                                      2.000     8.899
$abc$1154$abc$593$lo00.C[0] (dffsre at (10,36))                              0.000     8.899
clock uncertainty                                                            0.000     8.899
cell setup time                                                             -0.063     8.836
data required time                                                                     8.836
--------------------------------------------------------------------------------------------
data required time                                                                     8.836
data arrival time                                                                     -4.225
--------------------------------------------------------------------------------------------
slack (MET)                                                                            4.611


#Path 5
Startpoint: $abc$593$li31_li31.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo31.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$593$li31_li31.C[0] (dffsre at (10,35))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$593$li31_li31.Q[0] (dffsre at (10,35)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.488     3.723
$abc$1154$abc$593$lo31.D[0] (dffsre at (10,36))                       0.000     3.723
data arrival time                                                               3.723

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo31.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.723
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.113


#Path 6
Startpoint: $abc$593$lo21.Q[0] (dffsre at (10,34) clocked by clock0)
Endpoint  : $abc$593$li23_li23.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input at (6,0))                                 0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
$abc$593$lo21.C[0] (dffsre at (10,34))                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
$abc$593$lo21.Q[0] (dffsre at (10,34)) [clock-to-output]          0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'clb' routing)                                           0.488     3.723
$abc$593$li23_li23.D[0] (dffsre at (10,35))                       0.000     3.723
data arrival time                                                           3.723

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$li23_li23.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.063     8.836
data required time                                                          8.836
---------------------------------------------------------------------------------
data required time                                                          8.836
data arrival time                                                          -3.723
---------------------------------------------------------------------------------
slack (MET)                                                                 5.113


#Path 7
Startpoint: $abc$1154$abc$593$lo02.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$1154$abc$593$li04_li04.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$1154$abc$593$lo02.C[0] (dffsre at (10,36))                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$1154$abc$593$lo02.Q[0] (dffsre at (10,36)) [clock-to-output]          0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.488     3.723
$abc$1154$abc$593$li04_li04.D[0] (dffsre at (10,35))                       0.000     3.723
data arrival time                                                                    3.723

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$1154$abc$593$li04_li04.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -3.723
------------------------------------------------------------------------------------------
slack (MET)                                                                          5.113


#Path 8
Startpoint: $abc$1154$abc$593$lo12.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$593$li14_li14.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$1154$abc$593$lo12.C[0] (dffsre at (10,36))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$1154$abc$593$lo12.Q[0] (dffsre at (10,36)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.488     3.723
$abc$593$li14_li14.D[0] (dffsre at (10,35))                           0.000     3.723
data arrival time                                                               3.723

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$593$li14_li14.C[0] (dffsre at (10,35))                           0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.723
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.113


#Path 9
Startpoint: $abc$1154$abc$593$li28_li28.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo28.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$1154$abc$593$li28_li28.C[0] (dffsre at (10,35))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$1154$abc$593$li28_li28.Q[0] (dffsre at (10,35)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.428     3.663
$abc$1154$abc$593$lo28.D[0] (dffsre at (10,36))                            0.000     3.663
data arrival time                                                                    3.663

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$1154$abc$593$lo28.C[0] (dffsre at (10,36))                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -3.663
------------------------------------------------------------------------------------------
slack (MET)                                                                          5.173


#Path 10
Startpoint: $abc$593$lo26.Q[0] (dffsre at (10,34) clocked by clock0)
Endpoint  : $abc$1154$abc$593$li28_li28.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$593$lo26.C[0] (dffsre at (10,34))                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$593$lo26.Q[0] (dffsre at (10,34)) [clock-to-output]                   0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.428     3.663
$abc$1154$abc$593$li28_li28.D[0] (dffsre at (10,35))                       0.000     3.663
data arrival time                                                                    3.663

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$1154$abc$593$li28_li28.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -3.663
------------------------------------------------------------------------------------------
slack (MET)                                                                          5.173


#Path 11
Startpoint: $abc$1154$abc$593$li02_li02.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo02.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$1154$abc$593$li02_li02.C[0] (dffsre at (10,35))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$1154$abc$593$li02_li02.Q[0] (dffsre at (10,35)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.428     3.663
$abc$1154$abc$593$lo02.D[0] (dffsre at (10,36))                            0.000     3.663
data arrival time                                                                    3.663

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$1154$abc$593$lo02.C[0] (dffsre at (10,36))                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -3.663
------------------------------------------------------------------------------------------
slack (MET)                                                                          5.173


#Path 12
Startpoint: $abc$593$li23_li23.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo23.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$593$li23_li23.C[0] (dffsre at (10,35))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$593$li23_li23.Q[0] (dffsre at (10,35)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.428     3.663
$abc$1154$abc$593$lo23.D[0] (dffsre at (10,36))                       0.000     3.663
data arrival time                                                               3.663

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo23.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.663
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.173


#Path 13
Startpoint: $abc$1154$abc$593$lo17.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$593$li19_li19.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$1154$abc$593$lo17.C[0] (dffsre at (10,36))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$1154$abc$593$lo17.Q[0] (dffsre at (10,36)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.428     3.663
$abc$593$li19_li19.D[0] (dffsre at (10,35))                           0.000     3.663
data arrival time                                                               3.663

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$593$li19_li19.C[0] (dffsre at (10,35))                           0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.663
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.173


#Path 14
Startpoint: $abc$1154$abc$593$lo15.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$593$li17_li17.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$1154$abc$593$lo15.C[0] (dffsre at (10,36))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$1154$abc$593$lo15.Q[0] (dffsre at (10,36)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.428     3.663
$abc$593$li17_li17.D[0] (dffsre at (10,35))                           0.000     3.663
data arrival time                                                               3.663

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$593$li17_li17.C[0] (dffsre at (10,35))                           0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.663
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.173


#Path 15
Startpoint: $abc$1154$abc$593$li04_li04.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo04.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$1154$abc$593$li04_li04.C[0] (dffsre at (10,35))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$1154$abc$593$li04_li04.Q[0] (dffsre at (10,35)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.428     3.663
$abc$1154$abc$593$lo04.D[0] (dffsre at (10,36))                            0.000     3.663
data arrival time                                                                    3.663

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$1154$abc$593$lo04.C[0] (dffsre at (10,36))                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -3.663
------------------------------------------------------------------------------------------
slack (MET)                                                                          5.173


#Path 16
Startpoint: $abc$1154$abc$593$lo04.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$593$li06_li06.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$1154$abc$593$lo04.C[0] (dffsre at (10,36))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$1154$abc$593$lo04.Q[0] (dffsre at (10,36)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.428     3.663
$abc$593$li06_li06.D[0] (dffsre at (10,35))                           0.000     3.663
data arrival time                                                               3.663

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$593$li06_li06.C[0] (dffsre at (10,35))                           0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.663
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.173


#Path 17
Startpoint: $abc$1154$abc$593$lo09.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$593$li11_li11.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$1154$abc$593$lo09.C[0] (dffsre at (10,36))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$1154$abc$593$lo09.Q[0] (dffsre at (10,36)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.428     3.663
$abc$593$li11_li11.D[0] (dffsre at (10,35))                           0.000     3.663
data arrival time                                                               3.663

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$593$li11_li11.C[0] (dffsre at (10,35))                           0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.663
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.173


#Path 18
Startpoint: $abc$1154$abc$593$lo29.Q[0] (dffsre at (10,34) clocked by clock0)
Endpoint  : $abc$593$li31_li31.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$1154$abc$593$lo29.C[0] (dffsre at (10,34))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$1154$abc$593$lo29.Q[0] (dffsre at (10,34)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.378     3.613
$abc$593$li31_li31.D[0] (dffsre at (10,35))                           0.000     3.613
data arrival time                                                               3.613

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$593$li31_li31.C[0] (dffsre at (10,35))                           0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.613
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.223


#Path 19
Startpoint: $abc$593$lo06.Q[0] (dffsre at (10,34) clocked by clock0)
Endpoint  : $abc$593$li08_li08.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input at (6,0))                                 0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
$abc$593$lo06.C[0] (dffsre at (10,34))                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
$abc$593$lo06.Q[0] (dffsre at (10,34)) [clock-to-output]          0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'clb' routing)                                           0.378     3.613
$abc$593$li08_li08.D[0] (dffsre at (10,35))                       0.000     3.613
data arrival time                                                           3.613

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$li08_li08.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.063     8.836
data required time                                                          8.836
---------------------------------------------------------------------------------
data required time                                                          8.836
data arrival time                                                          -3.613
---------------------------------------------------------------------------------
slack (MET)                                                                 5.223


#Path 20
Startpoint: $abc$593$li11_li11.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo11.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$593$li11_li11.C[0] (dffsre at (10,35))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$593$li11_li11.Q[0] (dffsre at (10,35)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.378     3.613
$abc$1154$abc$593$lo11.D[0] (dffsre at (10,36))                       0.000     3.613
data arrival time                                                               3.613

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo11.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.613
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.223


#Path 21
Startpoint: $abc$593$li14_li14.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo14.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$593$li14_li14.C[0] (dffsre at (10,35))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$593$li14_li14.Q[0] (dffsre at (10,35)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.378     3.613
$abc$1154$abc$593$lo14.D[0] (dffsre at (10,36))                       0.000     3.613
data arrival time                                                               3.613

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo14.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.613
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.223


#Path 22
Startpoint: $abc$1154$abc$593$lo19.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$1154$abc$593$li21_li21.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$1154$abc$593$lo19.C[0] (dffsre at (10,36))                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$1154$abc$593$lo19.Q[0] (dffsre at (10,36)) [clock-to-output]          0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.378     3.613
$abc$1154$abc$593$li21_li21.D[0] (dffsre at (10,35))                       0.000     3.613
data arrival time                                                                    3.613

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$1154$abc$593$li21_li21.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -3.613
------------------------------------------------------------------------------------------
slack (MET)                                                                          5.223


#Path 23
Startpoint: $abc$1154$abc$593$lo00.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$1154$abc$593$li02_li02.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$1154$abc$593$lo00.C[0] (dffsre at (10,36))                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$1154$abc$593$lo00.Q[0] (dffsre at (10,36)) [clock-to-output]          0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.328     3.563
$abc$1154$abc$593$li02_li02.D[0] (dffsre at (10,35))                       0.000     3.563
data arrival time                                                                    3.563

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$1154$abc$593$li02_li02.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -3.563
------------------------------------------------------------------------------------------
slack (MET)                                                                          5.273


#Path 24
Startpoint: $abc$593$li08_li08.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo08.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$593$li08_li08.C[0] (dffsre at (10,35))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$593$li08_li08.Q[0] (dffsre at (10,35)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.328     3.563
$abc$1154$abc$593$lo08.D[0] (dffsre at (10,36))                       0.000     3.563
data arrival time                                                               3.563

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo08.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.563
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.273


#Path 25
Startpoint: $abc$593$li06_li06.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$593$lo06.D[0] (dffsre at (10,34) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input at (6,0))                                 0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
$abc$593$li06_li06.C[0] (dffsre at (10,35))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
$abc$593$li06_li06.Q[0] (dffsre at (10,35)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'clb' routing)                                           0.328     3.563
$abc$593$lo06.D[0] (dffsre at (10,34))                            0.000     3.563
data arrival time                                                           3.563

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$lo06.C[0] (dffsre at (10,34))                            0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.063     8.836
data required time                                                          8.836
---------------------------------------------------------------------------------
data required time                                                          8.836
data arrival time                                                          -3.563
---------------------------------------------------------------------------------
slack (MET)                                                                 5.273


#Path 26
Startpoint: $abc$593$lo24.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$593$li26_li26.D[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input at (6,0))                                 0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
$abc$593$lo24.C[0] (dffsre at (10,36))                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
$abc$593$lo24.Q[0] (dffsre at (10,36)) [clock-to-output]          0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'clb' routing)                                           0.328     3.563
$abc$593$li26_li26.D[0] (dffsre at (10,35))                       0.000     3.563
data arrival time                                                           3.563

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$li26_li26.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.063     8.836
data required time                                                          8.836
---------------------------------------------------------------------------------
data required time                                                          8.836
data arrival time                                                          -3.563
---------------------------------------------------------------------------------
slack (MET)                                                                 5.273


#Path 27
Startpoint: $abc$593$li19_li19.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo19.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$593$li19_li19.C[0] (dffsre at (10,35))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$593$li19_li19.Q[0] (dffsre at (10,35)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.328     3.563
$abc$1154$abc$593$lo19.D[0] (dffsre at (10,36))                       0.000     3.563
data arrival time                                                               3.563

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo19.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.563
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.273


#Path 28
Startpoint: $abc$593$li26_li26.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$593$lo26.D[0] (dffsre at (10,34) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input at (6,0))                                 0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
$abc$593$li26_li26.C[0] (dffsre at (10,35))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
$abc$593$li26_li26.Q[0] (dffsre at (10,35)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'clb' routing)                                           0.278     3.513
$abc$593$lo26.D[0] (dffsre at (10,34))                            0.000     3.513
data arrival time                                                           3.513

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$lo26.C[0] (dffsre at (10,34))                            0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.063     8.836
data required time                                                          8.836
---------------------------------------------------------------------------------
data required time                                                          8.836
data arrival time                                                          -3.513
---------------------------------------------------------------------------------
slack (MET)                                                                 5.323


#Path 29
Startpoint: $abc$1154$abc$593$li21_li21.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$593$lo21.D[0] (dffsre at (10,34) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$1154$abc$593$li21_li21.C[0] (dffsre at (10,35))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$1154$abc$593$li21_li21.Q[0] (dffsre at (10,35)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.278     3.513
$abc$593$lo21.D[0] (dffsre at (10,34))                                     0.000     3.513
data arrival time                                                                    3.513

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$593$lo21.C[0] (dffsre at (10,34))                                     0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -3.513
------------------------------------------------------------------------------------------
slack (MET)                                                                          5.323


#Path 30
Startpoint: $abc$593$li17_li17.Q[0] (dffsre at (10,35) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo17.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.099     0.099
| (inter-block routing)                                               0.000     0.099
| (intra 'clb' routing)                                               2.000     2.099
$abc$593$li17_li17.C[0] (dffsre at (10,35))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                        0.709     2.809
$abc$593$li17_li17.Q[0] (dffsre at (10,35)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                               0.142     2.951
| (inter-block routing)                                               0.284     3.235
| (intra 'clb' routing)                                               0.278     3.513
$abc$1154$abc$593$lo17.D[0] (dffsre at (10,36))                       0.000     3.513
data arrival time                                                               3.513

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo17.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.063     8.836
data required time                                                              8.836
-------------------------------------------------------------------------------------
data required time                                                              8.836
data arrival time                                                              -3.513
-------------------------------------------------------------------------------------
slack (MET)                                                                     5.323


#Path 31
Startpoint: $abc$1154$abc$593$lo23.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$593$lo24.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                     0.000     0.000
clock source latency                                                         0.000     0.000
clock0.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                       0.099     0.099
| (inter-block routing)                                                      0.000     0.099
| (intra 'clb' routing)                                                      2.000     2.099
$abc$1154$abc$593$lo23.C[0] (dffsre at (10,36))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                               0.709     2.809
$abc$1154$abc$593$lo23.Q[0] (dffsre at (10,36)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                      0.356     3.165
$abc$1154$abc$593$li24_li24.in[0] (.names at (10,36))                        0.000     3.165
| (primitive '.names' combinational delay)                                   0.280     3.445
$abc$1154$abc$593$li24_li24.out[0] (.names at (10,36))                       0.000     3.445
| (intra 'clb' routing)                                                      0.000     3.445
$abc$593$lo24.D[0] (dffsre at (10,36))                                       0.000     3.445
data arrival time                                                                      3.445

clock clock0 (rise edge)                                                     6.800     6.800
clock source latency                                                         0.000     6.800
clock0.inpad[0] (.input at (6,0))                                            0.000     6.800
| (intra 'io' routing)                                                       0.099     6.899
| (inter-block routing)                                                      0.000     6.899
| (intra 'clb' routing)                                                      2.000     8.899
$abc$593$lo24.C[0] (dffsre at (10,36))                                       0.000     8.899
clock uncertainty                                                            0.000     8.899
cell setup time                                                             -0.063     8.836
data required time                                                                     8.836
--------------------------------------------------------------------------------------------
data required time                                                                     8.836
data arrival time                                                                     -3.445
--------------------------------------------------------------------------------------------
slack (MET)                                                                            5.391


#Path 32
Startpoint: $abc$1154$abc$593$lo08.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo09.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                     0.000     0.000
clock source latency                                                         0.000     0.000
clock0.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                       0.099     0.099
| (inter-block routing)                                                      0.000     0.099
| (intra 'clb' routing)                                                      2.000     2.099
$abc$1154$abc$593$lo08.C[0] (dffsre at (10,36))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                               0.709     2.809
$abc$1154$abc$593$lo08.Q[0] (dffsre at (10,36)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                      0.356     3.165
$abc$1154$abc$593$li09_li09.in[0] (.names at (10,36))                        0.000     3.165
| (primitive '.names' combinational delay)                                   0.280     3.445
$abc$1154$abc$593$li09_li09.out[0] (.names at (10,36))                       0.000     3.445
| (intra 'clb' routing)                                                      0.000     3.445
$abc$1154$abc$593$lo09.D[0] (dffsre at (10,36))                              0.000     3.445
data arrival time                                                                      3.445

clock clock0 (rise edge)                                                     6.800     6.800
clock source latency                                                         0.000     6.800
clock0.inpad[0] (.input at (6,0))                                            0.000     6.800
| (intra 'io' routing)                                                       0.099     6.899
| (inter-block routing)                                                      0.000     6.899
| (intra 'clb' routing)                                                      2.000     8.899
$abc$1154$abc$593$lo09.C[0] (dffsre at (10,36))                              0.000     8.899
clock uncertainty                                                            0.000     8.899
cell setup time                                                             -0.063     8.836
data required time                                                                     8.836
--------------------------------------------------------------------------------------------
data required time                                                                     8.836
data arrival time                                                                     -3.445
--------------------------------------------------------------------------------------------
slack (MET)                                                                            5.391


#Path 33
Startpoint: $abc$1154$abc$593$lo11.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo12.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                     0.000     0.000
clock source latency                                                         0.000     0.000
clock0.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                       0.099     0.099
| (inter-block routing)                                                      0.000     0.099
| (intra 'clb' routing)                                                      2.000     2.099
$abc$1154$abc$593$lo11.C[0] (dffsre at (10,36))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                               0.709     2.809
$abc$1154$abc$593$lo11.Q[0] (dffsre at (10,36)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                      0.356     3.165
$abc$1154$abc$593$li12_li12.in[0] (.names at (10,36))                        0.000     3.165
| (primitive '.names' combinational delay)                                   0.220     3.385
$abc$1154$abc$593$li12_li12.out[0] (.names at (10,36))                       0.000     3.385
| (intra 'clb' routing)                                                      0.000     3.385
$abc$1154$abc$593$lo12.D[0] (dffsre at (10,36))                              0.000     3.385
data arrival time                                                                      3.385

clock clock0 (rise edge)                                                     6.800     6.800
clock source latency                                                         0.000     6.800
clock0.inpad[0] (.input at (6,0))                                            0.000     6.800
| (intra 'io' routing)                                                       0.099     6.899
| (inter-block routing)                                                      0.000     6.899
| (intra 'clb' routing)                                                      2.000     8.899
$abc$1154$abc$593$lo12.C[0] (dffsre at (10,36))                              0.000     8.899
clock uncertainty                                                            0.000     8.899
cell setup time                                                             -0.063     8.836
data required time                                                                     8.836
--------------------------------------------------------------------------------------------
data required time                                                                     8.836
data arrival time                                                                     -3.385
--------------------------------------------------------------------------------------------
slack (MET)                                                                            5.451


#Path 34
Startpoint: $abc$1154$abc$593$lo14.Q[0] (dffsre at (10,36) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo15.D[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                     0.000     0.000
clock source latency                                                         0.000     0.000
clock0.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                       0.099     0.099
| (inter-block routing)                                                      0.000     0.099
| (intra 'clb' routing)                                                      2.000     2.099
$abc$1154$abc$593$lo14.C[0] (dffsre at (10,36))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                               0.709     2.809
$abc$1154$abc$593$lo14.Q[0] (dffsre at (10,36)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                      0.356     3.165
$abc$1154$abc$593$li15_li15.in[0] (.names at (10,36))                        0.000     3.165
| (primitive '.names' combinational delay)                                   0.170     3.335
$abc$1154$abc$593$li15_li15.out[0] (.names at (10,36))                       0.000     3.335
| (intra 'clb' routing)                                                      0.000     3.335
$abc$1154$abc$593$lo15.D[0] (dffsre at (10,36))                              0.000     3.335
data arrival time                                                                      3.335

clock clock0 (rise edge)                                                     6.800     6.800
clock source latency                                                         0.000     6.800
clock0.inpad[0] (.input at (6,0))                                            0.000     6.800
| (intra 'io' routing)                                                       0.099     6.899
| (inter-block routing)                                                      0.000     6.899
| (intra 'clb' routing)                                                      2.000     8.899
$abc$1154$abc$593$lo15.C[0] (dffsre at (10,36))                              0.000     8.899
clock uncertainty                                                            0.000     8.899
cell setup time                                                             -0.063     8.836
data required time                                                                     8.836
--------------------------------------------------------------------------------------------
data required time                                                                     8.836
data arrival time                                                                     -3.335
--------------------------------------------------------------------------------------------
slack (MET)                                                                            5.501


#Path 35
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$li26_li26.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$593$li26_li26.S[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$li26_li26.C[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 36
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$li14_li14.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$593$li14_li14.S[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$li14_li14.C[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 37
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$li17_li17.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$593$li17_li17.S[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$li17_li17.C[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 38
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$li19_li19.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$593$li19_li19.S[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$li19_li19.C[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 39
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$li11_li11.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$593$li11_li11.S[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$li11_li11.C[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 40
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$li21_li21.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$1154$abc$593$li21_li21.S[0] (dffsre at (10,35))                                                                                                                                                                                       0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$li21_li21.C[0] (dffsre at (10,35))                                                                                                                                                                                       0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 41
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$li23_li23.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$593$li23_li23.S[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$li23_li23.C[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 42
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$li02_li02.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$1154$abc$593$li02_li02.S[0] (dffsre at (10,35))                                                                                                                                                                                       0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$li02_li02.C[0] (dffsre at (10,35))                                                                                                                                                                                       0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 43
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$li04_li04.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$1154$abc$593$li04_li04.S[0] (dffsre at (10,35))                                                                                                                                                                                       0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$li04_li04.C[0] (dffsre at (10,35))                                                                                                                                                                                       0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 44
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$li28_li28.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$1154$abc$593$li28_li28.S[0] (dffsre at (10,35))                                                                                                                                                                                       0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$li28_li28.C[0] (dffsre at (10,35))                                                                                                                                                                                       0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 45
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$li06_li06.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$593$li06_li06.S[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$li06_li06.C[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 46
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$li31_li31.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$593$li31_li31.S[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$li31_li31.C[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 47
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$li08_li08.S[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.272     3.371
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.392
$abc$593$li08_li08.S[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     3.392
data arrival time                                                                                                                                                                                                                                    3.392

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$li08_li08.C[0] (dffsre at (10,35))                                                                                                                                                                                                0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.067     8.966
data required time                                                                                                                                                                                                                                   8.966
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.966
data arrival time                                                                                                                                                                                                                                   -3.392
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.575


#Path 48
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo02.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo02.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo02.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 49
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo19.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo19.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo19.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 50
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo00.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo00.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo00.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 51
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo04.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo04.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo04.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 52
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo11.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo11.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo11.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 53
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$lo06.R[0] (dffsre at (10,34) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$593$lo06.R[0] (dffsre at (10,34))                                                                                                                                                                                                     0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$lo06.C[0] (dffsre at (10,34))                                                                                                                                                                                                     0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 54
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo12.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo12.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo12.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 55
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo08.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo08.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo08.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 56
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo09.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo09.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo09.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 57
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo14.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo14.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo14.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 58
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo15.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo15.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo15.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 59
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo17.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo17.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo17.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 60
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$lo21.R[0] (dffsre at (10,34) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$593$lo21.R[0] (dffsre at (10,34))                                                                                                                                                                                                     0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$lo21.C[0] (dffsre at (10,34))                                                                                                                                                                                                     0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 61
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo23.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo23.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo23.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 62
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$lo24.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$593$lo24.R[0] (dffsre at (10,36))                                                                                                                                                                                                     0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$lo24.C[0] (dffsre at (10,36))                                                                                                                                                                                                     0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 63
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$593$lo26.R[0] (dffsre at (10,34) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$593$lo26.R[0] (dffsre at (10,34))                                                                                                                                                                                                     0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$593$lo26.C[0] (dffsre at (10,34))                                                                                                                                                                                                     0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 64
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo28.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo28.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo28.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 65
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo29.R[0] (dffsre at (10,34) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo29.R[0] (dffsre at (10,34))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo29.C[0] (dffsre at (10,34))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 66
Startpoint: rst.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo31.R[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       1.000     1.000
rst.inpad[0] (.input at (8,0))                                                                                                                                                                                                             0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                    1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                    0.208     2.671
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names at (10,35))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                                 0.280     2.951
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names at (10,35))                       0.000     2.951
| (intra 'clb' routing)                                                                                                                                                                                                                    0.149     3.100
| (inter-block routing)                                                                                                                                                                                                                    0.284     3.383
| (intra 'clb' routing)                                                                                                                                                                                                                    0.020     3.404
$abc$1154$abc$593$lo31.R[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     3.404
data arrival time                                                                                                                                                                                                                                    3.404

clock clock0 (rise edge)                                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                    2.000     8.899
$abc$1154$abc$593$lo31.C[0] (dffsre at (10,36))                                                                                                                                                                                            0.000     8.899
clock uncertainty                                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                                            0.087     8.986
data required time                                                                                                                                                                                                                                   8.986
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   8.986
data arrival time                                                                                                                                                                                                                                   -3.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                          5.583


#Path 67
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo00.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo00.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo00.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 68
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo02.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo02.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo02.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 69
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$li02_li02.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
ce.inpad[0] (.input at (7,0))                                              0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    1.472     2.571
| (intra 'clb' routing)                                                    0.154     2.725
$abc$1154$abc$593$li02_li02.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                                    2.725

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$1154$abc$593$li02_li02.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.081     8.818
data required time                                                                   8.818
------------------------------------------------------------------------------------------
data required time                                                                   8.818
data arrival time                                                                   -2.725
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.093


#Path 70
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$lo26.E[0] (dffsre at (10,34) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input at (7,0))                                    0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          1.472     2.571
| (intra 'clb' routing)                                          0.154     2.725
$abc$593$lo26.E[0] (dffsre at (10,34))                           0.000     2.725
data arrival time                                                          2.725

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$593$lo26.C[0] (dffsre at (10,34))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -2.725
--------------------------------------------------------------------------------
slack (MET)                                                                6.093


#Path 71
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$li17_li17.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
ce.inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                            0.099     1.099
| (inter-block routing)                                           1.472     2.571
| (intra 'clb' routing)                                           0.154     2.725
$abc$593$li17_li17.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                           2.725

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$li17_li17.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.081     8.818
data required time                                                          8.818
---------------------------------------------------------------------------------
data required time                                                          8.818
data arrival time                                                          -2.725
---------------------------------------------------------------------------------
slack (MET)                                                                 6.093


#Path 72
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$li28_li28.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
ce.inpad[0] (.input at (7,0))                                              0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    1.472     2.571
| (intra 'clb' routing)                                                    0.154     2.725
$abc$1154$abc$593$li28_li28.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                                    2.725

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$1154$abc$593$li28_li28.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.081     8.818
data required time                                                                   8.818
------------------------------------------------------------------------------------------
data required time                                                                   8.818
data arrival time                                                                   -2.725
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.093


#Path 73
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo28.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo28.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo28.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 74
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo29.E[0] (dffsre at (10,34) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo29.E[0] (dffsre at (10,34))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo29.C[0] (dffsre at (10,34))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 75
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$li31_li31.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
ce.inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                            0.099     1.099
| (inter-block routing)                                           1.472     2.571
| (intra 'clb' routing)                                           0.154     2.725
$abc$593$li31_li31.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                           2.725

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$li31_li31.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.081     8.818
data required time                                                          8.818
---------------------------------------------------------------------------------
data required time                                                          8.818
data arrival time                                                          -2.725
---------------------------------------------------------------------------------
slack (MET)                                                                 6.093


#Path 76
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo31.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo31.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo31.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 77
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$li26_li26.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
ce.inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                            0.099     1.099
| (inter-block routing)                                           1.472     2.571
| (intra 'clb' routing)                                           0.154     2.725
$abc$593$li26_li26.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                           2.725

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$li26_li26.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.081     8.818
data required time                                                          8.818
---------------------------------------------------------------------------------
data required time                                                          8.818
data arrival time                                                          -2.725
---------------------------------------------------------------------------------
slack (MET)                                                                 6.093


#Path 78
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$lo24.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input at (7,0))                                    0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          1.472     2.571
| (intra 'clb' routing)                                          0.154     2.725
$abc$593$lo24.E[0] (dffsre at (10,36))                           0.000     2.725
data arrival time                                                          2.725

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$593$lo24.C[0] (dffsre at (10,36))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -2.725
--------------------------------------------------------------------------------
slack (MET)                                                                6.093


#Path 79
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo23.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo23.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo23.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 80
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$li23_li23.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
ce.inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                            0.099     1.099
| (inter-block routing)                                           1.472     2.571
| (intra 'clb' routing)                                           0.154     2.725
$abc$593$li23_li23.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                           2.725

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$li23_li23.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.081     8.818
data required time                                                          8.818
---------------------------------------------------------------------------------
data required time                                                          8.818
data arrival time                                                          -2.725
---------------------------------------------------------------------------------
slack (MET)                                                                 6.093


#Path 81
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$lo21.E[0] (dffsre at (10,34) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input at (7,0))                                    0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          1.472     2.571
| (intra 'clb' routing)                                          0.154     2.725
$abc$593$lo21.E[0] (dffsre at (10,34))                           0.000     2.725
data arrival time                                                          2.725

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$593$lo21.C[0] (dffsre at (10,34))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -2.725
--------------------------------------------------------------------------------
slack (MET)                                                                6.093


#Path 82
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$li21_li21.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
ce.inpad[0] (.input at (7,0))                                              0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    1.472     2.571
| (intra 'clb' routing)                                                    0.154     2.725
$abc$1154$abc$593$li21_li21.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                                    2.725

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$1154$abc$593$li21_li21.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.081     8.818
data required time                                                                   8.818
------------------------------------------------------------------------------------------
data required time                                                                   8.818
data arrival time                                                                   -2.725
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.093


#Path 83
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo19.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo19.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo19.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 84
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$li19_li19.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
ce.inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                            0.099     1.099
| (inter-block routing)                                           1.472     2.571
| (intra 'clb' routing)                                           0.154     2.725
$abc$593$li19_li19.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                           2.725

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$li19_li19.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.081     8.818
data required time                                                          8.818
---------------------------------------------------------------------------------
data required time                                                          8.818
data arrival time                                                          -2.725
---------------------------------------------------------------------------------
slack (MET)                                                                 6.093


#Path 85
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo17.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo17.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo17.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 86
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$li04_li04.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
ce.inpad[0] (.input at (7,0))                                              0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    1.472     2.571
| (intra 'clb' routing)                                                    0.154     2.725
$abc$1154$abc$593$li04_li04.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                                    2.725

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$1154$abc$593$li04_li04.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.081     8.818
data required time                                                                   8.818
------------------------------------------------------------------------------------------
data required time                                                                   8.818
data arrival time                                                                   -2.725
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.093


#Path 87
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo15.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo15.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo15.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 88
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo14.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo14.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo14.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 89
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$li14_li14.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
ce.inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                            0.099     1.099
| (inter-block routing)                                           1.472     2.571
| (intra 'clb' routing)                                           0.154     2.725
$abc$593$li14_li14.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                           2.725

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$li14_li14.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.081     8.818
data required time                                                          8.818
---------------------------------------------------------------------------------
data required time                                                          8.818
data arrival time                                                          -2.725
---------------------------------------------------------------------------------
slack (MET)                                                                 6.093


#Path 90
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo12.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo12.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo12.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 91
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo11.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo11.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo11.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 92
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$li11_li11.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
ce.inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                            0.099     1.099
| (inter-block routing)                                           1.472     2.571
| (intra 'clb' routing)                                           0.154     2.725
$abc$593$li11_li11.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                           2.725

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$li11_li11.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.081     8.818
data required time                                                          8.818
---------------------------------------------------------------------------------
data required time                                                          8.818
data arrival time                                                          -2.725
---------------------------------------------------------------------------------
slack (MET)                                                                 6.093


#Path 93
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo09.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo09.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo09.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 94
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo08.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo08.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo08.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 95
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$li08_li08.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
ce.inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                            0.099     1.099
| (inter-block routing)                                           1.472     2.571
| (intra 'clb' routing)                                           0.154     2.725
$abc$593$li08_li08.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                           2.725

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$li08_li08.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.081     8.818
data required time                                                          8.818
---------------------------------------------------------------------------------
data required time                                                          8.818
data arrival time                                                          -2.725
---------------------------------------------------------------------------------
slack (MET)                                                                 6.093


#Path 96
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$lo06.E[0] (dffsre at (10,34) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input at (7,0))                                    0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          1.472     2.571
| (intra 'clb' routing)                                          0.154     2.725
$abc$593$lo06.E[0] (dffsre at (10,34))                           0.000     2.725
data arrival time                                                          2.725

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$593$lo06.C[0] (dffsre at (10,34))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -2.725
--------------------------------------------------------------------------------
slack (MET)                                                                6.093


#Path 97
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$593$li06_li06.E[0] (dffsre at (10,35) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
ce.inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                            0.099     1.099
| (inter-block routing)                                           1.472     2.571
| (intra 'clb' routing)                                           0.154     2.725
$abc$593$li06_li06.E[0] (dffsre at (10,35))                       0.000     2.725
data arrival time                                                           2.725

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input at (6,0))                                 0.000     6.800
| (intra 'io' routing)                                            0.099     6.899
| (inter-block routing)                                           0.000     6.899
| (intra 'clb' routing)                                           2.000     8.899
$abc$593$li06_li06.C[0] (dffsre at (10,35))                       0.000     8.899
clock uncertainty                                                 0.000     8.899
cell setup time                                                  -0.081     8.818
data required time                                                          8.818
---------------------------------------------------------------------------------
data required time                                                          8.818
data arrival time                                                          -2.725
---------------------------------------------------------------------------------
slack (MET)                                                                 6.093


#Path 98
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo04.E[0] (dffsre at (10,36) clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
ce.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                0.099     1.099
| (inter-block routing)                                               1.472     2.571
| (intra 'clb' routing)                                               0.154     2.725
$abc$1154$abc$593$lo04.E[0] (dffsre at (10,36))                       0.000     2.725
data arrival time                                                               2.725

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                     0.000     6.800
| (intra 'io' routing)                                                0.099     6.899
| (inter-block routing)                                               0.000     6.899
| (intra 'clb' routing)                                               2.000     8.899
$abc$1154$abc$593$lo04.C[0] (dffsre at (10,36))                       0.000     8.899
clock uncertainty                                                     0.000     8.899
cell setup time                                                      -0.081     8.818
data required time                                                              8.818
-------------------------------------------------------------------------------------
data required time                                                              8.818
data arrival time                                                              -2.725
-------------------------------------------------------------------------------------
slack (MET)                                                                     6.093


#Path 99
Startpoint: ce.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : q.E[0] (dffsre at (10,32) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input at (7,0))                                    0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          1.244     2.343
| (intra 'clb' routing)                                          0.154     2.497
q.E[0] (dffsre at (10,32))                                       0.000     2.497
data arrival time                                                          2.497

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
q.C[0] (dffsre at (10,32))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -2.497
--------------------------------------------------------------------------------
slack (MET)                                                                6.321


#End of timing report
