# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do fpga_workbench_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/source/fpga_workbench {D:/source/fpga_workbench/DE0_Nano.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:52 on Nov 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/source/fpga_workbench" D:/source/fpga_workbench/DE0_Nano.v 
# -- Compiling module DE0_Nano
# 
# Top level modules:
# 	DE0_Nano
# End time: 11:24:52 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/source/fpga_workbench {D:/source/fpga_workbench/chip8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:52 on Nov 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/source/fpga_workbench" D:/source/fpga_workbench/chip8.v 
# -- Compiling module chip8
# ** Warning: D:/source/fpga_workbench/chip8.v(223): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	chip8
# End time: 11:24:52 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+D:/source/fpga_workbench {D:/source/fpga_workbench/ram2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:52 on Nov 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/source/fpga_workbench" D:/source/fpga_workbench/ram2.v 
# -- Compiling module ram2
# 
# Top level modules:
# 	ram2
# End time: 11:24:52 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/source/fpga_workbench {D:/source/fpga_workbench/chip8_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:52 on Nov 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/source/fpga_workbench" D:/source/fpga_workbench/chip8_tb.v 
# -- Compiling module chip8_tb
# 
# Top level modules:
# 	chip8_tb
# End time: 11:24:52 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  chip8_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" chip8_tb 
# Start time: 11:24:53 on Nov 26,2019
# Loading work.chip8_tb
# Loading work.chip8
# Loading work.ram2
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) D:/source/fpga_workbench/chip8_tb.v(21): [PCDPC] - Port size (16) does not match connection size (1) for port 'input_in'. The port definition is at: D:/source/fpga_workbench/chip8.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /chip8_tb/cpu File: D:/source/fpga_workbench/chip8.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Olivier  Hostname: OLIVIER-DESKTOP  ProcessID: 13148
#           Attempting to use alternate WLF file "./wlftwc4r0f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwc4r0f
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Reset did not put register_0 to 0
# ** Note: $stop    : D:/source/fpga_workbench/chip8_tb.v(76)
#    Time: 250 ps  Iteration: 0  Instance: /chip8_tb
# Break in Module chip8_tb at D:/source/fpga_workbench/chip8_tb.v line 76
add wave -position end sim:/chip8_tb/cpu/*
add wave -position end  sim:/chip8_tb/cpu/registers_data
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/chip8_tb/cpu/input_in 0000000000000010 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 11:28:25 on Nov 26,2019, Elapsed time: 0:03:32
# Errors: 0, Warnings: 3
