/* Generated by Yosys 0.9 (git sha1 1979e0b) */

module signed_cmult(clk, ar, ai, br, bi, pr, pi);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  input [15:0] ai;
  input [15:0] ar;
  input [15:0] bi;
  input [15:0] br;
  input clk;
  output [31:0] pi;
  reg [31:0] pi;
  output [31:0] pr;
  reg [31:0] pr;
  always @(posedge clk)
      pr <= { _032_, _031_, _030_, _029_, _028_, _027_, _026_, _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _207_, _206_, _205_ };
  always @(posedge clk)
      pi <= { _204_, _203_, _202_, _201_, _200_, _199_, _198_, _196_, _195_, _194_, _193_, _192_, _191_, _190_, _189_, _188_, _187_, _185_, _184_, _183_, _182_, _181_, _180_, _179_, _178_, _177_, _176_, _174_, _173_, _172_, _171_, _170_ };
  reg [31:0] _210_;
  always @(posedge clk)
      _210_ <= { _169_, _168_, _167_, _166_, _165_, _163_, _162_, _161_, _160_, _159_, _158_, _157_, _156_, _155_, _154_, _152_, _151_, _150_, _149_, _148_, _147_, _146_, _145_, _144_, _143_, _141_, _140_, _139_, _138_, _137_, _136_, _135_ };
  assign { _134_, _133_, _132_, _130_, _129_, _128_, _127_, _126_, _125_, _124_, _123_, _122_, _112_, _100_, _089_, _078_, _067_, _056_, _045_, _034_, _023_, _012_, _001_, _197_, _186_, _175_, _164_, _153_, _142_, _131_, _111_, _000_ } = _210_;
  assign { _121_, _120_, _119_, _118_, _117_, _116_, _115_, _114_, _113_, _110_, _109_, _108_, _107_, _106_, _105_, _104_ } = $signed(br) + $signed(bi);
  assign { _169_, _168_, _167_, _166_, _165_, _163_, _162_, _161_, _160_, _159_, _158_, _157_, _156_, _155_, _154_, _152_, _151_, _150_, _149_, _148_, _147_, _146_, _145_, _144_, _143_, _141_, _140_, _139_, _138_, _137_, _136_, _135_ } = $signed({ _121_, _120_, _119_, _118_, _117_, _116_, _115_, _114_, _113_, _110_, _109_, _108_, _107_, _106_, _105_, _104_ }) * $signed(ai);
  assign { _204_, _203_, _202_, _201_, _200_, _199_, _198_, _196_, _195_, _194_, _193_, _192_, _191_, _190_, _189_, _188_, _187_, _185_, _184_, _183_, _182_, _181_, _180_, _179_, _178_, _177_, _176_, _174_, _173_, _172_, _171_, _170_ } = $signed({ _068_, _066_, _065_, _064_, _063_, _062_, _061_, _060_, _059_, _058_, _057_, _055_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _044_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _033_ }) + $signed({ _103_, _102_, _101_, _099_, _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_, _090_, _088_, _087_, _086_, _085_, _084_, _083_, _082_, _081_, _080_, _079_, _077_, _076_, _075_, _074_, _073_, _072_, _071_, _070_, _069_ });
  assign { _032_, _031_, _030_, _029_, _028_, _027_, _026_, _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _207_, _206_, _205_ } = $signed({ _068_, _066_, _065_, _064_, _063_, _062_, _061_, _060_, _059_, _058_, _057_, _055_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _044_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _033_ }) + $signed({ _134_, _133_, _132_, _130_, _129_, _128_, _127_, _126_, _125_, _124_, _123_, _122_, _112_, _100_, _089_, _078_, _067_, _056_, _045_, _034_, _023_, _012_, _001_, _197_, _186_, _175_, _164_, _153_, _142_, _131_, _111_, _000_ });
  dsp48e2_signed_submul_1_stage_27_18_48_bit dsp48e2_signed_submul_1_stage_27_18_48_bit3 (
    .a(ai),
    .b(bi),
    .clk(clk),
    .d(ar),
    .out({ _068_, _066_, _065_, _064_, _063_, _062_, _061_, _060_, _059_, _058_, _057_, _055_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _044_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _033_ })
  );
  dsp48e2_signed_submul_1_stage_27_18_48_bit dsp48e2_signed_submul_1_stage_27_18_48_bit4 (
    .a(bi),
    .b(ar),
    .clk(clk),
    .d(br),
    .out({ _103_, _102_, _101_, _099_, _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_, _090_, _088_, _087_, _086_, _085_, _084_, _083_, _082_, _081_, _080_, _079_, _077_, _076_, _075_, _074_, _073_, _072_, _071_, _070_, _069_ })
  );
endmodule
