/// Auto-generated bit field definitions for ADC2
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f1::adc2 {

using namespace alloy::hal::bitfields;

// ============================================================================
// ADC2 Bit Field Definitions
// ============================================================================

/// SR - status register
namespace sr {
/// Analog watchdog flag
/// Position: 0, Width: 1
using AWD = BitField<0, 1>;
constexpr uint32_t AWD_Pos = 0;
constexpr uint32_t AWD_Msk = AWD::mask;

/// Regular channel end of conversion
/// Position: 1, Width: 1
using EOC = BitField<1, 1>;
constexpr uint32_t EOC_Pos = 1;
constexpr uint32_t EOC_Msk = EOC::mask;

/// Injected channel end of conversion
/// Position: 2, Width: 1
using JEOC = BitField<2, 1>;
constexpr uint32_t JEOC_Pos = 2;
constexpr uint32_t JEOC_Msk = JEOC::mask;

/// Injected channel start flag
/// Position: 3, Width: 1
using JSTRT = BitField<3, 1>;
constexpr uint32_t JSTRT_Pos = 3;
constexpr uint32_t JSTRT_Msk = JSTRT::mask;

/// Regular channel start flag
/// Position: 4, Width: 1
using STRT = BitField<4, 1>;
constexpr uint32_t STRT_Pos = 4;
constexpr uint32_t STRT_Msk = STRT::mask;

}  // namespace sr

/// CR1 - control register 1
namespace cr1 {
/// Analog watchdog channel select bits
/// Position: 0, Width: 5
using AWDCH = BitField<0, 5>;
constexpr uint32_t AWDCH_Pos = 0;
constexpr uint32_t AWDCH_Msk = AWDCH::mask;

/// Interrupt enable for EOC
/// Position: 5, Width: 1
using EOCIE = BitField<5, 1>;
constexpr uint32_t EOCIE_Pos = 5;
constexpr uint32_t EOCIE_Msk = EOCIE::mask;

/// Analog watchdog interrupt enable
/// Position: 6, Width: 1
using AWDIE = BitField<6, 1>;
constexpr uint32_t AWDIE_Pos = 6;
constexpr uint32_t AWDIE_Msk = AWDIE::mask;

/// Interrupt enable for injected channels
/// Position: 7, Width: 1
using JEOCIE = BitField<7, 1>;
constexpr uint32_t JEOCIE_Pos = 7;
constexpr uint32_t JEOCIE_Msk = JEOCIE::mask;

/// Scan mode
/// Position: 8, Width: 1
using SCAN = BitField<8, 1>;
constexpr uint32_t SCAN_Pos = 8;
constexpr uint32_t SCAN_Msk = SCAN::mask;

/// Enable the watchdog on a single channel in scan mode
/// Position: 9, Width: 1
using AWDSGL = BitField<9, 1>;
constexpr uint32_t AWDSGL_Pos = 9;
constexpr uint32_t AWDSGL_Msk = AWDSGL::mask;

/// Automatic injected group conversion
/// Position: 10, Width: 1
using JAUTO = BitField<10, 1>;
constexpr uint32_t JAUTO_Pos = 10;
constexpr uint32_t JAUTO_Msk = JAUTO::mask;

/// Discontinuous mode on regular channels
/// Position: 11, Width: 1
using DISCEN = BitField<11, 1>;
constexpr uint32_t DISCEN_Pos = 11;
constexpr uint32_t DISCEN_Msk = DISCEN::mask;

/// Discontinuous mode on injected channels
/// Position: 12, Width: 1
using JDISCEN = BitField<12, 1>;
constexpr uint32_t JDISCEN_Pos = 12;
constexpr uint32_t JDISCEN_Msk = JDISCEN::mask;

/// Discontinuous mode channel count
/// Position: 13, Width: 3
using DISCNUM = BitField<13, 3>;
constexpr uint32_t DISCNUM_Pos = 13;
constexpr uint32_t DISCNUM_Msk = DISCNUM::mask;

/// Analog watchdog enable on injected channels
/// Position: 22, Width: 1
using JAWDEN = BitField<22, 1>;
constexpr uint32_t JAWDEN_Pos = 22;
constexpr uint32_t JAWDEN_Msk = JAWDEN::mask;

/// Analog watchdog enable on regular channels
/// Position: 23, Width: 1
using AWDEN = BitField<23, 1>;
constexpr uint32_t AWDEN_Pos = 23;
constexpr uint32_t AWDEN_Msk = AWDEN::mask;

}  // namespace cr1

/// CR2 - control register 2
namespace cr2 {
/// A/D converter ON / OFF
/// Position: 0, Width: 1
using ADON = BitField<0, 1>;
constexpr uint32_t ADON_Pos = 0;
constexpr uint32_t ADON_Msk = ADON::mask;

/// Continuous conversion
/// Position: 1, Width: 1
using CONT = BitField<1, 1>;
constexpr uint32_t CONT_Pos = 1;
constexpr uint32_t CONT_Msk = CONT::mask;

/// A/D calibration
/// Position: 2, Width: 1
using CAL = BitField<2, 1>;
constexpr uint32_t CAL_Pos = 2;
constexpr uint32_t CAL_Msk = CAL::mask;

/// Reset calibration
/// Position: 3, Width: 1
using RSTCAL = BitField<3, 1>;
constexpr uint32_t RSTCAL_Pos = 3;
constexpr uint32_t RSTCAL_Msk = RSTCAL::mask;

/// Direct memory access mode
/// Position: 8, Width: 1
using DMA = BitField<8, 1>;
constexpr uint32_t DMA_Pos = 8;
constexpr uint32_t DMA_Msk = DMA::mask;

/// Data alignment
/// Position: 11, Width: 1
using ALIGN = BitField<11, 1>;
constexpr uint32_t ALIGN_Pos = 11;
constexpr uint32_t ALIGN_Msk = ALIGN::mask;

/// External event select for injected group
/// Position: 12, Width: 3
using JEXTSEL = BitField<12, 3>;
constexpr uint32_t JEXTSEL_Pos = 12;
constexpr uint32_t JEXTSEL_Msk = JEXTSEL::mask;

/// External trigger conversion mode for injected channels
/// Position: 15, Width: 1
using JEXTTRIG = BitField<15, 1>;
constexpr uint32_t JEXTTRIG_Pos = 15;
constexpr uint32_t JEXTTRIG_Msk = JEXTTRIG::mask;

/// External event select for regular group
/// Position: 17, Width: 3
using EXTSEL = BitField<17, 3>;
constexpr uint32_t EXTSEL_Pos = 17;
constexpr uint32_t EXTSEL_Msk = EXTSEL::mask;

/// External trigger conversion mode for regular channels
/// Position: 20, Width: 1
using EXTTRIG = BitField<20, 1>;
constexpr uint32_t EXTTRIG_Pos = 20;
constexpr uint32_t EXTTRIG_Msk = EXTTRIG::mask;

/// Start conversion of injected channels
/// Position: 21, Width: 1
using JSWSTART = BitField<21, 1>;
constexpr uint32_t JSWSTART_Pos = 21;
constexpr uint32_t JSWSTART_Msk = JSWSTART::mask;

/// Start conversion of regular channels
/// Position: 22, Width: 1
using SWSTART = BitField<22, 1>;
constexpr uint32_t SWSTART_Pos = 22;
constexpr uint32_t SWSTART_Msk = SWSTART::mask;

/// Temperature sensor and VREFINT enable
/// Position: 23, Width: 1
using TSVREFE = BitField<23, 1>;
constexpr uint32_t TSVREFE_Pos = 23;
constexpr uint32_t TSVREFE_Msk = TSVREFE::mask;

}  // namespace cr2

/// SMPR1 - sample time register 1
namespace smpr1 {
/// Channel 10 sample time selection
/// Position: 0, Width: 3
using SMP10 = BitField<0, 3>;
constexpr uint32_t SMP10_Pos = 0;
constexpr uint32_t SMP10_Msk = SMP10::mask;

/// Channel 11 sample time selection
/// Position: 3, Width: 3
using SMP11 = BitField<3, 3>;
constexpr uint32_t SMP11_Pos = 3;
constexpr uint32_t SMP11_Msk = SMP11::mask;

/// Channel 12 sample time selection
/// Position: 6, Width: 3
using SMP12 = BitField<6, 3>;
constexpr uint32_t SMP12_Pos = 6;
constexpr uint32_t SMP12_Msk = SMP12::mask;

/// Channel 13 sample time selection
/// Position: 9, Width: 3
using SMP13 = BitField<9, 3>;
constexpr uint32_t SMP13_Pos = 9;
constexpr uint32_t SMP13_Msk = SMP13::mask;

/// Channel 14 sample time selection
/// Position: 12, Width: 3
using SMP14 = BitField<12, 3>;
constexpr uint32_t SMP14_Pos = 12;
constexpr uint32_t SMP14_Msk = SMP14::mask;

/// Channel 15 sample time selection
/// Position: 15, Width: 3
using SMP15 = BitField<15, 3>;
constexpr uint32_t SMP15_Pos = 15;
constexpr uint32_t SMP15_Msk = SMP15::mask;

/// Channel 16 sample time selection
/// Position: 18, Width: 3
using SMP16 = BitField<18, 3>;
constexpr uint32_t SMP16_Pos = 18;
constexpr uint32_t SMP16_Msk = SMP16::mask;

/// Channel 17 sample time selection
/// Position: 21, Width: 3
using SMP17 = BitField<21, 3>;
constexpr uint32_t SMP17_Pos = 21;
constexpr uint32_t SMP17_Msk = SMP17::mask;

}  // namespace smpr1

/// SMPR2 - sample time register 2
namespace smpr2 {
/// Channel 0 sample time selection
/// Position: 0, Width: 3
using SMP0 = BitField<0, 3>;
constexpr uint32_t SMP0_Pos = 0;
constexpr uint32_t SMP0_Msk = SMP0::mask;

/// Channel 1 sample time selection
/// Position: 3, Width: 3
using SMP1 = BitField<3, 3>;
constexpr uint32_t SMP1_Pos = 3;
constexpr uint32_t SMP1_Msk = SMP1::mask;

/// Channel 2 sample time selection
/// Position: 6, Width: 3
using SMP2 = BitField<6, 3>;
constexpr uint32_t SMP2_Pos = 6;
constexpr uint32_t SMP2_Msk = SMP2::mask;

/// Channel 3 sample time selection
/// Position: 9, Width: 3
using SMP3 = BitField<9, 3>;
constexpr uint32_t SMP3_Pos = 9;
constexpr uint32_t SMP3_Msk = SMP3::mask;

/// Channel 4 sample time selection
/// Position: 12, Width: 3
using SMP4 = BitField<12, 3>;
constexpr uint32_t SMP4_Pos = 12;
constexpr uint32_t SMP4_Msk = SMP4::mask;

/// Channel 5 sample time selection
/// Position: 15, Width: 3
using SMP5 = BitField<15, 3>;
constexpr uint32_t SMP5_Pos = 15;
constexpr uint32_t SMP5_Msk = SMP5::mask;

/// Channel 6 sample time selection
/// Position: 18, Width: 3
using SMP6 = BitField<18, 3>;
constexpr uint32_t SMP6_Pos = 18;
constexpr uint32_t SMP6_Msk = SMP6::mask;

/// Channel 7 sample time selection
/// Position: 21, Width: 3
using SMP7 = BitField<21, 3>;
constexpr uint32_t SMP7_Pos = 21;
constexpr uint32_t SMP7_Msk = SMP7::mask;

/// Channel 8 sample time selection
/// Position: 24, Width: 3
using SMP8 = BitField<24, 3>;
constexpr uint32_t SMP8_Pos = 24;
constexpr uint32_t SMP8_Msk = SMP8::mask;

/// Channel 9 sample time selection
/// Position: 27, Width: 3
using SMP9 = BitField<27, 3>;
constexpr uint32_t SMP9_Pos = 27;
constexpr uint32_t SMP9_Msk = SMP9::mask;

}  // namespace smpr2

/// JOFR1 - injected channel data offset register x
namespace jofr1 {
/// Data offset for injected channel x
/// Position: 0, Width: 12
using JOFFSET1 = BitField<0, 12>;
constexpr uint32_t JOFFSET1_Pos = 0;
constexpr uint32_t JOFFSET1_Msk = JOFFSET1::mask;

}  // namespace jofr1

/// JOFR2 - injected channel data offset register x
namespace jofr2 {
/// Data offset for injected channel x
/// Position: 0, Width: 12
using JOFFSET2 = BitField<0, 12>;
constexpr uint32_t JOFFSET2_Pos = 0;
constexpr uint32_t JOFFSET2_Msk = JOFFSET2::mask;

}  // namespace jofr2

/// JOFR3 - injected channel data offset register x
namespace jofr3 {
/// Data offset for injected channel x
/// Position: 0, Width: 12
using JOFFSET3 = BitField<0, 12>;
constexpr uint32_t JOFFSET3_Pos = 0;
constexpr uint32_t JOFFSET3_Msk = JOFFSET3::mask;

}  // namespace jofr3

/// JOFR4 - injected channel data offset register x
namespace jofr4 {
/// Data offset for injected channel x
/// Position: 0, Width: 12
using JOFFSET4 = BitField<0, 12>;
constexpr uint32_t JOFFSET4_Pos = 0;
constexpr uint32_t JOFFSET4_Msk = JOFFSET4::mask;

}  // namespace jofr4

/// HTR - watchdog higher threshold register
namespace htr {
/// Analog watchdog higher threshold
/// Position: 0, Width: 12
using HT = BitField<0, 12>;
constexpr uint32_t HT_Pos = 0;
constexpr uint32_t HT_Msk = HT::mask;

}  // namespace htr

/// LTR - watchdog lower threshold register
namespace ltr {
/// Analog watchdog lower threshold
/// Position: 0, Width: 12
using LT = BitField<0, 12>;
constexpr uint32_t LT_Pos = 0;
constexpr uint32_t LT_Msk = LT::mask;

}  // namespace ltr

/// SQR1 - regular sequence register 1
namespace sqr1 {
/// 13th conversion in regular sequence
/// Position: 0, Width: 5
using SQ13 = BitField<0, 5>;
constexpr uint32_t SQ13_Pos = 0;
constexpr uint32_t SQ13_Msk = SQ13::mask;

/// 14th conversion in regular sequence
/// Position: 5, Width: 5
using SQ14 = BitField<5, 5>;
constexpr uint32_t SQ14_Pos = 5;
constexpr uint32_t SQ14_Msk = SQ14::mask;

/// 15th conversion in regular sequence
/// Position: 10, Width: 5
using SQ15 = BitField<10, 5>;
constexpr uint32_t SQ15_Pos = 10;
constexpr uint32_t SQ15_Msk = SQ15::mask;

/// 16th conversion in regular sequence
/// Position: 15, Width: 5
using SQ16 = BitField<15, 5>;
constexpr uint32_t SQ16_Pos = 15;
constexpr uint32_t SQ16_Msk = SQ16::mask;

/// Regular channel sequence length
/// Position: 20, Width: 4
using L = BitField<20, 4>;
constexpr uint32_t L_Pos = 20;
constexpr uint32_t L_Msk = L::mask;

}  // namespace sqr1

/// SQR2 - regular sequence register 2
namespace sqr2 {
/// 7th conversion in regular sequence
/// Position: 0, Width: 5
using SQ7 = BitField<0, 5>;
constexpr uint32_t SQ7_Pos = 0;
constexpr uint32_t SQ7_Msk = SQ7::mask;

/// 8th conversion in regular sequence
/// Position: 5, Width: 5
using SQ8 = BitField<5, 5>;
constexpr uint32_t SQ8_Pos = 5;
constexpr uint32_t SQ8_Msk = SQ8::mask;

/// 9th conversion in regular sequence
/// Position: 10, Width: 5
using SQ9 = BitField<10, 5>;
constexpr uint32_t SQ9_Pos = 10;
constexpr uint32_t SQ9_Msk = SQ9::mask;

/// 10th conversion in regular sequence
/// Position: 15, Width: 5
using SQ10 = BitField<15, 5>;
constexpr uint32_t SQ10_Pos = 15;
constexpr uint32_t SQ10_Msk = SQ10::mask;

/// 11th conversion in regular sequence
/// Position: 20, Width: 5
using SQ11 = BitField<20, 5>;
constexpr uint32_t SQ11_Pos = 20;
constexpr uint32_t SQ11_Msk = SQ11::mask;

/// 12th conversion in regular sequence
/// Position: 25, Width: 5
using SQ12 = BitField<25, 5>;
constexpr uint32_t SQ12_Pos = 25;
constexpr uint32_t SQ12_Msk = SQ12::mask;

}  // namespace sqr2

/// SQR3 - regular sequence register 3
namespace sqr3 {
/// 1st conversion in regular sequence
/// Position: 0, Width: 5
using SQ1 = BitField<0, 5>;
constexpr uint32_t SQ1_Pos = 0;
constexpr uint32_t SQ1_Msk = SQ1::mask;

/// 2nd conversion in regular sequence
/// Position: 5, Width: 5
using SQ2 = BitField<5, 5>;
constexpr uint32_t SQ2_Pos = 5;
constexpr uint32_t SQ2_Msk = SQ2::mask;

/// 3rd conversion in regular sequence
/// Position: 10, Width: 5
using SQ3 = BitField<10, 5>;
constexpr uint32_t SQ3_Pos = 10;
constexpr uint32_t SQ3_Msk = SQ3::mask;

/// 4th conversion in regular sequence
/// Position: 15, Width: 5
using SQ4 = BitField<15, 5>;
constexpr uint32_t SQ4_Pos = 15;
constexpr uint32_t SQ4_Msk = SQ4::mask;

/// 5th conversion in regular sequence
/// Position: 20, Width: 5
using SQ5 = BitField<20, 5>;
constexpr uint32_t SQ5_Pos = 20;
constexpr uint32_t SQ5_Msk = SQ5::mask;

/// 6th conversion in regular sequence
/// Position: 25, Width: 5
using SQ6 = BitField<25, 5>;
constexpr uint32_t SQ6_Pos = 25;
constexpr uint32_t SQ6_Msk = SQ6::mask;

}  // namespace sqr3

/// JSQR - injected sequence register
namespace jsqr {
/// 1st conversion in injected sequence
/// Position: 0, Width: 5
using JSQ1 = BitField<0, 5>;
constexpr uint32_t JSQ1_Pos = 0;
constexpr uint32_t JSQ1_Msk = JSQ1::mask;

/// 2nd conversion in injected sequence
/// Position: 5, Width: 5
using JSQ2 = BitField<5, 5>;
constexpr uint32_t JSQ2_Pos = 5;
constexpr uint32_t JSQ2_Msk = JSQ2::mask;

/// 3rd conversion in injected sequence
/// Position: 10, Width: 5
using JSQ3 = BitField<10, 5>;
constexpr uint32_t JSQ3_Pos = 10;
constexpr uint32_t JSQ3_Msk = JSQ3::mask;

/// 4th conversion in injected sequence
/// Position: 15, Width: 5
using JSQ4 = BitField<15, 5>;
constexpr uint32_t JSQ4_Pos = 15;
constexpr uint32_t JSQ4_Msk = JSQ4::mask;

/// Injected sequence length
/// Position: 20, Width: 2
using JL = BitField<20, 2>;
constexpr uint32_t JL_Pos = 20;
constexpr uint32_t JL_Msk = JL::mask;

}  // namespace jsqr

/// JDR1 - injected data register x
namespace jdr1 {
/// Injected data
/// Position: 0, Width: 16
using JDATA = BitField<0, 16>;
constexpr uint32_t JDATA_Pos = 0;
constexpr uint32_t JDATA_Msk = JDATA::mask;

}  // namespace jdr1

/// JDR2 - injected data register x
namespace jdr2 {
/// Injected data
/// Position: 0, Width: 16
using JDATA = BitField<0, 16>;
constexpr uint32_t JDATA_Pos = 0;
constexpr uint32_t JDATA_Msk = JDATA::mask;

}  // namespace jdr2

/// JDR3 - injected data register x
namespace jdr3 {
/// Injected data
/// Position: 0, Width: 16
using JDATA = BitField<0, 16>;
constexpr uint32_t JDATA_Pos = 0;
constexpr uint32_t JDATA_Msk = JDATA::mask;

}  // namespace jdr3

/// JDR4 - injected data register x
namespace jdr4 {
/// Injected data
/// Position: 0, Width: 16
using JDATA = BitField<0, 16>;
constexpr uint32_t JDATA_Pos = 0;
constexpr uint32_t JDATA_Msk = JDATA::mask;

}  // namespace jdr4

/// DR - regular data register
namespace dr {
/// Regular data
/// Position: 0, Width: 16
using DATA = BitField<0, 16>;
constexpr uint32_t DATA_Pos = 0;
constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace dr

}  // namespace alloy::hal::st::stm32f1::adc2
