sys = {

    mem = {
        splitAddrs = False;
        controllers = 32;

        type = "Channel";

        channelType = "DDR";

		# Micron HMC2
        # HMC Spec 2.1, 10/15 EN - 8 GB stack, 32 vaults (channels), 8 dies, 2 banks/(vault * die), 80 Gb/s per vault
        # HMC VLSIT'12 - 256-byte page, 32 data TSVs per vault

        # 128 Mb per bank

        channelFreq = 1250;  # 2.5 Gbps TSV rate = 80 Gb/s / x32
        burstCount = 16;  # 64 bytes / x32
        pageSize = 256;
        pagePolicy = "close";
        deviceIOWidth = 32;
        channelWidth = 32;
        queueDepth = 64;

        banksPerRank = 2;
        ranksPerChannel = 8;  # 8 dies

        # Main timing model: DRAMSpec commit c244c28 (Jul 2015), with arch config parhmc.json and tech config techhmc_2x_bwl.json
        #
        # Changes to the arch config:
        # - single vault, capacity 0.25 Gb
        # - 2 banks
        # - DLL OFF
        # - prefetch 16
        # - tiles per bank = 1, page spanning factor = 1
        # - subarray-to-page factor = 2
        # Changes to the tech config:
        # - Vdd = 1.2
        # - IDD2N freq slope = 0.005 (original 0.015)
        #
        # -> tRCD/tCL/tRP = 10.7/13.3/7.6 ns ~ 11 ns, tRAS = 21.6 ns, tRFC = 49.4 ns,
        #    tRTP = 7.4 ns, tWR = 8.1 ns
        #    tRFC = 95 cc (scaled from DDR3L, tRFC / tRC ~ 2.25)

        # Other models
        # - DRAMSpec commit 6ed3a10 (Jun 2020)
        #   1000 MHz, 0.5 Gb vault capacity, DLL OFF, tREFI = 7.8 us, banks refresh factor = 8, subarray-to-rowbuffer factor = 8
        #   -> tRCD/tCL/tRP = 10.3/11.2/7.4 ns, tRAS = 23.1 ns, tRFC = 200.5 ns
        #   == match
        # - My PACT'15 and ASPLOS'17 numbers
        #   -> tRCD/tCL/tRP = 11 ns, tRAS = 22 ns, tRFC = 110 - 180 ns
        #   == match
        # - HMC interconnects, PACT'13
        #   -> tCK = 1.25 ns, tRCD/tCL/tRP = 11 cc = 13.8 ns, tRAS = 22 cc = 27.5 ns, tWR = 12 cc, tCCD = 4 cc
        #   ~~ cc match, scale tCK
        # - DDR3L-1600, 2 Gb (also 128 Mb per bank)
        #   -> tCK = 1.25 ns, tRCD/tCL/tRP = 11 cc, tRAS = 28 cc, tWR = 12 cc, tCCD = 4 cc
        #   ~~ cc match except RAS, scale tCK; PACT'13 only reduced RAS due to shorter row buffers

        timing = {
            tCAS = 14;  # 11 ns
            tRCD = 14;
            tRP = 14;
            tRAS = 28;  # 21.6 ns
            tCCD = 8;  # prefetch 16 / 2
            tRRD = 8;  # ? ~ tBURST
            tWTR = 8;  # ? ~ tBURST
            tWR = 11;
            tRTP = 10;
            tFAW = 0;  # only two banks, no FAW
            tRTRS = 0;  # no bubble as in Wide I/O
            tRFC = 95;
            tREFI = 9750;  # 7.8 us
            tXP = 0;  # no power-down
        };

        # Main power model: Rambus, 26 nm, 6F^2, x32
        #
        # tRFC is set as 1/3.5 of eight tRC's
        #
        # -> IDD0/IDD2N/IDD4R/IDD4W/IDD5 = 12.5/7.6/380.0/391.6/42.0 mA

        # Other models
        # - DRAMSpec commit c244c28 (Jul 2015), same configs as above
        #   -> IDD0/IDD2N/IDD3N/IDD4/IDD5 = 14.5/7.8/10.5/392.5/48.7 mA
        #   ~~ higher IDD3N; IDD0 - IDD3N and IDD4 - IDD3N match
        # - My PACT'15 numbers: for a whole vault
        #   -> IDD0/IDD2N/IDD3N/IDD4/IDD5 = 21.2/16.3/17.1/346.7/127.2 mA
        #   == IDD0 - IDD3N matches; IDD4 - IDD3N almost matches; (IDD5 - IDD3N) * tRFC / 8 matches
        # - My ASPLOS'17 numbers: also from Rambus model, but different layout and 1000 MHz
        #   -> IDD0/IDD2N/IDD4R/IDD4W/IDD5 = 15.9/7.9/289.4/296.3/32.1 mA

        power = {
            VDD = 1.2;
            IDD0 = 12.5;
            IDD2N = 7.6;
            IDD2P = 7.6;  # no power-down
            IDD3N = 8.1;  # IDD2N + 0.5
            IDD3P = 8.1;  # no power-down
            IDD4R = 380.0;
            IDD4W = 391.6;
            IDD5 = 42.0;

            # TSV
            # C = 47.4 fF (TSV wideIO, JSSC'12), VDD = 1.2 V, f = 2 / tCK = 2.5 GHz, overheads = 50%
            # E = 1/2 * C * VDD^2 * (1 + addr/cmd overheads) = 50 fJ/bit
            # 0.4 pJ/bit for 8 dies
            # Also see HBM2 Hynix, ISSCC'18, Figure 12.3.1, 600 uA and 1 V at 3.3 Gbps

            channelWirePicoJoulePerBit = 0.4;
        };
    };
};

