
<html><head><title>Using the Built-In EE Package Connect Modules for UDN-to-Electrical Connections</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669026" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Using the Built-In EE Package Connect Modules for UDN-to-Electrical Connections" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Real Number Modeling, User-Defined Nettypes," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669026" />
<meta name="NextFile" content="Using_Custom_User-Defined_Nettype_and_Connect_Modules_for_UDN-to-Electrical_Connections.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Using the Built-In EE Package Connect Modules for UDN-to-Electrical Connections" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html" title="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections">SystemVerilog_User_Defined_Net ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Using_Custom_User-Defined_Nettype_and_Connect_Modules_for_UDN-to-Electrical_Connections.html" title="Using_Custom_User-Defined_Nettype_and_Connect_Modules_for_UDN-to-Electrical_Connections">Using_Custom_User-Defined_Nett ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Using the Built-In EE Package Connect Modules for UDN-to-Electrical Connections</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="UsingtheBuiltInEEPackageConnectModulesforUDNtoElectricalConnections-1077293"></span>Cadence provides the&#160;<code>EE_pkg.sv</code>&#160;package file that contains the definition of&#160;<code>EEnettype</code>&#160;and resolution. It provides the user-defined type,&#160;<code>EEnet</code>&#160;that handles pins that are structures (<code>EEstruct</code>) of three real values {V,I,R} (Voltage, Current, Resistance).&#160;<code>EEnet</code>&#160;models a combination of a series of voltage sources and resistors and a parallel current source and defines the resolution function to generate a resolved voltage from any useful combination of the inputs.</p>

<p>The&#160;<code>ee_pkg.sv</code>&#160;file is available in the&#160;<code>your_install_dir</code><code>/tools.lnx86/affirma_ams/etc/dms</code>&#160;directory. This file contains a user-defined type (UDT) &quot;<code>EEstruct</code>&quot;, a user-defined resolution function (UDR) &quot;<code>res_EE</code>&quot;, and a user-defined nettype (UDN) &quot;<code>EEnet</code>&quot;.</p>
<div class="pbi_avoid">
<p><strong>The Built-in <code>ee_pkg.sv</code> File</strong></p>

<p><strong><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368515/475368516.jpg" data-linked-resource-container-id="475368515" data-linked-resource-container-version="3" data-linked-resource-content-type="image/jpeg" data-linked-resource-default-alias="ee_pkg.jpg" data-linked-resource-id="475368516" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="250" src="attachments/475368515/475368516.jpg" /></span></strong></p>
</div>

<p>To automatically insert the built-in connect module for a EEnet-to-Electrical Connection, you must do the following:</p>
<ul><li>Import the<code>&#160;EE_pkg&#160;</code>file and declare the<code>&#160;EEnet&#160;</code>type in your SV design. For example:<br /><code>import EE_pkg::*;<br /></code><code>module VsrcG(P,vval,imeas);<br /></code><code>inout EEnet P;<br /></code><code>input real vval;<br /></code><code>output real imeas;<br /></code><code>&#8230;<br /></code><code>Endmodule<br /><br /></code>The above example is provided in the&#160;<code>VsrcG.sv</code>&#160;file available in the&#160;<code>your_install_dir</code><code>/tools.lnx86/affirma_ams/etc/dms/EE_pkg_examples</code>&#160;directory.</li></ul><ul><li>Declare the electrical object in the&#160;<code>.vams</code>&#160;file. For example:<br /><code>`timescale 1ns/1ps<br /></code><code>`include &quot;disciplines.vams&quot;<br /></code><code>module EVRsrc(P,N,vval,rval,imeas);<br /></code><code>inout P,N; electrical P,N;<br /></code><code>input wreal vval,rval;<br /></code><code>output wreal imeas;<br /></code><code>&#8230;<br /></code><code>Endmodule</code></li></ul><ul><li>Specify how you want the tool to map the UDN ports to the Electrical connection ports. The following example illustrates a top module instantiating&#160;<code>VsrcG</code>&#160;module having&#160;<code>EEnet</code>&#160;port connecting to Electrical port in&#160;<code>EVRsrc.<br /></code><code>module top();<br /></code><code>&#8230;<br /></code><code>///<br /></code><code>VsrcG v1da ( LDda, V1 , Iv1da); //Instance with EEnet Port<br /></code><code>EVRsrc r1da (LDda, RAda, 0.0 , R1 , Ir1da) ; //Instance with Electrical port<br /></code><code>&#8230;<br /></code><code>endmodule</code></li></ul>
<p>The tool automatically inserts the appropriate built-in connect module between the EEnet-electrical ports. The following are the in-built connect module specification files:</p>
<ul><li><span style=""><strong>EEnet_to_E.svams</strong></span>: This is an EEnet port to electrical connect module example. It connects an EEnet port to an electrical port in the SV domain.</li></ul><ul><li><span style=""><strong>E_to_EEnet.svams</strong></span>: This is an electrical to EEnet port connect module example. It connects an Electrical port to an EEnet port in the SV domain.</li></ul><ul><li><span style=""><strong>EEnet_to_E_bidir.svams</strong></span>: This is a bidirectional SystemVerilog-AMS connect module example. It can connect an Electrical port to an EEnet port in the SV domain.</li></ul>
<p>These connect modules have appropriate port types and directions for use. For instance, the following example illustrates a bidirectional Electrical to EEnet port connect module:</p>
<div class="pbi_avoid">
<p><strong>Bidirectional Electrical to EEnet Connect Module</strong></p>

<p><strong><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368515/475368517.png" data-linked-resource-container-id="475368515" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="wrealModeling_xcelium.22.1.2.png" data-linked-resource-id="475368517" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368515/475368517.png" width="640px" /></span></strong></p>
</div>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>By default, the built-in nettype is specified in the AMSD control block. However, you can modify the values, if required. For more information, see&#160;<a href="Using_Custom_User-Defined_Nettype_and_Connect_Modules_for_UDN-to-Electrical_Connections.html#UsingCustomUserDefinedNettypeandConnectModulesforUDNtoElectricalConnections-1077902">Specifying UDN in the AMSD Control Block</a>.</p>
</div>
</div>
<h5 id="UsingtheBuiltInEEPackageConnectModulesforUDNtoElectricalConnections-RelatedTopic">Related Topic</h5><ul><li><a href="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html">SystemVerilog User Defined Nettype and Electrical Connections</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html" id="prev" title="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections">SystemVerilog_User_Defined_Net ...</a></em></b><b><em><a href="Using_Custom_User-Defined_Nettype_and_Connect_Modules_for_UDN-to-Electrical_Connections.html" id="nex" title="Using_Custom_User-Defined_Nettype_and_Connect_Modules_for_UDN-to-Electrical_Connections">Using_Custom_User-Defined_Nett ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>