

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Sun Sep 15 04:03:33 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.770 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |       16|       16|         8|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    273|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|      0|     96|    -|
|Memory           |        0|   -|     61|     32|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|    616|    160|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    677|    606|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_25ns_18ns_43_1_1_U331  |mul_25ns_18ns_43_1_1  |        0|   1|  0|  48|    0|
    |mul_25ns_25ns_50_1_1_U330  |mul_25ns_25ns_50_1_1  |        0|   2|  0|  48|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   3|  0|  96|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                                   Module                                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_U      |neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_1_table_ROM_AUTO_1R      |        0|  25|  13|    0|    32|   25|     1|          800|
    |exp_x_msb_2_m_1_table_U  |neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R  |        0|  25|  13|    0|    32|   25|     1|          800|
    |f_x_lsb_table_U          |neural_network_Pipeline_VITIS_LOOP_28_2_f_x_lsb_table_ROM_AUTO_1R          |        0|  11|   6|    0|    32|   11|     1|          352|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                                                           |        0|  61|  32|    0|    96|   61|     3|         1952|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln249_fu_528_p2            |         +|   0|  0|  27|          20|          20|
    |add_ln28_fu_259_p2             |         +|   0|  0|  13|           4|           1|
    |exp_x_msb_2_lsb_m_1_fu_538_p2  |         +|   0|  0|  32|          25|          25|
    |sum_4_fu_646_p2                |         +|   0|  0|  23|          16|          16|
    |y_l_fu_574_p2                  |         +|   0|  0|  32|          25|          25|
    |x_fu_279_p2                    |         -|   0|  0|  24|          17|          17|
    |and_ln202_fu_454_p2            |       and|   0|  0|   2|           1|           1|
    |icmp_ln202_1_fu_376_p2         |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln202_fu_370_p2           |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln28_fu_253_p2            |      icmp|   0|  0|  13|           4|           4|
    |overf_1_fu_605_p2              |      icmp|   0|  0|  10|           2|           1|
    |or_ln202_1_fu_430_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_2_fu_436_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_3_fu_458_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_4_fu_464_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_fu_424_p2             |        or|   0|  0|   2|           1|           1|
    |overf_2_fu_619_p2              |        or|   0|  0|   2|           1|           1|
    |select_ln190_fu_566_p3         |    select|   0|  0|   2|           1|           2|
    |select_ln274_fu_635_p3         |    select|   0|  0|  16|           1|           2|
    |y_2_fu_588_p3                  |    select|   0|  0|  22|           1|          22|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    |overf_fu_322_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_1_fu_350_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_2_fu_364_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_3_fu_449_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_fu_336_p2            |       xor|   0|  0|   2|           1|           1|
    |y_fu_561_p2                    |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 273|         145|         165|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_3_fu_150               |   9|          2|    4|          8|
    |sum_fu_146               |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |conv_i_i13_i_i8_cast_reg_675           |  17|   0|   17|          0|
    |exp_x_msb_1_reg_774                    |  25|   0|   25|          0|
    |exp_x_msb_1_reg_774_pp0_iter5_reg      |  25|   0|   25|          0|
    |exp_x_msb_2_lsb_m_1_reg_769            |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_reg_748                |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_reg_748_pp0_iter3_reg  |  25|   0|   25|          0|
    |f_x_lsb_reg_742                        |  11|   0|   11|          0|
    |f_x_lsb_reg_742_pp0_iter3_reg          |  11|   0|   11|          0|
    |i_3_fu_150                             |   4|   0|    4|          0|
    |icmp_ln202_1_reg_711                   |   1|   0|    1|          0|
    |icmp_ln202_reg_706                     |   1|   0|    1|          0|
    |icmp_ln28_reg_680                      |   1|   0|    1|          0|
    |or_ln202_2_reg_737                     |   1|   0|    1|          0|
    |or_ln202_4_reg_754                     |   1|   0|    1|          0|
    |select_ln274_reg_785                   |  16|   0|   16|          0|
    |sum_fu_146                             |  16|   0|   16|          0|
    |tmp_1_reg_699                          |   1|   0|    1|          0|
    |tmp_reg_716                            |   4|   0|    4|          0|
    |tmp_reg_716_pp0_iter2_reg              |   4|   0|    4|          0|
    |trunc_ln217_reg_721                    |   2|   0|    2|          0|
    |trunc_ln2_reg_759                      |  19|   0|   19|          0|
    |x_reg_694                              |  17|   0|   17|          0|
    |y_lo_s_reg_780                         |  25|   0|   25|          0|
    |zext_ln28_reg_684                      |   4|   0|   64|         60|
    |icmp_ln28_reg_680                      |  64|  32|    1|          0|
    |or_ln202_4_reg_754                     |  64|  32|    1|          0|
    |tmp_1_reg_699                          |  64|  32|    1|          0|
    |trunc_ln217_reg_721                    |  64|  32|    2|          0|
    |zext_ln28_reg_684                      |  64|  32|   64|         60|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 616| 160|  425|        120|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_2|  return value|
|layer2_output_address0  |  out|    4|   ap_memory|                            layer2_output|         array|
|layer2_output_ce0       |  out|    1|   ap_memory|                            layer2_output|         array|
|layer2_output_q0        |   in|   16|   ap_memory|                            layer2_output|         array|
|conv_i_i13_i_i8         |   in|   16|     ap_none|                          conv_i_i13_i_i8|        scalar|
|output_r_address0       |  out|    4|   ap_memory|                                 output_r|         array|
|output_r_ce0            |  out|    1|   ap_memory|                                 output_r|         array|
|output_r_we0            |  out|    1|   ap_memory|                                 output_r|         array|
|output_r_d0             |  out|   16|   ap_memory|                                 output_r|         array|
|sum_4_out               |  out|   16|      ap_vld|                                sum_4_out|       pointer|
|sum_4_out_ap_vld        |  out|    1|      ap_vld|                                sum_4_out|       pointer|
+------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 11 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 12 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i13_i_i8"   --->   Operation 13 'read' 'conv_i_i13_i_i8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i8_cast = sext i16 %conv_i_i13_i_i8_read"   --->   Operation 14 'sext' 'conv_i_i13_i_i8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_7, i32 0, i32 0, void @empty_10, i32 1, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i_3"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %sum"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i4 %i_3" [nn.cpp:28->nn.cpp:80]   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.77ns)   --->   "%icmp_ln28 = icmp_eq  i4 %i, i4 10" [nn.cpp:28->nn.cpp:80]   --->   Operation 21 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.77ns)   --->   "%add_ln28 = add i4 %i, i4 1" [nn.cpp:28->nn.cpp:80]   --->   Operation 22 'add' 'add_ln28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.body8.i.split_ifconv, void %for.body24.i.preheader.exitStub" [nn.cpp:28->nn.cpp:80]   --->   Operation 23 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %i" [nn.cpp:28->nn.cpp:80]   --->   Operation 24 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer2_output_addr = getelementptr i16 %layer2_output, i64 0, i64 %zext_ln28" [nn.cpp:30->nn.cpp:80]   --->   Operation 25 'getelementptr' 'layer2_output_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.15ns)   --->   "%layer2_output_load = load i4 %layer2_output_addr" [nn.cpp:30->nn.cpp:80]   --->   Operation 26 'load' 'layer2_output_load' <Predicate = (!icmp_ln28)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln28 = store i4 %add_ln28, i4 %i_3" [nn.cpp:28->nn.cpp:80]   --->   Operation 27 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.45>
ST_2 : Operation 28 [1/2] (2.15ns)   --->   "%layer2_output_load = load i4 %layer2_output_addr" [nn.cpp:30->nn.cpp:80]   --->   Operation 28 'load' 'layer2_output_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i16 %layer2_output_load" [nn.cpp:30->nn.cpp:80]   --->   Operation 29 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.14ns)   --->   "%x = sub i17 %sext_ln30, i17 %conv_i_i13_i_i8_cast" [nn.cpp:30->nn.cpp:80]   --->   Operation 30 'sub' 'x' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%x_l_int = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 8, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:192->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 31 'partselect' 'x_l_int' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 32 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln194, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 33 'bitconcatenate' 'x_l_fract' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 16" [nn.cpp:30->nn.cpp:80]   --->   Operation 34 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 35 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%overf = xor i1 %tmp_1, i1 %tmp_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 36 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 12" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 37 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%xor_ln198 = xor i1 %tmp_1, i1 %tmp_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 38 'xor' 'xor_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 13" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 39 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_1 = xor i1 %tmp_1, i1 %tmp_4" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 40 'xor' 'xor_ln198_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 14" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 41 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_2 = xor i1 %tmp_1, i1 %tmp_5" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 42 'xor' 'xor_ln198_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.77ns)   --->   "%icmp_ln202 = icmp_eq  i4 %x_l_int, i4 7" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 43 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.12ns)   --->   "%icmp_ln202_1 = icmp_ugt  i11 %x_l_fract, i11 1280" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 44 'icmp' 'icmp_ln202_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 7, i32 10" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 45 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%x_msb_ind_2 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %x, i32 2, i32 6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:214->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 46 'partselect' 'x_msb_ind_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 47 'trunc' 'trunc_ln217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%x_lsb_ind = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln217, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 48 'bitconcatenate' 'x_lsb_ind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i5 %x_lsb_ind" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 49 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%f_x_lsb_table_addr = getelementptr i11 %f_x_lsb_table, i64 0, i64 %zext_ln230" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 50 'getelementptr' 'f_x_lsb_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 51 'load' 'f_x_lsb' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i5 %x_msb_ind_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 52 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_table_addr = getelementptr i25 %exp_x_msb_2_m_1_table, i64 0, i64 %zext_ln245" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 53 'getelementptr' 'exp_x_msb_2_m_1_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 54 'load' 'exp_x_msb_2_m_1' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202 = or i1 %xor_ln198, i1 %overf" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 55 'or' 'or_ln202' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%or_ln202_1 = or i1 %xor_ln198_1, i1 %xor_ln198_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 56 'or' 'or_ln202_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_2 = or i1 %or_ln202_1, i1 %or_ln202" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 57 'or' 'or_ln202_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 15" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 58 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%xor_ln198_3 = xor i1 %tmp_1, i1 %tmp_6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 59 'xor' 'xor_ln198_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%and_ln202 = and i1 %icmp_ln202, i1 %icmp_ln202_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 60 'and' 'and_ln202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 61 'load' 'f_x_lsb' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_3 : Operation 62 [1/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 62 'load' 'exp_x_msb_2_m_1' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%or_ln202_3 = or i1 %and_ln202, i1 %xor_ln198_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 63 'or' 'or_ln202_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_4 = or i1 %or_ln202_3, i1 %or_ln202_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 64 'or' 'or_ln202_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%x_msb_ind_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_1, i4 %tmp" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 65 'bitconcatenate' 'x_msb_ind_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%exp_x_lsb_m_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11, i2 %trunc_ln217, i5 0, i11 %f_x_lsb" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:233->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 66 'bitconcatenate' 'exp_x_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i25 %exp_x_msb_2_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 67 'zext' 'zext_ln247' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i18 %exp_x_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 68 'zext' 'zext_ln247_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (6.77ns)   --->   "%f_x_msb_2_lsb = mul i43 %zext_ln247, i43 %zext_ln247_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 69 'mul' 'f_x_msb_2_lsb' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %f_x_msb_2_lsb, i32 24, i32 42" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 70 'partselect' 'trunc_ln2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %x_msb_ind_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 71 'zext' 'zext_ln261' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_addr = getelementptr i25 %exp_x_msb_1_table, i64 0, i64 %zext_ln261" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 72 'getelementptr' 'exp_x_msb_1_table_addr' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 73 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 4.70>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i19 %trunc_ln2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 74 'zext' 'zext_ln249' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1, i2 %trunc_ln217, i5 0, i11 %f_x_lsb, i1 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 75 'bitconcatenate' 'shl_ln2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i19 %shl_ln2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 76 'zext' 'zext_ln249_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.25ns)   --->   "%add_ln249 = add i20 %zext_ln249_1, i20 %zext_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 77 'add' 'add_ln249' <Predicate = (!or_ln202_4)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln249_2 = zext i20 %add_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 78 'zext' 'zext_ln249_2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.45ns)   --->   "%exp_x_msb_2_lsb_m_1 = add i25 %exp_x_msb_2_m_1, i25 %zext_ln249_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 79 'add' 'exp_x_msb_2_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 80 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 6.77>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i25 %exp_x_msb_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 81 'zext' 'zext_ln262' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln262_1 = zext i25 %exp_x_msb_2_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 82 'zext' 'zext_ln262_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (6.77ns)   --->   "%y_lo = mul i50 %zext_ln262_1, i50 %zext_ln262" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 83 'mul' 'y_lo' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%y_lo_s = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %y_lo, i32 25, i32 49" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:263->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 84 'partselect' 'y_lo_s' <Predicate = (!or_ln202_4)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.45>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y = xor i1 %tmp_1, i1 1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:203->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 85 'xor' 'y' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln190 = select i1 %y, i22 4194303, i22 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:190->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 86 'select' 'select_ln190' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (2.45ns)   --->   "%y_l = add i25 %exp_x_msb_1, i25 %y_lo_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 87 'add' 'y_l' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y_1 = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l, i32 3, i32 24" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:265->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 88 'partselect' 'y_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.11ns) (out node of the LUT)   --->   "%y_2 = select i1 %or_ln202_4, i22 %select_ln190, i22 %y_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 89 'select' 'y_2' <Predicate = true> <Delay = 1.11> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %y_2, i32 20, i32 21" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 90 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.58ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_7, i2 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 91 'icmp' 'overf_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %y_2, i32 19" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 92 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%overf_2 = or i1 %tmp_8, i1 %overf_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 93 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %y_2, i32 3, i32 18" [nn.cpp:30->nn.cpp:80]   --->   Operation 94 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln274 = select i1 %overf_2, i16 65535, i16 %tmp_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:274->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 95 'select' 'select_ln274' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%sum_load = load i16 %sum"   --->   Operation 105 'load' 'sum_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_4_out, i16 %sum_load"   --->   Operation 106 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.75>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%sum_load_1 = load i16 %sum" [nn.cpp:31->nn.cpp:80]   --->   Operation 96 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [nn.cpp:29->nn.cpp:80]   --->   Operation 97 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [nn.cpp:19->nn.cpp:80]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:28->nn.cpp:80]   --->   Operation 99 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln28" [nn.cpp:30->nn.cpp:80]   --->   Operation 100 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (2.15ns)   --->   "%store_ln30 = store i16 %select_ln274, i4 %output_r_addr" [nn.cpp:30->nn.cpp:80]   --->   Operation 101 'store' 'store_ln30' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 10> <RAM>
ST_8 : Operation 102 [1/1] (2.14ns)   --->   "%sum_4 = add i16 %select_ln274, i16 %sum_load_1" [nn.cpp:31->nn.cpp:80]   --->   Operation 102 'add' 'sum_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (1.61ns)   --->   "%store_ln28 = store i16 %sum_4, i16 %sum" [nn.cpp:28->nn.cpp:80]   --->   Operation 103 'store' 'store_ln28' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body8.i" [nn.cpp:28->nn.cpp:80]   --->   Operation 104 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_i_i13_i_i8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ sum_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                        (alloca           ) [ 011111111]
i_3                        (alloca           ) [ 010000000]
conv_i_i13_i_i8_read       (read             ) [ 000000000]
conv_i_i13_i_i8_cast       (sext             ) [ 011000000]
specmemcore_ln0            (specmemcore      ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
store_ln0                  (store            ) [ 000000000]
store_ln0                  (store            ) [ 000000000]
br_ln0                     (br               ) [ 000000000]
i                          (load             ) [ 000000000]
icmp_ln28                  (icmp             ) [ 011111110]
add_ln28                   (add              ) [ 000000000]
br_ln28                    (br               ) [ 000000000]
zext_ln28                  (zext             ) [ 011111111]
layer2_output_addr         (getelementptr    ) [ 011000000]
store_ln28                 (store            ) [ 000000000]
layer2_output_load         (load             ) [ 000000000]
sext_ln30                  (sext             ) [ 000000000]
x                          (sub              ) [ 010100000]
x_l_int                    (partselect       ) [ 000000000]
trunc_ln194                (trunc            ) [ 000000000]
x_l_fract                  (bitconcatenate   ) [ 000000000]
tmp_1                      (bitselect        ) [ 010111110]
tmp_2                      (bitselect        ) [ 000000000]
overf                      (xor              ) [ 000000000]
tmp_3                      (bitselect        ) [ 000000000]
xor_ln198                  (xor              ) [ 000000000]
tmp_4                      (bitselect        ) [ 000000000]
xor_ln198_1                (xor              ) [ 000000000]
tmp_5                      (bitselect        ) [ 000000000]
xor_ln198_2                (xor              ) [ 000000000]
icmp_ln202                 (icmp             ) [ 010100000]
icmp_ln202_1               (icmp             ) [ 010100000]
tmp                        (partselect       ) [ 010110000]
x_msb_ind_2                (partselect       ) [ 000000000]
trunc_ln217                (trunc            ) [ 010111000]
x_lsb_ind                  (bitconcatenate   ) [ 000000000]
zext_ln230                 (zext             ) [ 000000000]
f_x_lsb_table_addr         (getelementptr    ) [ 010100000]
zext_ln245                 (zext             ) [ 000000000]
exp_x_msb_2_m_1_table_addr (getelementptr    ) [ 010100000]
or_ln202                   (or               ) [ 000000000]
or_ln202_1                 (or               ) [ 000000000]
or_ln202_2                 (or               ) [ 010100000]
tmp_6                      (bitselect        ) [ 000000000]
xor_ln198_3                (xor              ) [ 000000000]
and_ln202                  (and              ) [ 000000000]
f_x_lsb                    (load             ) [ 010011000]
exp_x_msb_2_m_1            (load             ) [ 010011000]
or_ln202_3                 (or               ) [ 000000000]
or_ln202_4                 (or               ) [ 010011110]
x_msb_ind_1                (bitconcatenate   ) [ 000000000]
exp_x_lsb_m_1              (bitconcatenate   ) [ 000000000]
zext_ln247                 (zext             ) [ 000000000]
zext_ln247_1               (zext             ) [ 000000000]
f_x_msb_2_lsb              (mul              ) [ 000000000]
trunc_ln2                  (partselect       ) [ 010001000]
zext_ln261                 (zext             ) [ 000000000]
exp_x_msb_1_table_addr     (getelementptr    ) [ 010001000]
zext_ln249                 (zext             ) [ 000000000]
shl_ln2                    (bitconcatenate   ) [ 000000000]
zext_ln249_1               (zext             ) [ 000000000]
add_ln249                  (add              ) [ 000000000]
zext_ln249_2               (zext             ) [ 000000000]
exp_x_msb_2_lsb_m_1        (add              ) [ 010000100]
exp_x_msb_1                (load             ) [ 010000110]
zext_ln262                 (zext             ) [ 000000000]
zext_ln262_1               (zext             ) [ 000000000]
y_lo                       (mul              ) [ 000000000]
y_lo_s                     (partselect       ) [ 010000010]
y                          (xor              ) [ 000000000]
select_ln190               (select           ) [ 000000000]
y_l                        (add              ) [ 000000000]
y_1                        (partselect       ) [ 000000000]
y_2                        (select           ) [ 000000000]
tmp_7                      (partselect       ) [ 000000000]
overf_1                    (icmp             ) [ 000000000]
tmp_8                      (bitselect        ) [ 000000000]
overf_2                    (or               ) [ 000000000]
tmp_s                      (partselect       ) [ 000000000]
select_ln274               (select           ) [ 010000001]
sum_load_1                 (load             ) [ 000000000]
specpipeline_ln29          (specpipeline     ) [ 000000000]
speclooptripcount_ln19     (speclooptripcount) [ 000000000]
specloopname_ln28          (specloopname     ) [ 000000000]
output_r_addr              (getelementptr    ) [ 000000000]
store_ln30                 (store            ) [ 000000000]
sum_4                      (add              ) [ 000000000]
store_ln28                 (store            ) [ 000000000]
br_ln28                    (br               ) [ 000000000]
sum_load                   (load             ) [ 000000000]
write_ln0                  (write            ) [ 000000000]
ret_ln0                    (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_i_i13_i_i8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i13_i_i8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_4_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_4_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i2.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="sum_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv_i_i13_i_i8_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i13_i_i8_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="16" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="layer2_output_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_addr/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="f_x_lsb_table_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="exp_x_msb_2_m_1_table_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="25" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_table_addr/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="exp_x_msb_1_table_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="25" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_addr/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="output_r_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="7"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln30_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="1"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="y_lo_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="25" slack="0"/>
<pin id="234" dir="0" index="1" bw="25" slack="0"/>
<pin id="235" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="y_lo/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="conv_i_i13_i_i8_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i13_i_i8_cast/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln0_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="i_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln28_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln28_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln28_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln28_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln30_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="x_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="1"/>
<pin id="282" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="x_l_int_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="17" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="0" index="3" bw="5" slack="0"/>
<pin id="289" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_l_int/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln194_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="17" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln194/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="x_l_fract_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_fract/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="17" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="17" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="overf_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="17" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln198_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="17" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln198_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="17" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln198_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_2/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln202_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln202_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="0" index="1" bw="11" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202_1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="17" slack="0"/>
<pin id="385" dir="0" index="2" bw="4" slack="0"/>
<pin id="386" dir="0" index="3" bw="5" slack="0"/>
<pin id="387" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="x_msb_ind_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="0" index="1" bw="17" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="0" index="3" bw="4" slack="0"/>
<pin id="397" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_msb_ind_2/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln217_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="17" slack="0"/>
<pin id="404" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln217/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="x_lsb_ind_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_lsb_ind/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln230_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln245_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln202_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_ln202_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_ln202_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_2/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_6_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="17" slack="1"/>
<pin id="445" dir="0" index="2" bw="5" slack="0"/>
<pin id="446" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="xor_ln198_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_3/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="and_ln202_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="1" slack="1"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_ln202_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_3/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln202_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="1"/>
<pin id="467" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_4/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="x_msb_ind_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="2"/>
<pin id="472" dir="0" index="2" bw="4" slack="2"/>
<pin id="473" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_msb_ind_1/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="exp_x_lsb_m_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="18" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="2"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="0" index="3" bw="11" slack="1"/>
<pin id="480" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_x_lsb_m_1/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln247_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="25" slack="1"/>
<pin id="485" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln247_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="18" slack="0"/>
<pin id="488" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_1/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="f_x_msb_2_lsb_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="25" slack="0"/>
<pin id="492" dir="0" index="1" bw="18" slack="0"/>
<pin id="493" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="f_x_msb_2_lsb/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="19" slack="0"/>
<pin id="498" dir="0" index="1" bw="43" slack="0"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="0" index="3" bw="7" slack="0"/>
<pin id="501" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln261_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln249_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="19" slack="1"/>
<pin id="513" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="shl_ln2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="19" slack="0"/>
<pin id="516" dir="0" index="1" bw="2" slack="3"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="0" index="3" bw="11" slack="2"/>
<pin id="519" dir="0" index="4" bw="1" slack="0"/>
<pin id="520" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln249_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="19" slack="0"/>
<pin id="526" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_1/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln249_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="19" slack="0"/>
<pin id="530" dir="0" index="1" bw="19" slack="0"/>
<pin id="531" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln249_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="20" slack="0"/>
<pin id="536" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_2/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="exp_x_msb_2_lsb_m_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="25" slack="2"/>
<pin id="540" dir="0" index="1" bw="20" slack="0"/>
<pin id="541" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_lsb_m_1/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln262_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="25" slack="1"/>
<pin id="545" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln262_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="25" slack="1"/>
<pin id="549" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262_1/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="y_lo_s_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="25" slack="0"/>
<pin id="553" dir="0" index="1" bw="50" slack="0"/>
<pin id="554" dir="0" index="2" bw="6" slack="0"/>
<pin id="555" dir="0" index="3" bw="7" slack="0"/>
<pin id="556" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="y_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="5"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln190_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="22" slack="0"/>
<pin id="569" dir="0" index="2" bw="22" slack="0"/>
<pin id="570" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="y_l_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="25" slack="2"/>
<pin id="576" dir="0" index="1" bw="25" slack="1"/>
<pin id="577" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="y_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="22" slack="0"/>
<pin id="580" dir="0" index="1" bw="25" slack="0"/>
<pin id="581" dir="0" index="2" bw="3" slack="0"/>
<pin id="582" dir="0" index="3" bw="6" slack="0"/>
<pin id="583" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_1/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="y_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="4"/>
<pin id="590" dir="0" index="1" bw="22" slack="0"/>
<pin id="591" dir="0" index="2" bw="22" slack="0"/>
<pin id="592" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_7_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="0" index="1" bw="22" slack="0"/>
<pin id="598" dir="0" index="2" bw="6" slack="0"/>
<pin id="599" dir="0" index="3" bw="6" slack="0"/>
<pin id="600" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="overf_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2" slack="0"/>
<pin id="607" dir="0" index="1" bw="2" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_8_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="22" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="overf_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_s_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="0" index="1" bw="22" slack="0"/>
<pin id="628" dir="0" index="2" bw="3" slack="0"/>
<pin id="629" dir="0" index="3" bw="6" slack="0"/>
<pin id="630" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln274_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="16" slack="0"/>
<pin id="638" dir="0" index="2" bw="16" slack="0"/>
<pin id="639" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sum_load_1_load_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="7"/>
<pin id="645" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sum_4_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="1"/>
<pin id="648" dir="0" index="1" bw="16" slack="0"/>
<pin id="649" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_4/8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln28_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="0" index="1" bw="16" slack="7"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="sum_load_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="6"/>
<pin id="658" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/7 "/>
</bind>
</comp>

<comp id="660" class="1005" name="sum_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="0"/>
<pin id="662" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="668" class="1005" name="i_3_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="0"/>
<pin id="670" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="675" class="1005" name="conv_i_i13_i_i8_cast_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="17" slack="1"/>
<pin id="677" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i13_i_i8_cast "/>
</bind>
</comp>

<comp id="680" class="1005" name="icmp_ln28_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="6"/>
<pin id="682" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="684" class="1005" name="zext_ln28_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="7"/>
<pin id="686" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="689" class="1005" name="layer2_output_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="1"/>
<pin id="691" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="x_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="17" slack="1"/>
<pin id="696" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="icmp_ln202_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln202 "/>
</bind>
</comp>

<comp id="711" class="1005" name="icmp_ln202_1_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln202_1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="tmp_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="2"/>
<pin id="718" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="721" class="1005" name="trunc_ln217_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="2" slack="2"/>
<pin id="723" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln217 "/>
</bind>
</comp>

<comp id="727" class="1005" name="f_x_lsb_table_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="1"/>
<pin id="729" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="exp_x_msb_2_m_1_table_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="1"/>
<pin id="734" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_table_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="or_ln202_2_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="1"/>
<pin id="739" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln202_2 "/>
</bind>
</comp>

<comp id="742" class="1005" name="f_x_lsb_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="1"/>
<pin id="744" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb "/>
</bind>
</comp>

<comp id="748" class="1005" name="exp_x_msb_2_m_1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="25" slack="1"/>
<pin id="750" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="or_ln202_4_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln202_4 "/>
</bind>
</comp>

<comp id="759" class="1005" name="trunc_ln2_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="19" slack="1"/>
<pin id="761" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="764" class="1005" name="exp_x_msb_1_table_addr_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="5" slack="1"/>
<pin id="766" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_addr "/>
</bind>
</comp>

<comp id="769" class="1005" name="exp_x_msb_2_lsb_m_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="25" slack="1"/>
<pin id="771" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_lsb_m_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="exp_x_msb_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="25" slack="1"/>
<pin id="776" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="y_lo_s_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="25" slack="1"/>
<pin id="782" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s "/>
</bind>
</comp>

<comp id="785" class="1005" name="select_ln274_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="1"/>
<pin id="787" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln274 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="144" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="239"><net_src comp="154" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="250" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="250" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="274"><net_src comp="259" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="174" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="279" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="297"><net_src comp="279" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="279" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="279" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="50" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="306" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="314" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="279" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="60" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="306" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="328" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="279" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="306" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="342" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="56" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="279" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="306" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="356" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="284" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="298" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="46" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="279" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="398"><net_src comp="74" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="279" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="78" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="405"><net_src comp="279" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="80" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="54" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="422"><net_src comp="392" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="428"><net_src comp="336" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="322" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="350" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="364" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="424" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="82" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="462"><net_src comp="454" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="449" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="84" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="481"><net_src comp="86" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="88" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="489"><net_src comp="475" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="483" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="90" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="92" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="94" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="509"><net_src comp="469" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="521"><net_src comp="96" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="88" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="98" pin="0"/><net_sink comp="514" pin=4"/></net>

<net id="527"><net_src comp="514" pin="5"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="511" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="543" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="550"><net_src comp="547" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="557"><net_src comp="100" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="232" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="102" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="104" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="565"><net_src comp="106" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="561" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="108" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="110" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="584"><net_src comp="112" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="114" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="92" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="593"><net_src comp="566" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="594"><net_src comp="578" pin="4"/><net_sink comp="588" pin=2"/></net>

<net id="601"><net_src comp="116" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="588" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="118" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="120" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="609"><net_src comp="595" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="122" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="124" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="588" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="126" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="611" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="605" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="128" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="588" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="114" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="130" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="640"><net_src comp="619" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="132" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="625" pin="4"/><net_sink comp="635" pin=2"/></net>

<net id="650"><net_src comp="643" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="646" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="656" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="663"><net_src comp="146" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="667"><net_src comp="660" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="671"><net_src comp="150" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="674"><net_src comp="668" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="678"><net_src comp="236" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="683"><net_src comp="253" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="265" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="692"><net_src comp="167" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="697"><net_src comp="279" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="702"><net_src comp="306" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="709"><net_src comp="370" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="714"><net_src comp="376" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="719"><net_src comp="382" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="724"><net_src comp="402" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="730"><net_src comp="180" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="735"><net_src comp="193" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="740"><net_src comp="436" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="745"><net_src comp="187" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="475" pin=3"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="514" pin=3"/></net>

<net id="751"><net_src comp="200" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="757"><net_src comp="464" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="762"><net_src comp="496" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="767"><net_src comp="206" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="772"><net_src comp="538" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="777"><net_src comp="213" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="783"><net_src comp="551" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="788"><net_src comp="635" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="646" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
	Port: sum_4_out | {7 }
	Port: f_x_lsb_table | {}
	Port: exp_x_msb_2_m_1_table | {}
	Port: exp_x_msb_1_table | {}
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : layer2_output | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : conv_i_i13_i_i8 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : output_r | {}
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : f_x_lsb_table | {2 3 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : exp_x_msb_2_m_1_table | {2 3 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : exp_x_msb_1_table | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln28 : 2
		add_ln28 : 2
		br_ln28 : 3
		zext_ln28 : 2
		layer2_output_addr : 3
		layer2_output_load : 4
		store_ln28 : 3
	State 2
		sext_ln30 : 1
		x : 2
		x_l_int : 3
		trunc_ln194 : 3
		x_l_fract : 4
		tmp_1 : 3
		tmp_2 : 3
		overf : 4
		tmp_3 : 3
		xor_ln198 : 4
		tmp_4 : 3
		xor_ln198_1 : 4
		tmp_5 : 3
		xor_ln198_2 : 4
		icmp_ln202 : 4
		icmp_ln202_1 : 5
		tmp : 3
		x_msb_ind_2 : 3
		trunc_ln217 : 3
		x_lsb_ind : 4
		zext_ln230 : 5
		f_x_lsb_table_addr : 6
		f_x_lsb : 7
		zext_ln245 : 4
		exp_x_msb_2_m_1_table_addr : 5
		exp_x_msb_2_m_1 : 6
		or_ln202 : 4
		or_ln202_1 : 4
		or_ln202_2 : 4
	State 3
		xor_ln198_3 : 1
		or_ln202_3 : 1
		or_ln202_4 : 1
	State 4
		zext_ln247_1 : 1
		f_x_msb_2_lsb : 2
		trunc_ln2 : 3
		zext_ln261 : 1
		exp_x_msb_1_table_addr : 2
		exp_x_msb_1 : 3
	State 5
		zext_ln249_1 : 1
		add_ln249 : 2
		zext_ln249_2 : 3
		exp_x_msb_2_lsb_m_1 : 4
	State 6
		y_lo : 1
		y_lo_s : 2
	State 7
		y_1 : 1
		y_2 : 2
		tmp_7 : 3
		overf_1 : 4
		tmp_8 : 3
		overf_2 : 5
		tmp_s : 3
		select_ln274 : 5
		write_ln0 : 1
	State 8
		store_ln30 : 1
		sum_4 : 1
		store_ln28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln28_fu_259         |    0    |    0    |    13   |
|          |         add_ln249_fu_528         |    0    |    0    |    26   |
|    add   |    exp_x_msb_2_lsb_m_1_fu_538    |    0    |    0    |    32   |
|          |            y_l_fu_574            |    0    |    0    |    32   |
|          |           sum_4_fu_646           |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            y_lo_fu_232           |    2    |    0    |    48   |
|          |       f_x_msb_2_lsb_fu_490       |    1    |    0    |    48   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln190_fu_566       |    0    |    0    |    22   |
|  select  |            y_2_fu_588            |    0    |    0    |    22   |
|          |        select_ln274_fu_635       |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln28_fu_253         |    0    |    0    |    13   |
|   icmp   |         icmp_ln202_fu_370        |    0    |    0    |    13   |
|          |        icmp_ln202_1_fu_376       |    0    |    0    |    18   |
|          |          overf_1_fu_605          |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |             x_fu_279             |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|
|          |           overf_fu_322           |    0    |    0    |    2    |
|          |         xor_ln198_fu_336         |    0    |    0    |    2    |
|    xor   |        xor_ln198_1_fu_350        |    0    |    0    |    2    |
|          |        xor_ln198_2_fu_364        |    0    |    0    |    2    |
|          |        xor_ln198_3_fu_449        |    0    |    0    |    2    |
|          |             y_fu_561             |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln202_fu_424         |    0    |    0    |    2    |
|          |         or_ln202_1_fu_430        |    0    |    0    |    2    |
|    or    |         or_ln202_2_fu_436        |    0    |    0    |    2    |
|          |         or_ln202_3_fu_458        |    0    |    0    |    2    |
|          |         or_ln202_4_fu_464        |    0    |    0    |    2    |
|          |          overf_2_fu_619          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    and   |         and_ln202_fu_454         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|   read   | conv_i_i13_i_i8_read_read_fu_154 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_160      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |    conv_i_i13_i_i8_cast_fu_236   |    0    |    0    |    0    |
|          |         sext_ln30_fu_275         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln28_fu_265         |    0    |    0    |    0    |
|          |         zext_ln230_fu_414        |    0    |    0    |    0    |
|          |         zext_ln245_fu_419        |    0    |    0    |    0    |
|          |         zext_ln247_fu_483        |    0    |    0    |    0    |
|          |        zext_ln247_1_fu_486       |    0    |    0    |    0    |
|   zext   |         zext_ln261_fu_506        |    0    |    0    |    0    |
|          |         zext_ln249_fu_511        |    0    |    0    |    0    |
|          |        zext_ln249_1_fu_524       |    0    |    0    |    0    |
|          |        zext_ln249_2_fu_534       |    0    |    0    |    0    |
|          |         zext_ln262_fu_543        |    0    |    0    |    0    |
|          |        zext_ln262_1_fu_547       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          x_l_int_fu_284          |    0    |    0    |    0    |
|          |            tmp_fu_382            |    0    |    0    |    0    |
|          |        x_msb_ind_2_fu_392        |    0    |    0    |    0    |
|partselect|         trunc_ln2_fu_496         |    0    |    0    |    0    |
|          |           y_lo_s_fu_551          |    0    |    0    |    0    |
|          |            y_1_fu_578            |    0    |    0    |    0    |
|          |           tmp_7_fu_595           |    0    |    0    |    0    |
|          |           tmp_s_fu_625           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln194_fu_294        |    0    |    0    |    0    |
|          |        trunc_ln217_fu_402        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         x_l_fract_fu_298         |    0    |    0    |    0    |
|          |         x_lsb_ind_fu_406         |    0    |    0    |    0    |
|bitconcatenate|        x_msb_ind_1_fu_469        |    0    |    0    |    0    |
|          |       exp_x_lsb_m_1_fu_475       |    0    |    0    |    0    |
|          |          shl_ln2_fu_514          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_1_fu_306           |    0    |    0    |    0    |
|          |           tmp_2_fu_314           |    0    |    0    |    0    |
|          |           tmp_3_fu_328           |    0    |    0    |    0    |
| bitselect|           tmp_4_fu_342           |    0    |    0    |    0    |
|          |           tmp_5_fu_356           |    0    |    0    |    0    |
|          |           tmp_6_fu_442           |    0    |    0    |    0    |
|          |           tmp_8_fu_611           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    3    |    0    |   385   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|   conv_i_i13_i_i8_cast_reg_675   |   17   |
|        exp_x_msb_1_reg_774       |   25   |
|  exp_x_msb_1_table_addr_reg_764  |    5   |
|    exp_x_msb_2_lsb_m_1_reg_769   |   25   |
|      exp_x_msb_2_m_1_reg_748     |   25   |
|exp_x_msb_2_m_1_table_addr_reg_732|    5   |
|          f_x_lsb_reg_742         |   11   |
|    f_x_lsb_table_addr_reg_727    |    5   |
|            i_3_reg_668           |    4   |
|       icmp_ln202_1_reg_711       |    1   |
|        icmp_ln202_reg_706        |    1   |
|         icmp_ln28_reg_680        |    1   |
|    layer2_output_addr_reg_689    |    4   |
|        or_ln202_2_reg_737        |    1   |
|        or_ln202_4_reg_754        |    1   |
|       select_ln274_reg_785       |   16   |
|            sum_reg_660           |   16   |
|           tmp_1_reg_699          |    1   |
|            tmp_reg_716           |    4   |
|        trunc_ln217_reg_721       |    2   |
|         trunc_ln2_reg_759        |   19   |
|             x_reg_694            |   17   |
|          y_lo_s_reg_780          |   25   |
|         zext_ln28_reg_684        |   64   |
+----------------------------------+--------+
|               Total              |   295  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_174 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_187 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_200 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_213 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   38   ||   6.44  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   385  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   295  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   295  |   421  |
+-----------+--------+--------+--------+--------+
