// Seed: 730824668
module module_0;
  reg id_2;
  always @(1 - 1 or negedge id_2)
    if (1'b0) begin : LABEL_0
      id_1 <= 1;
    end else begin : LABEL_0
      id_2 <= "";
    end
  uwire id_3 = 1'b0;
  wire  id_4;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output tri1 id_2,
    output tri0 id_3,
    input wor id_4,
    input supply1 id_5,
    input wire id_6,
    output wor id_7
    , id_19,
    input supply0 id_8,
    input tri0 id_9,
    input wire id_10,
    output wire id_11,
    output wire id_12,
    output wire id_13,
    output tri0 id_14,
    inout wor id_15,
    input tri0 id_16,
    input supply0 id_17
);
  always_latch #1 begin : LABEL_0
    id_19 = id_5;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
