
---------- Begin Simulation Statistics ----------
final_tick                                30057026000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43371                       # Simulator instruction rate (inst/s)
host_mem_usage                                 846268                       # Number of bytes of host memory used
host_op_rate                                    82514                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   691.70                       # Real time elapsed on the host
host_tick_rate                               43453895                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      57074778                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030057                       # Number of seconds simulated
sim_ticks                                 30057026000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  37123787                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 23523387                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      57074778                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.003802                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.003802                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2540618                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2006017                       # number of floating regfile writes
system.cpu.idleCycles                         5184425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1231629                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7987417                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.401512                       # Inst execution rate
system.cpu.iew.exec_refs                     19915643                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7936529                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4871434                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              13491169                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               6158                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             94836                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              9054063                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            95288371                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              11979114                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1880905                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              84250551                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  15351                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1393460                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1096068                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1402709                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          15439                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       922913                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         308716                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  87575023                       # num instructions consuming a value
system.cpu.iew.wb_count                      82440540                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.652434                       # average fanout of values written-back
system.cpu.iew.wb_producers                  57136925                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.371402                       # insts written-back per cycle
system.cpu.iew.wb_sent                       83669387                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                118729136                       # number of integer regfile reads
system.cpu.int_regfile_writes                63706399                       # number of integer regfile writes
system.cpu.ipc                               0.499051                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.499051                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2201892      2.56%      2.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              63026823     73.18%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                49818      0.06%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 12034      0.01%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               51986      0.06%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6665      0.01%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                78801      0.09%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   48      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                38011      0.04%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              137183      0.16%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4620      0.01%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             118      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             652      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              78      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            177      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10663611     12.38%     88.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6188516      7.18%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1707442      1.98%     97.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1962803      2.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               86131458                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4523014                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8566267                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3947538                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7544292                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1731816                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020107                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  871197     50.31%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     10      0.00%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     50.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2574      0.15%     50.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     50.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    280      0.02%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   218      0.01%     50.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     50.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     50.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   53      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 107371      6.20%     56.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                264486     15.27%     71.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            403455     23.30%     95.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            82158      4.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               81138368                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          220524585                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     78493002                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         125972066                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   95254969                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  86131458                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               33402                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        38213456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            166494                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          24521                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     38771472                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      54929628                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.568033                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.256415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31575453     57.48%     57.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4114751      7.49%     64.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3950196      7.19%     72.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3668137      6.68%     78.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3657897      6.66%     85.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2789906      5.08%     90.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2632794      4.79%     95.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1589930      2.89%     98.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              950564      1.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        54929628                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.432801                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            607652                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           921066                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             13491169                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9054063                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                38917610                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         60114053                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          448985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   228                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        92760                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        193715                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4251                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1400379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1074                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2803005                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1077                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                11851418                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8824664                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1165802                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5160063                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4213223                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             81.650612                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  644940                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1264                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          820483                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             151523                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           668960                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       132228                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        36991277                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1013878                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     49526715                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.152404                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.147614                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        32785801     66.20%     66.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4910132      9.91%     76.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2512617      5.07%     81.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3500269      7.07%     88.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1537783      3.10%     91.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          735615      1.49%     92.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          547763      1.11%     93.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          451060      0.91%     94.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2545675      5.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     49526715                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               57074778                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11951795                       # Number of memory references committed
system.cpu.commit.loads                       7407322                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        5668                       # Number of memory barriers committed
system.cpu.commit.branches                    6256849                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     942648                       # Number of committed floating point instructions.
system.cpu.commit.integer                    56281250                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                384261                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       542628      0.95%      0.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     44264785     77.56%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        47135      0.08%     78.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        10742      0.02%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        35556      0.06%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5216      0.01%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        57941      0.10%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        33024      0.06%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       123394      0.22%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1757      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           76      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          403      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           31      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           91      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7196387     12.61%     91.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4107835      7.20%     98.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       210935      0.37%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       436638      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     57074778                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2545675                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     14984291                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14984291                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15375399                       # number of overall hits
system.cpu.dcache.overall_hits::total        15375399                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       448136                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         448136                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       454184                       # number of overall misses
system.cpu.dcache.overall_misses::total        454184                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11275105984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11275105984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11275105984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11275105984                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15432427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15432427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15829583                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15829583                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029039                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029039                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028692                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028692                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25160.009426                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25160.009426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24824.973984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24824.973984                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        63691                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          254                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2129                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.915923                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    25.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       217968                       # number of writebacks
system.cpu.dcache.writebacks::total            217968                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       138359                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       138359                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       138359                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       138359                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       309777                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       309777                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       313925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       313925                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7586548985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7586548985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7690081985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7690081985                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020073                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019832                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019832                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24490.355917                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24490.355917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24496.558047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24496.558047                       # average overall mshr miss latency
system.cpu.dcache.replacements                 312715                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10518508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10518508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       368546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        368546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7687592000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7687592000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10887054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10887054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20859.246878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20859.246878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       135412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       135412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       233134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       233134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4133435500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4133435500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021414                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021414                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17729.869946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17729.869946                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4465783                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4465783                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        79590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3587513984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3587513984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45074.933836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45074.933836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2947                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2947                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3453113485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3453113485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016862                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016862                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45054.518808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45054.518808                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       391108                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        391108                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6048                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6048                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       397156                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       397156                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015228                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015228                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4148                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4148                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    103533000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    103533000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010444                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010444                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24959.739634                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24959.739634                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.445177                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15689957                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            313227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.091330                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.445177                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31972393                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31972393                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 25707356                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              12060238                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  15138291                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                927675                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1096068                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4062683                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                160617                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              104728801                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                686935                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    11989536                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7938654                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         78395                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         33222                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           27885906                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       57945743                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    11851418                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5009686                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      25737135                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2505476                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        134                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 5796                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         47056                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          854                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   9062604                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                635321                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        3                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           54929628                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.049392                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.220999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 36921351     67.22%     67.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   822585      1.50%     68.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1227057      2.23%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1117268      2.03%     72.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1378041      2.51%     75.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1315848      2.40%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1165994      2.12%     80.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   995407      1.81%     81.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  9986077     18.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             54929628                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.197149                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.963930                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      7876063                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7876063                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7876063                       # number of overall hits
system.cpu.icache.overall_hits::total         7876063                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1186530                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1186530                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1186530                       # number of overall misses
system.cpu.icache.overall_misses::total       1186530                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17730117477                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17730117477                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17730117477                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17730117477                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9062593                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9062593                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9062593                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9062593                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.130926                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.130926                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.130926                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.130926                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14942.831177                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14942.831177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14942.831177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14942.831177                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14471                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               712                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.324438                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1087602                       # number of writebacks
system.cpu.icache.writebacks::total           1087602                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        97767                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        97767                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        97767                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        97767                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      1088763                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1088763                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1088763                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1088763                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15609573981                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15609573981                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15609573981                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15609573981                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.120138                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.120138                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.120138                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.120138                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14336.980574                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14336.980574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14336.980574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14336.980574                       # average overall mshr miss latency
system.cpu.icache.replacements                1087602                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7876063                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7876063                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1186530                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1186530                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17730117477                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17730117477                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9062593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9062593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.130926                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.130926                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14942.831177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14942.831177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        97767                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        97767                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1088763                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1088763                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15609573981                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15609573981                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.120138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.120138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14336.980574                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14336.980574                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.131931                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8964826                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1088763                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.233955                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.131931                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19213949                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19213949                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     9072901                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        121150                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      638718                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 6083835                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 6503                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               15439                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4509575                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                23768                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1584                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  30057026000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1096068                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 26429193                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6966962                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6395                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  15209970                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5221040                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              101035145                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 44366                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 325377                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  43698                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4761511                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              14                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           108697559                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   248137932                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                148333460                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2853404                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63900064                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 44797331                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     113                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 103                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3081199                       # count of insts added to the skid buffer
system.cpu.rob.reads                        140143933                       # The number of ROB reads
system.cpu.rob.writes                       193565024                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   57074778                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1049796                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               250502                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1300298                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1049796                       # number of overall hits
system.l2.overall_hits::.cpu.data              250502                       # number of overall hits
system.l2.overall_hits::total                 1300298                       # number of overall hits
system.l2.demand_misses::.cpu.inst              38230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              62726                       # number of demand (read+write) misses
system.l2.demand_misses::total                 100956                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             38230                       # number of overall misses
system.l2.overall_misses::.cpu.data             62726                       # number of overall misses
system.l2.overall_misses::total                100956                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2861288000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4545778500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7407066500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2861288000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4545778500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7407066500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1088026                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           313228                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1401254                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1088026                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          313228                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1401254                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.035137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.200257                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072047                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.035137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.200257                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072047                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74844.049176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72470.403023                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73369.254923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74844.049176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72470.403023                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73369.254923                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46206                       # number of writebacks
system.l2.writebacks::total                     46206                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         38230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         62726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            100956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        38230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        62726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           100956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2471599750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3905667500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6377267250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2471599750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3905667500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6377267250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.035137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.200257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.035137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.200257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072047                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64650.791263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62265.527851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63168.778973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64650.791263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62265.527851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63168.778973                       # average overall mshr miss latency
system.l2.replacements                          93553                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       217968                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           217968                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       217968                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       217968                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1087152                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1087152                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1087152                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1087152                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          127                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           127                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              697                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  697                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          697                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              697                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             33390                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33390                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42678                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2976258500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2976258500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         76068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             76068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.561051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.561051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69737.534561                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69737.534561                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2539941250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2539941250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.561051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.561051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59514.064623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59514.064623                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1049796                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1049796                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        38230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2861288000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2861288000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1088026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1088026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.035137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.035137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74844.049176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74844.049176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        38230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2471599750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2471599750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.035137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.035137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64650.791263                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64650.791263                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        217112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            217112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        20048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           20048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1569520000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1569520000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       237160                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        237160                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.084534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78288.108540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78288.108540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        20048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        20048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1365726250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1365726250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.084534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68122.817737                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68122.817737                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8118.413241                       # Cycle average of tags in use
system.l2.tags.total_refs                     2801512                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    101745                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.534641                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     100.019760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3822.640816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4195.752665                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.466631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.512177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991017                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22514857                       # Number of tag accesses
system.l2.tags.data_accesses                 22514857                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     46206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     62584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001051294500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2750                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2750                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              251803                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43479                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      100956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46206                       # Number of write requests accepted
system.mem_ctrls.readBursts                    100956                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46206                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    142                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                100956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46206                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   86781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.655636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.558240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.877680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2746     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2750                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.792727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.762807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1679     61.05%     61.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      1.27%     62.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              968     35.20%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               63      2.29%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2750                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6461184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2957184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    214.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   30056180500                       # Total gap between requests
system.mem_ctrls.avgGap                     204238.73                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2446720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4005376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2955520                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 81402597.848503038287                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 133259225.313908293843                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 98330420.315037161112                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        38230                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        62726                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        46206                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1209981250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1837020000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 713103204500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31650.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29286.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15433129.99                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2446720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4014464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6461184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2446720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2446720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2957184                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2957184                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        38230                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        62726                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         100956                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        46206                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         46206                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     81402598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    133561584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        214964182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     81402598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     81402598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     98385782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        98385782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     98385782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     81402598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    133561584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       313349963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               100814                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               46180                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         8198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5211                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2861                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1156738750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             504070000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3047001250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11473.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30223.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               71406                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27869                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.83                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.35                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        47718                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   197.135504                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.374512                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   235.132809                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23603     49.46%     49.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13086     27.42%     76.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4220      8.84%     85.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1925      4.03%     89.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1235      2.59%     92.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          751      1.57%     93.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          569      1.19%     95.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          400      0.84%     95.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1929      4.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        47718                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6452096                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2955520                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              214.661823                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               98.330420                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       174251700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        92616975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      369445020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     121725180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2372510400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8859573270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   4081204800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   16071327345                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   534.694528                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10517921500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1003600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  18535504500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       166461960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        88472835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      350366940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     119334420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2372510400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8864706120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4076882400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   16038735075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   533.610181                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10506247500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1003600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18547178500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              58278                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46206                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46553                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42678                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         58278                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       294671                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       294671                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 294671                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9418368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9418368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9418368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100956                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100956    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100956                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            94634750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          126195000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1325922                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       264174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1087602                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          142094                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             697                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            697                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            76068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           76068                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1088763                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       237160                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3264391                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       940564                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4204955                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    139240192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     33996480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              173236672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           94290                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3004352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1496241                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003569                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059668                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1490904     99.64%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5334      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1496241                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  30057026000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2707072500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1633534219                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         470424029                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
