INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:47:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 buffer121/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer72/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.115ns (19.146%)  route 4.709ns (80.854%))
  Logic Levels:           12  (LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2526, unset)         0.508     0.508    buffer121/control/clk
    SLICE_X8Y114         FDRE                                         r  buffer121/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer121/control/outputValid_reg/Q
                         net (fo=17, routed)          0.716     1.456    fork53/control/generateBlocks[0].regblock/buffer121_outs_valid
    SLICE_X7Y115         LUT5 (Prop_lut5_I2_O)        0.129     1.585 f  fork53/control/generateBlocks[0].regblock/transmitValue_i_2__103/O
                         net (fo=13, routed)          0.453     2.038    fork53/control/generateBlocks[0].regblock/transmitValue_reg_5
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.131     2.169 f  fork53/control/generateBlocks[0].regblock/fullReg_i_7__8/O
                         net (fo=1, routed)           0.482     2.651    buffer167/fifo/fullReg_i_4__13
    SLICE_X12Y119        LUT6 (Prop_lut6_I0_O)        0.043     2.694 f  buffer167/fifo/fullReg_i_6__5/O
                         net (fo=3, routed)           0.310     3.003    buffer184/fifo/fullReg_reg_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I0_O)        0.043     3.046 f  buffer184/fifo/fullReg_i_4__13/O
                         net (fo=13, routed)          0.338     3.384    control_merge5/tehb/control/dataReg_reg[0]_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.043     3.427 f  control_merge5/tehb/control/transmitValue_i_5__10/O
                         net (fo=2, routed)           0.373     3.800    control_merge5/tehb/control/fullReg_reg_1
    SLICE_X14Y123        LUT5 (Prop_lut5_I0_O)        0.051     3.851 r  control_merge5/tehb/control/transmitValue_i_2__63/O
                         net (fo=4, routed)           0.245     4.096    buffer78/fifo/Full_reg_2
    SLICE_X15Y125        LUT6 (Prop_lut6_I4_O)        0.132     4.228 f  buffer78/fifo/outputValid_i_9/O
                         net (fo=1, routed)           0.219     4.446    fork27/control/generateBlocks[6].regblock/outputValid_i_2__1[1]
    SLICE_X15Y125        LUT6 (Prop_lut6_I0_O)        0.043     4.489 f  fork27/control/generateBlocks[6].regblock/outputValid_i_5/O
                         net (fo=1, routed)           0.284     4.774    buffer73/control/outs_reg[5]_2
    SLICE_X15Y127        LUT6 (Prop_lut6_I4_O)        0.043     4.817 r  buffer73/control/outputValid_i_2__1/O
                         net (fo=4, routed)           0.292     5.109    buffer67/control/outs_reg[5]
    SLICE_X18Y130        LUT4 (Prop_lut4_I1_O)        0.043     5.152 f  buffer67/control/transmitValue_i_2__44/O
                         net (fo=3, routed)           0.315     5.467    buffer67/control/transmitValue_i_2__44_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I0_O)        0.050     5.517 f  buffer67/control/outs[4]_i_3/O
                         net (fo=5, routed)           0.413     5.930    control_merge2/tehb/control/outs_reg[4]_0
    SLICE_X20Y132        LUT4 (Prop_lut4_I2_O)        0.132     6.062 r  control_merge2/tehb/control/outs[4]_i_1__11/O
                         net (fo=5, routed)           0.270     6.332    buffer72/E[0]
    SLICE_X20Y132        FDRE                                         r  buffer72/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=2526, unset)         0.483     7.183    buffer72/clk
    SLICE_X20Y132        FDRE                                         r  buffer72/outs_reg[0]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X20Y132        FDRE (Setup_fdre_C_CE)      -0.252     6.895    buffer72/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          6.895    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  0.564    




