digraph "CFG for '_Z22histogram_equalizationPiPhS0_S_ii' function" {
	label="CFG for '_Z22histogram_equalizationPiPhS0_S_ii' function";

	Node0x45fa8f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !5, !invariant.load !6\l  %15 = zext i16 %14 to i32\l  %16 = getelementptr inbounds i8, i8 addrspace(4)* %11, i64 12\l  %17 = bitcast i8 addrspace(4)* %16 to i32 addrspace(4)*\l  %18 = load i32, i32 addrspace(4)* %17, align 4, !tbaa !7\l  %19 = getelementptr i8, i8 addrspace(4)* %11, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !5, !invariant.load !6\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %10, %22\l  %24 = add i32 %23, %8\l  %25 = udiv i32 %18, %15\l  %26 = mul i32 %25, %15\l  %27 = icmp ugt i32 %18, %26\l  %28 = zext i1 %27 to i32\l  %29 = add i32 %25, %28\l  %30 = mul i32 %29, %24\l  %31 = add i32 %30, %9\l  %32 = mul i32 %31, %15\l  %33 = add i32 %32, %7\l  %34 = icmp slt i32 %33, %4\l  br i1 %34, label %35, label %45\l|{<s0>T|<s1>F}}"];
	Node0x45fa8f0:s0 -> Node0x45fd150;
	Node0x45fa8f0:s1 -> Node0x45fea60;
	Node0x45fd150 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%35:\l35:                                               \l  %36 = sext i32 %33 to i64\l  %37 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %36\l  %38 = load i8, i8 addrspace(1)* %37, align 1, !tbaa !16, !amdgpu.noclobber !6\l  %39 = zext i8 %38 to i64\l  %40 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %39\l  %41 = load i32, i32 addrspace(1)* %40, align 4, !tbaa !19, !amdgpu.noclobber\l... !6\l  %42 = tail call i32 @llvm.smin.i32(i32 %41, i32 255)\l  %43 = trunc i32 %42 to i8\l  %44 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %36\l  store i8 %43, i8 addrspace(1)* %44, align 1, !tbaa !16\l  br label %45\l}"];
	Node0x45fd150 -> Node0x45fea60;
	Node0x45fea60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
