# Microsemi Physical design constraints file

# Version: v11.8 SP2 11.8.2.4

# Design Name: SF2_MSS_sys 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S010 , Package: 144 TQ , Speed grade: STD 

# Date generated: Tue Dec 12 12:34:40 2017 


#
# I/O constraints
#

set_io GPIO_IN\[0\] -DIRECTION INPUT -pinname 143 -fixed no
set_io GPIO_IN\[1\] -DIRECTION INPUT -pinname 144 -fixed no
set_io GPIO_IN\[2\] -DIRECTION INPUT -pinname 130 -fixed no
set_io GPIO_IN\[3\] -DIRECTION INPUT -pinname 110 -fixed no
set_io GPIO_IN\[4\] -DIRECTION INPUT -pinname 112 -fixed no
set_io GPIO_IN\[5\] -DIRECTION INPUT -pinname 115 -fixed no
set_io GPIO_IN\[6\] -DIRECTION INPUT -pinname 116 -fixed no
set_io GPIO_IN\[7\] -DIRECTION INPUT -pinname 142 -fixed no
set_io GPIO_OUT\[0\] -DIRECTION OUTPUT -pinname 129 -fixed no
set_io GPIO_OUT\[1\] -DIRECTION OUTPUT -pinname 128 -fixed no
set_io GPIO_OUT\[2\] -DIRECTION OUTPUT -pinname 125 -fixed no
set_io GPIO_OUT\[3\] -DIRECTION OUTPUT -pinname 124 -fixed no
set_io GPIO_OUT\[4\] -DIRECTION OUTPUT -pinname 123 -fixed no
set_io GPIO_OUT\[5\] -DIRECTION OUTPUT -pinname 93 -fixed no
set_io GPIO_OUT\[6\] -DIRECTION OUTPUT -pinname 81 -fixed no
set_io GPIO_OUT\[7\] -DIRECTION OUTPUT -pinname 88 -fixed no
set_io PWM\[0\] -DIRECTION OUTPUT -pinname 122 -fixed no
set_io PWM\[1\] -DIRECTION OUTPUT -pinname 118 -fixed no
set_io PWM\[2\] -DIRECTION OUTPUT -pinname 117 -fixed no
set_io RX -DIRECTION INPUT -pinname 83 -fixed no
set_io SPI_0_CLK_F2M -DIRECTION INPUT -pinname 100 -fixed no
set_io SPI_0_CLK_M2F -DIRECTION OUTPUT -pinname 94 -fixed no
set_io SPI_0_DI_F2M -DIRECTION INPUT -pinname 89 -fixed no
set_io SPI_0_DO_M2F -DIRECTION OUTPUT -pinname 131 -fixed no
set_io SPI_0_SS0_F2M -DIRECTION INPUT -pinname 101 -fixed no
set_io SPI_0_SS0_M2F -DIRECTION OUTPUT -pinname 111 -fixed no
set_io SPI_0_SS0_M2F_OE -DIRECTION OUTPUT -pinname 135 -fixed no
set_io SPI_0_SS1_M2F -DIRECTION OUTPUT -pinname 102 -fixed no
set_io SPI_0_SS2_M2F -DIRECTION OUTPUT -pinname 137 -fixed no
set_io SPI_0_SS3_M2F -DIRECTION OUTPUT -pinname 134 -fixed no
set_io SPI_0_SS4_M2F -DIRECTION OUTPUT -pinname 103 -fixed no
set_io TX -DIRECTION OUTPUT -pinname 82 -fixed no

#
# Core cell constraints
#

set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_110_1 -fixed no 282 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\] -fixed no 267 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_1059_i_i -fixed no 256 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer\[3\] -fixed no 272 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[1\] -fixed no 374 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[5\] -fixed no 360 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNI01RM8\[0\] -fixed no 353 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1.N_1068_i_i -fixed no 324 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_20\[7\] -fixed no 361 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[1\] -fixed no 381 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[5\] -fixed no 333 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0\[4\] -fixed no 269 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7 -fixed no 327 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[44\] -fixed no 344 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[4\] -fixed no 358 48
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_8_N_4L5 -fixed no 339 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[1\] -fixed no 363 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_7 -fixed no 343 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_5_i_0_0 -fixed no 339 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO\[5\] -fixed no 340 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer\[0\] -fixed no 252 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_18_1\[7\] -fixed no 357 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.un305_fixed_config_0_a2_0_a2 -fixed no 334 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[7\] -fixed no 375 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0 -fixed no 282 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[3\] -fixed no 305 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.REG_GPOUT.GPIO_OUT_i_13\[6\] -fixed no 345 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[5\] -fixed no 343 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int -fixed no 293 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1.CO2_0_o2_0 -fixed no 257 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.un155_fixed_config_0_x2 -fixed no 365 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81 -fixed no 270 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[11\] -fixed no 303 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[3\] -fixed no 343 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer\[2\] -fixed no 268 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.un229_fixed_config_0_a2 -fixed no 329 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[3\] -fixed no 270 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[8\] -fixed no 328 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[14\] -fixed no 344 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.edge_neg_7_iv_i\[0\] -fixed no 358 81
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3_0\[6\] -fixed no 359 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_4_a2 -fixed no 367 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2 -fixed no 264 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[5\] -fixed no 342 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.un117_fixed_config_0_a2 -fixed no 364 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[24\] -fixed no 325 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIF46B2\[0\] -fixed no 325 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.INTR_reg_79_0_0_RNO_0\[4\] -fixed no 342 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un4_fixed_config_0_a2 -fixed no 350 81
set_location SF2_MSS_sys_sb_0/OR3_1 -fixed no 283 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3\[5\] -fixed no 340 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_a2 -fixed no 274 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2 -fixed no 283 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg_1_sqmuxa_0_a2 -fixed no 343 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[10\] -fixed no 341 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[5\] -fixed no 364 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_i_o2_1\[1\] -fixed no 264 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_0\[2\] -fixed no 315 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7\[0\] -fixed no 337 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[5\] -fixed no 366 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.un397_fixed_config_0_a2_0_a2 -fixed no 353 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\] -fixed no 285 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2\[1\] -fixed no 307 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[4\] -fixed no 311 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_1\[0\] -fixed no 291 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[2\] -fixed no 354 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_10_N_2L1 -fixed no 383 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIS42J\[7\] -fixed no 362 81
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[5\] -fixed no 348 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[2\] -fixed no 365 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_0 -fixed no 287 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_9_N_3L3 -fixed no 365 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1.SUM_i_o2_0\[1\] -fixed no 301 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[6\] -fixed no 363 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[13\] -fixed no 339 37
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_0\[2\] -fixed no 363 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[6\] -fixed no 365 82
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_14_0\[1\] -fixed no 357 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_0_a2_0\[1\] -fixed no 288 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[34\] -fixed no 363 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_55_0_0_a2_2_0\[2\] -fixed no 357 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_0_a2 -fixed no 276 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GPOUT.GPIO_OUT_i_1\[0\] -fixed no 347 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5\[0\] -fixed no 376 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_RNIFTA91\[0\] -fixed no 284 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0_a2 -fixed no 274 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0\[7\] -fixed no 328 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83 -fixed no 257 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_0_0\[1\] -fixed no 379 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\] -fixed no 274 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[28\] -fixed no 331 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[12\] -fixed no 305 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_5_i_0_0 -fixed no 332 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_o2 -fixed no 286 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter\[3\] -fixed no 298 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[3\] -fixed no 358 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[5\] -fixed no 368 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.INTR_reg_103_0_0_RNO_0\[6\] -fixed no 357 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[4\] -fixed no 332 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[12\] -fixed no 340 28
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6_1\[0\] -fixed no 383 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[2\] -fixed no 349 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[0\] -fixed no 351 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty_i_o2 -fixed no 287 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[11\] -fixed no 334 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[45\] -fixed no 340 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a3_0_a2_RNIQ5AE_5 -fixed no 360 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.INTR_reg_79_0_0_RNO\[4\] -fixed no 341 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[4\] -fixed no 336 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9_1_0\[0\] -fixed no 385 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_0_o2_0\[1\] -fixed no 383 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_3_i_0_0 -fixed no 363 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO\[7\] -fixed no 344 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[8\] -fixed no 321 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.INTR_reg_91_0_0\[5\] -fixed no 337 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[4\] -fixed no 350 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[4\] -fixed no 339 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[6\] -fixed no 382 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNI5L812\[0\] -fixed no 347 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq.un13_psel_0_a2_0_a2_1 -fixed no 339 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[0\] -fixed no 362 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[0\] -fixed no 292 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[0\] -fixed no 320 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[3\] -fixed no 374 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_2 -fixed no 357 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[37\] -fixed no 373 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_i_m2_ns_1\[3\] -fixed no 275 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[0\] -fixed no 259 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[0\] -fixed no 339 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i_0_0 -fixed no 355 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer\[2\] -fixed no 327 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[4\] -fixed no 336 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[25\] -fixed no 326 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_a2_0\[1\] -fixed no 289 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i_0_0 -fixed no 380 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIM3J22\[0\] -fixed no 351 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter\[2\] -fixed no 265 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[25\] -fixed no 328 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[1\] -fixed no 288 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_2_0 -fixed no 376 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[4\] -fixed no 293 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIQ9802\[0\] -fixed no 337 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[0\] -fixed no 297 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/g0_0_0 -fixed no 360 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a2 -fixed no 279 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[2\] -fixed no 299 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0\[0\] -fixed no 318 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[3\] -fixed no 295 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[1\] -fixed no 297 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i_0_0 -fixed no 348 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter\[1\] -fixed no 269 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2\[0\] -fixed no 310 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0\[1\] -fixed no 321 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[23\] -fixed no 327 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[8\] -fixed no 333 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[1\] -fixed no 272 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[3\] -fixed no 320 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg_1_sqmuxa_0_a2_1 -fixed no 358 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4\[5\] -fixed no 344 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[4\] -fixed no 265 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_12_N_2L1 -fixed no 373 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO\[7\] -fixed no 338 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[7\] -fixed no 369 45
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa_0_a2_4_a2 -fixed no 384 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[6\] -fixed no 354 39
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 260 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[32\] -fixed no 342 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_i_0_i_a2_10_0\[9\] -fixed no 336 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIIGRG2\[0\] -fixed no 315 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[4\] -fixed no 267 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[6\] -fixed no 380 73
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_0 -fixed no 373 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6\[0\] -fixed no 380 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1_0_o2 -fixed no 293 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[1\] -fixed no 347 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[5\] -fixed no 323 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[6\] -fixed no 341 46
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_i_0_i_1\[9\] -fixed no 356 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[6\] -fixed no 319 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[3\] -fixed no 350 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_0\[1\] -fixed no 361 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[1\] -fixed no 370 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter\[2\] -fixed no 299 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_12_0\[7\] -fixed no 371 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1.N_1153_i_i -fixed no 258 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.N_555_i -fixed no 303 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[2\] -fixed no 366 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2\[4\] -fixed no 301 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[7\] -fixed no 371 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3\[7\] -fixed no 344 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_12_0 -fixed no 370 45
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[3\] -fixed no 381 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[5\] -fixed no 301 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_10\[1\] -fixed no 363 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[7\] -fixed no 324 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[41\] -fixed no 338 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i -fixed no 261 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[46\] -fixed no 376 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.edge_pos_31_iv_i\[2\] -fixed no 369 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4\[7\] -fixed no 341 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_i_0_i_a2_18\[9\] -fixed no 367 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.INTR_reg_79_0_0_m2_1_1\[4\] -fixed no 343 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4\[7\] -fixed no 371 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a3_0_a2_RNIQ5AE_0 -fixed no 336 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[11\] -fixed no 326 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_55_0_0_RNO\[2\] -fixed no 354 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_4_i_0_0 -fixed no 357 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_13_0 -fixed no 368 45
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i_0_0 -fixed no 383 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_6 -fixed no 353 45
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5\[7\] -fixed no 347 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIVFKI2\[0\] -fixed no 331 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[15\] -fixed no 340 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a3_0_a2_RNIQ5AE_2 -fixed no 339 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_5_1 -fixed no 372 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a3_0_a2_RNIQ5AE -fixed no 344 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1.N_1168_i_i -fixed no 256 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[6\] -fixed no 313 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[7\] -fixed no 292 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[26\] -fixed no 359 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[1\] -fixed no 375 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_0_tz\[2\] -fixed no 322 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg -fixed no 283 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98 -fixed no 299 48
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_13_0\[2\] -fixed no 371 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator.fifo_write_xhdl6_7_iv_0_a2_1 -fixed no 277 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[0\] -fixed no 304 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[7\] -fixed no 348 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNISB802\[0\] -fixed no 329 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1.N_1167_i_i -fixed no 263 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[4\] -fixed no 349 46
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO\[3\] -fixed no 352 72
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[5\] -fixed no 373 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[2\] -fixed no 312 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.un379_fixed_config_0_x2_0_x2 -fixed no 351 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[6\] -fixed no 326 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[14\] -fixed no 336 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[7\] -fixed no 354 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[4\] -fixed no 296 31
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_22\[7\] -fixed no 378 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[2\] -fixed no 390 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[2\] -fixed no 370 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1_0_o2_i -fixed no 275 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[3\] -fixed no 322 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[4\] -fixed no 332 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[40\] -fixed no 350 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\] -fixed no 270 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[17\] -fixed no 329 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[14\] -fixed no 306 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.edge_both_91_iv_i\[7\] -fixed no 354 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[2\] -fixed no 369 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.SUM\[3\] -fixed no 326 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_43_0_0\[1\] -fixed no 375 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[2\] -fixed no 272 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_7 -fixed no 381 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i_a2 -fixed no 281 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.edge_pos_55_iv_i\[4\] -fixed no 336 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_0_0_RNIVAA02\[1\] -fixed no 377 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.edge_neg_19_iv_i\[1\] -fixed no 372 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0_a2_0 -fixed no 280 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[3\] -fixed no 355 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.INTR_reg_67_0_0_RNO\[3\] -fixed no 354 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116 -fixed no 272 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIFV63\[0\] -fixed no 298 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.un341_fixed_config_0_a2_0_a2 -fixed no 348 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_1\[2\] -fixed no 369 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[5\] -fixed no 376 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[6\] -fixed no 290 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[0\] -fixed no 274 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118 -fixed no 275 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_5_2 -fixed no 362 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[5\] -fixed no 300 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_0_a2\[2\] -fixed no 361 72
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNI8NPH\[0\] -fixed no 369 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1.SUM\[3\] -fixed no 325 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[5\] -fixed no 318 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[30\] -fixed no 341 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\] -fixed no 273 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIUFLI2\[0\] -fixed no 354 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_bit_cnt_4_i_a2\[3\] -fixed no 274 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.edge_pos_79_iv_i\[6\] -fixed no 352 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[0\] -fixed no 328 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[5\] -fixed no 296 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_43_0_0_RNO_0\[1\] -fixed no 378 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_0\[1\] -fixed no 295 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[2\] -fixed no 352 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_7_RNIQ5K04 -fixed no 374 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[7\] -fixed no 295 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6\[7\] -fixed no 355 73
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_a2\[4\] -fixed no 362 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3\[1\] -fixed no 361 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.edge_pos_7_iv_i\[0\] -fixed no 356 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[0\] -fixed no 368 58
set_location SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 259 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[6\] -fixed no 358 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[4\] -fixed no 357 46
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_5_0 -fixed no 380 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit\[1\] -fixed no 275 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_43_0_0_a2_1_0\[1\] -fixed no 372 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.INTR_reg_115_0_0\[7\] -fixed no 355 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[6\] -fixed no 340 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_GPOUT.GPIO_OUT_i_3\[1\] -fixed no 368 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIQC9S2\[0\] -fixed no 358 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[0\] -fixed no 343 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[39\] -fixed no 378 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.edge_both_19_iv_i\[1\] -fixed no 373 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_12 -fixed no 366 45
set_location SF2_MSS_sys_sb_0/OR3_0 -fixed no 281 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[11\] -fixed no 357 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNO_0 -fixed no 338 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1_1_sqmuxa_0_a2 -fixed no 359 42
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 260 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[9\] -fixed no 344 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[7\] -fixed no 369 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[13\] -fixed no 305 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.edge_both_43_iv_i\[3\] -fixed no 357 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[1\] -fixed no 329 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_6 -fixed no 351 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.N_597_i -fixed no 269 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_a2_0\[5\] -fixed no 269 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[2\] -fixed no 315 52
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8\[3\] -fixed no 354 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO\[5\] -fixed no 344 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[2\] -fixed no 358 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/g0_1 -fixed no 365 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[6\] -fixed no 327 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_0_a2_1 -fixed no 389 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_rega6 -fixed no 352 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[9\] -fixed no 301 31
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIRB902\[0\] -fixed no 339 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[6\] -fixed no 345 43
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1 -fixed no 218 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[4\] -fixed no 351 46
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[5\] -fixed no 377 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[1\] -fixed no 288 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit\[0\] -fixed no 265 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6\[3\] -fixed no 352 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5\[3\] -fixed no 346 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e -fixed no 360 45
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_6_a0_1 -fixed no 363 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_i_0_i_a2_7\[9\] -fixed no 349 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_a2 -fixed no 278 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.un435_fixed_config_0_x2_0_x2 -fixed no 338 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_7 -fixed no 357 45
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[2\] -fixed no 269 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.un173_fixed_config_0_a2_0_a2 -fixed no 359 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc -fixed no 281 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0\[3\] -fixed no 319 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3_0\[7\] -fixed no 338 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.edge_neg_91_iv_i\[7\] -fixed no 351 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[7\] -fixed no 367 45
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/g0 -fixed no 363 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[4\] -fixed no 317 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[41\] -fixed no 346 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[8\] -fixed no 369 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_5 -fixed no 340 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6\[5\] -fixed no 353 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[6\] -fixed no 361 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7\[3\] -fixed no 341 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[0\] -fixed no 369 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2\[5\] -fixed no 302 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.un267_fixed_config_0_x2 -fixed no 328 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9\[1\] -fixed no 365 42
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_3_1 -fixed no 350 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_tz\[2\] -fixed no 349 42
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\] -fixed no 352 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.INTR_reg_67_0_0_RNO_0\[3\] -fixed no 349 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[6\] -fixed no 369 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[4\] -fixed no 345 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[3\] -fixed no 320 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIFV812\[0\] -fixed no 337 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[10\] -fixed no 351 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_0_a2_RNIM8SV\[2\] -fixed no 367 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.INTR_reg_103_0_0\[6\] -fixed no 351 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_GPOUT.GPIO_OUT_i_5\[2\] -fixed no 355 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[7\] -fixed no 320 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5\[6\] -fixed no 338 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[6\] -fixed no 302 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[21\] -fixed no 332 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32.un3_prdata_o_0_a2_0_a2 -fixed no 370 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[5\] -fixed no 327 61
set_location SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 342 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[5\] -fixed no 333 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.edge_neg_43_iv_i\[3\] -fixed no 350 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[9\] -fixed no 337 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[0\] -fixed no 285 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i_0_0 -fixed no 362 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state\[1\] -fixed no 280 49
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[3\] -fixed no 364 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg_1_sqmuxa_0_a2_0 -fixed no 378 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8 -fixed no 326 51
set_location SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select -fixed no 254 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_0_a2 -fixed no 379 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2\[2\] -fixed no 303 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update -fixed no 375 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIJK302\[6\] -fixed no 365 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[12\] -fixed no 391 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.INTR_reg_67_0_0\[3\] -fixed no 343 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold -fixed no 304 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[31\] -fixed no 342 46
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3\[0\] -fixed no 362 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[47\] -fixed no 356 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.INTR_reg_103_0_0_a2_1_0\[6\] -fixed no 358 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[15\] -fixed no 343 28
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[3\] -fixed no 351 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_i_m2_ns\[3\] -fixed no 271 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[1\] -fixed no 361 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer\[1\] -fixed no 263 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq.un5_psel_0_a2_0_a2 -fixed no 334 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.INTR_reg_115_0_0_m2_1_1\[7\] -fixed no 349 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[46\] -fixed no 353 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E -fixed no 296 33
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.INTR_reg_91_0_0_RNO\[5\] -fixed no 341 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_0_a2_0\[3\] -fixed no 293 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1.N_1154_i_i -fixed no 252 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[6\] -fixed no 351 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_m2\[5\] -fixed no 300 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_19\[7\] -fixed no 356 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_2\[0\] -fixed no 304 57
set_location SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 273 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[10\] -fixed no 358 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.un8_baud_clock_int_0_a2 -fixed no 258 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty -fixed no 277 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5\[5\] -fixed no 329 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.INTR_reg_67_0_0_a2_1_0\[3\] -fixed no 339 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i_0_0 -fixed no 341 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.edge_pos_19_iv_i\[1\] -fixed no 378 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[5\] -fixed no 368 82
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_0_0\[4\] -fixed no 383 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[6\] -fixed no 338 37
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIIVI22\[0\] -fixed no 338 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\] -fixed no 267 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_0_o2_0_RNIABR21\[1\] -fixed no 381 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[38\] -fixed no 343 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[3\] -fixed no 348 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a3_0_a2_RNIQ5AE_3 -fixed no 364 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO\[5\] -fixed no 329 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un43_fixed_config_0_x2 -fixed no 351 81
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_i_0_i_a2_7_0\[9\] -fixed no 377 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[12\] -fixed no 335 37
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIO5J22\[0\] -fixed no 344 39
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11\[0\] -fixed no 378 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[3\] -fixed no 351 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO\[6\] -fixed no 347 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[1\] -fixed no 379 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i_0_0 -fixed no 353 69
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST -fixed no 219 54
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator.fifo_write_xhdl6_7_iv_0_a2_2 -fixed no 265 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_2 -fixed no 284 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[19\] -fixed no 334 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[33\] -fixed no 362 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO\[6\] -fixed no 338 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[32\] -fixed no 339 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIBR812\[0\] -fixed no 345 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx -fixed no 313 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[30\] -fixed no 354 37
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_1 -fixed no 361 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO\[6\] -fixed no 347 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\] -fixed no 291 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNISKES_0\[0\] -fixed no 357 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_i_x2\[0\] -fixed no 253 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_8\[7\] -fixed no 361 45
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_10 -fixed no 359 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_0_o2\[0\] -fixed no 279 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO\[7\] -fixed no 324 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[8\] -fixed no 352 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_12_0\[6\] -fixed no 338 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_8\[6\] -fixed no 340 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[1\] -fixed no 311 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.REG_GPOUT.GPIO_OUT_i_7\[3\] -fixed no 362 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[2\] -fixed no 360 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[15\] -fixed no 346 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3_i_x2\[1\] -fixed no 278 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_0 -fixed no 341 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_i_o2\[2\] -fixed no 273 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_4_i_0_0 -fixed no 327 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[3\] -fixed no 348 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_8\[5\] -fixed no 368 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[2\] -fixed no 266 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un15_fixed_config_0_a2_2_a2 -fixed no 360 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[5\] -fixed no 296 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\] -fixed no 266 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a3_0_a2 -fixed no 345 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state\[0\] -fixed no 279 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[3\] -fixed no 348 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.INTR_reg_115_0_0_a2_1_0\[7\] -fixed no 352 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_55_0_0_a2_1_2\[2\] -fixed no 349 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_rega1 -fixed no 350 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[6\] -fixed no 380 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[0\] -fixed no 315 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.edge_neg_79_iv_i\[6\] -fixed no 356 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[0\] -fixed no 358 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6\[6\] -fixed no 359 73
set_location SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 337 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator.fifo_write_xhdl6_7_iv_0 -fixed no 284 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[15\] -fixed no 307 31
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_9_1 -fixed no 373 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[8\] -fixed no 334 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un25_fixed_config_0_a2 -fixed no 359 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[5\] -fixed no 275 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples\[2\] -fixed no 257 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0\[5\] -fixed no 273 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[5\] -fixed no 329 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[0\] -fixed no 357 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer\[3\] -fixed no 326 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_1 -fixed no 364 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer\[1\] -fixed no 307 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[1\] -fixed no 380 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIIGOM8\[0\] -fixed no 350 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[6\] -fixed no 319 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3_0\[4\] -fixed no 358 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[5\] -fixed no 309 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0\[5\] -fixed no 325 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNITDKI2\[0\] -fixed no 357 33
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_6_i_0_0_o2 -fixed no 361 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[5\] -fixed no 331 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.INTR_reg_79_0_0_a2_1_0\[4\] -fixed no 339 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_542_i -fixed no 309 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[3\] -fixed no 319 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[2\] -fixed no 330 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_2\[4\] -fixed no 311 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3\[3\] -fixed no 345 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\] -fixed no 353 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[7\] -fixed no 349 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNI0EJ22\[0\] -fixed no 349 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2\[7\] -fixed no 322 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0\[0\] -fixed no 253 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0_a2_1_0 -fixed no 346 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[17\] -fixed no 331 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[6\] -fixed no 294 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.edge_neg_31_iv_i\[2\] -fixed no 370 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0_RNO -fixed no 279 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99 -fixed no 266 48
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5_1\[1\] -fixed no 365 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[11\] -fixed no 324 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[16\] -fixed no 354 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg_0_sqmuxa_0_a2_0 -fixed no 351 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[3\] -fixed no 336 46
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6\[0\] -fixed no 356 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_7_mux_i_N_4L6 -fixed no 375 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[24\] -fixed no 332 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un26_psel_0_a2_0_a2_0 -fixed no 364 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[0\] -fixed no 360 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_6_i_0_0 -fixed no 324 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[1\] -fixed no 360 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[7\] -fixed no 375 73
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIIDIP_0\[0\] -fixed no 347 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[3\] -fixed no 357 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNI63D79\[0\] -fixed no 324 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[1\] -fixed no 378 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.INTR_reg_31_0_1\[0\] -fixed no 371 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[7\] -fixed no 362 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1.N_585_i -fixed no 305 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[19\] -fixed no 324 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[3\] -fixed no 266 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_0_1\[2\] -fixed no 364 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i_0_0 -fixed no 360 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3\[6\] -fixed no 342 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_a2\[5\] -fixed no 270 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit\[3\] -fixed no 269 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_3_i_0_0 -fixed no 330 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[3\] -fixed no 308 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0 -fixed no 357 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[6\] -fixed no 352 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_RNIMBJQ\[0\] -fixed no 364 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples\[1\] -fixed no 264 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_43_0_0_RNO\[1\] -fixed no 374 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.INTR_reg_31_0\[0\] -fixed no 353 81
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIQBLI2\[0\] -fixed no 354 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_x2\[5\] -fixed no 274 57
set_location ip_interface_inst -fixed no 191 0
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator.fifo_write_xhdl6_7_iv_0_i -fixed no 282 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_5\[2\] -fixed no 321 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[2\] -fixed no 350 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0_a2_0 -fixed no 294 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO\[6\] -fixed no 342 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_8\[1\] -fixed no 356 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.un193_fixed_config_0_a2_0_a2 -fixed no 351 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[9\] -fixed no 309 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNI80T71\[1\] -fixed no 270 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[6\] -fixed no 360 72
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2_a0\[2\] -fixed no 366 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[1\] -fixed no 370 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1.N_584_i -fixed no 307 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq.un13_psel_0_a2_0_a2_0 -fixed no 318 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_10_N_2L1_0 -fixed no 377 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_6_a1 -fixed no 360 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[15\] -fixed no 337 34
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_9_N_2L1 -fixed no 366 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_a2 -fixed no 273 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[12\] -fixed no 335 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1.N_1061_i_i -fixed no 268 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_3_a2_2 -fixed no 341 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNISKES_1\[0\] -fixed no 355 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[2\] -fixed no 330 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_bit_cnt_4_i_o2\[2\] -fixed no 272 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[3\] -fixed no 389 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[18\] -fixed no 325 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_6_i_0_0 -fixed no 326 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[11\] -fixed no 327 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_3_a2 -fixed no 352 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg -fixed no 287 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_o2\[7\] -fixed no 316 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[4\] -fixed no 302 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\] -fixed no 289 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[4\] -fixed no 266 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[6\] -fixed no 359 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[9\] -fixed no 343 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.un99_fixed_config_0_x2_0_x2 -fixed no 381 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.edge_both_67_iv_i\[5\] -fixed no 325 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_16\[7\] -fixed no 368 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_0_tz_tz_tz -fixed no 356 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_8_0\[3\] -fixed no 347 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[48\] -fixed no 359 34
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[5\] -fixed no 371 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_0_a2\[1\] -fixed no 290 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.INTR_reg_67_0_0_m2_1_1\[3\] -fixed no 353 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[3\] -fixed no 271 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNO\[7\] -fixed no 295 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[2\] -fixed no 365 73
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6_0\[1\] -fixed no 358 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[13\] -fixed no 316 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_0_RNILTJC1 -fixed no 341 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[12\] -fixed no 313 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[2\] -fixed no 301 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_i_a2_0_1\[2\] -fixed no 289 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[37\] -fixed no 346 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[2\] -fixed no 324 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[7\] -fixed no 351 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_1 -fixed no 354 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\] -fixed no 274 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_4_a2_3 -fixed no 362 48
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6_0\[0\] -fixed no 382 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[3\] -fixed no 339 49
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNI9B7U\[0\] -fixed no 359 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_0\[3\] -fixed no 298 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[4\] -fixed no 317 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0_a2 -fixed no 344 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[13\] -fixed no 345 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO\[3\] -fixed no 345 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNI7VCM\[0\] -fixed no 337 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2_a2_0_a2 -fixed no 388 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNISKES\[0\] -fixed no 349 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[3\] -fixed no 294 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[36\] -fixed no 361 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[5\] -fixed no 256 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[1\] -fixed no 352 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[8\] -fixed no 291 52
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[6\] -fixed no 357 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.PWM_int_7_f0_i_i_a2\[1\] -fixed no 307 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[0\] -fixed no 347 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.INTR_reg_91_0_0_a2_1_0\[5\] -fixed no 336 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_55_0_0_m2\[2\] -fixed no 366 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[22\] -fixed no 327 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.edge_both_79_iv_i\[6\] -fixed no 359 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[7\] -fixed no 328 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[34\] -fixed no 365 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.un285_fixed_config_0_a2_0_a2 -fixed no 331 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO\[7\] -fixed no 355 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[3\] -fixed no 358 46
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[5\] -fixed no 371 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_a2\[1\] -fixed no 267 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[39\] -fixed no 354 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa_0_a2 -fixed no 369 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.edge_both_55_iv_i\[4\] -fixed no 340 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_i -fixed no 254 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[7\] -fixed no 362 45
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[45\] -fixed no 336 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIRBKI2\[0\] -fixed no 351 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO\[5\] -fixed no 329 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIDT812\[0\] -fixed no 336 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[7\] -fixed no 318 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[5\] -fixed no 317 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_1\[3\] -fixed no 265 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2_0_a2 -fixed no 283 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[0\] -fixed no 297 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write.un1_csn_0_a2_i -fixed no 313 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[2\] -fixed no 303 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_4_i_0_0 -fixed no 348 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa_0_a2_0_2 -fixed no 273 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[9\] -fixed no 304 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIP4G51\[6\] -fixed no 369 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_i_o2\[1\] -fixed no 255 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_9\[1\] -fixed no 355 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.un323_fixed_config_0_x2_0_x2 -fixed no 333 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_o2\[1\] -fixed no 268 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_634_i -fixed no 332 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[3\] -fixed no 379 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_o2\[3\] -fixed no 295 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_RNIGP6F -fixed no 340 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[43\] -fixed no 351 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO\[6\] -fixed no 326 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[0\] -fixed no 313 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[2\] -fixed no 369 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[3\] -fixed no 380 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[5\] -fixed no 371 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[8\] -fixed no 300 31
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\] -fixed no 355 45
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa -fixed no 304 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[47\] -fixed no 352 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109 -fixed no 279 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_RNI2UHV1\[3\] -fixed no 266 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[1\] -fixed no 376 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_16\[0\] -fixed no 377 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[6\] -fixed no 330 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO\[3\] -fixed no 346 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_0_a2_2\[3\] -fixed no 276 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer\[0\] -fixed no 302 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter\[0\] -fixed no 285 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[3\] -fixed no 314 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator.fifo_write_xhdl6_7_iv_0_a2_0_2 -fixed no 277 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_rega4_0 -fixed no 337 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_12\[1\] -fixed no 364 39
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_9_1\[7\] -fixed no 362 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[10\] -fixed no 347 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_1_RNIT3N52 -fixed no 351 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[0\] -fixed no 355 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[5\] -fixed no 297 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[1\] -fixed no 309 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[1\] -fixed no 273 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[1\] -fixed no 307 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.SUM_i_o2\[1\] -fixed no 306 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_7_i_0_0 -fixed no 325 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_3_i_0_0 -fixed no 354 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[27\] -fixed no 346 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIS9J22\[0\] -fixed no 353 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0 -fixed no 276 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_4_o2 -fixed no 367 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a3_0_a2_0 -fixed no 365 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.N_817_i -fixed no 300 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\] -fixed no 275 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\] -fixed no 271 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0\[6\] -fixed no 327 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[7\] -fixed no 367 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[5\] -fixed no 368 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_1 -fixed no 352 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[18\] -fixed no 330 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[0\] -fixed no 303 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[35\] -fixed no 358 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa_0_a2 -fixed no 278 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6 -fixed no 282 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[3\] -fixed no 265 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIUHOT1\[0\] -fixed no 383 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1 -fixed no 328 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[9\] -fixed no 342 37
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA -fixed no 220 54
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.edge_both_7_iv_i\[0\] -fixed no 357 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.edge_pos_43_iv_i\[3\] -fixed no 358 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12_i_o2\[7\] -fixed no 295 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[1\] -fixed no 312 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[7\] -fixed no 332 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5\[1\] -fixed no 336 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.REG_GPOUT.GPIO_OUT_i_11\[5\] -fixed no 342 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\] -fixed no 271 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[1\] -fixed no 309 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity_RNO -fixed no 268 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[1\] -fixed no 307 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm.un47_baud_clock_NE_1 -fixed no 269 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[7\] -fixed no 365 45
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_3 -fixed no 340 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_2_RNI0IR21 -fixed no 348 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_110 -fixed no 280 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[7\] -fixed no 353 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_0\[4\] -fixed no 351 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state\[0\] -fixed no 282 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_632_i -fixed no 338 48
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_12_0\[3\] -fixed no 359 45
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[7\] -fixed no 312 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[15\] -fixed no 348 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_a2_3\[7\] -fixed no 330 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[5\] -fixed no 328 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[11\] -fixed no 330 37
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_3 -fixed no 376 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4\[1\] -fixed no 358 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a2_0 -fixed no 264 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[1\] -fixed no 373 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[2\] -fixed no 368 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO\[6\] -fixed no 359 72
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_3_2 -fixed no 382 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNI2D4N\[4\] -fixed no 271 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_e -fixed no 355 48
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3_0\[5\] -fixed no 336 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_7_i_0_0 -fixed no 352 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_1097_i_i -fixed no 254 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7\[1\] -fixed no 345 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_xhdl2_3_iv_0_a2 -fixed no 265 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[2\] -fixed no 322 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[2\] -fixed no 319 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer\[3\] -fixed no 325 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write.un1_csn_0_a2 -fixed no 315 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[14\] -fixed no 348 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa_0_a2_4_a2_0 -fixed no 393 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[14\] -fixed no 342 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[10\] -fixed no 338 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[5\] -fixed no 337 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_4_a2_2 -fixed no 362 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0 -fixed no 278 60
set_location SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 343 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7\[5\] -fixed no 356 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_5_0 -fixed no 381 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[7\] -fixed no 350 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNI89RM8\[0\] -fixed no 355 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[13\] -fixed no 321 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.un81_fixed_config_0_a2_0_a2 -fixed no 376 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_i_a2\[2\] -fixed no 292 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i_0_0 -fixed no 361 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIOOQM8\[0\] -fixed no 350 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[1\] -fixed no 364 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2\[6\] -fixed no 291 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.INTR_reg_115_0_0_RNO_0\[7\] -fixed no 350 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2\[6\] -fixed no 290 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.un74_baud_clock_i_o2 -fixed no 288 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_10 -fixed no 373 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[1\] -fixed no 321 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[38\] -fixed no 341 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[0\] -fixed no 264 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIN7902\[0\] -fixed no 348 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq.un13_psel_0_a2_0_a2 -fixed no 333 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a3_0_a2_RNIQ5AE_4 -fixed no 353 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.INTR_reg_103_0_0_m2_1_1\[6\] -fixed no 350 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[4\] -fixed no 350 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.INTR_reg_91_0_0_RNO_0\[5\] -fixed no 335 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.REG_GPOUT.GPIO_OUT_i_9\[4\] -fixed no 343 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_55_0_0_RNO_0\[2\] -fixed no 356 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[2\] -fixed no 298 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIQ7J22\[0\] -fixed no 336 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[10\] -fixed no 323 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97 -fixed no 297 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[3\] -fixed no 339 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[1\] -fixed no 256 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.INTR_reg_79_0_0\[4\] -fixed no 345 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2\[2\] -fixed no 273 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.INTR_reg_91_0_0_m2_1_1\[5\] -fixed no 326 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[36\] -fixed no 364 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_55_0_0_m2_0\[2\] -fixed no 365 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.N_549_i -fixed no 299 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.INTR_reg_115_0_0_RNO\[7\] -fixed no 358 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_55_0_0\[2\] -fixed no 350 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[9\] -fixed no 322 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[2\] -fixed no 313 58
set_location SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 264 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer\[0\] -fixed no 305 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM_0_o2\[1\] -fixed no 253 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.edge_pos_91_iv_i\[7\] -fixed no 348 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_2 -fixed no 349 45
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_2 -fixed no 387 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_0 -fixed no 271 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[0\] -fixed no 310 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a3_0_a2_RNIQ5AE_1 -fixed no 337 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_0\[2\] -fixed no 288 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0 -fixed no 344 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.edge_pos_67_iv_i\[5\] -fixed no 328 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_RNO\[0\] -fixed no 390 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[5\] -fixed no 267 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a3_0_a2_RNIQ5AE_6 -fixed no 357 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_8_N_4L5_0 -fixed no 364 42
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_1_1\[6\] -fixed no 318 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_11_0\[0\] -fixed no 379 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_i_m2\[2\] -fixed no 291 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82 -fixed no 264 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[35\] -fixed no 348 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[40\] -fixed no 377 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO\[7\] -fixed no 359 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_1063_i_i -fixed no 255 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[3\] -fixed no 316 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[7\] -fixed no 254 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_bit_cnt_4_i_o2\[0\] -fixed no 275 48
set_location SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 396 92
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer\[1\] -fixed no 256 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[7\] -fixed no 367 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[2\] -fixed no 314 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[3\] -fixed no 294 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[15\] -fixed no 355 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i -fixed no 287 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc.un79_baud_clock_0_a2 -fixed no 272 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[21\] -fixed no 343 46
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[7\] -fixed no 362 73
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4\[2\] -fixed no 348 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[5\] -fixed no 354 46
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNISDLI2\[0\] -fixed no 348 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[20\] -fixed no 356 37
set_location SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 340 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_RNIA32U -fixed no 286 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[33\] -fixed no 360 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[4\] -fixed no 337 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_i_a3_0_0 -fixed no 342 45
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[6\] -fixed no 257 67
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[1\] -fixed no 371 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_8_N_2L1 -fixed no 368 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state\[1\] -fixed no 278 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_0 -fixed no 386 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_2 -fixed no 391 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.REG_GPOUT.GPIO_OUT_i_15\[7\] -fixed no 346 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO\[3\] -fixed no 346 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9_0\[3\] -fixed no 352 45
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[3\] -fixed no 366 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[3\] -fixed no 349 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i_a2_i -fixed no 277 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7\[7\] -fixed no 359 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_0_a2_1\[2\] -fixed no 363 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNI93HE4\[7\] -fixed no 367 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[1\] -fixed no 338 46
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[3\] -fixed no 349 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[10\] -fixed no 343 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_3_RNIE7NS -fixed no 343 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[4\] -fixed no 340 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[7\] -fixed no 256 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_0_a2_2 -fixed no 395 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[3\] -fixed no 367 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.parity_err_xhdl2_9_iv_0_x2 -fixed no 286 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[29\] -fixed no 335 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[14\] -fixed no 345 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[6\] -fixed no 253 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int -fixed no 281 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int -fixed no 287 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[0\] -fixed no 318 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[7\] -fixed no 289 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[0\] -fixed no 353 82
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_8 -fixed no 349 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[5\] -fixed no 325 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[2\] -fixed no 308 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_0_o2_0\[3\] -fixed no 296 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_12_0\[4\] -fixed no 351 45
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[1\] -fixed no 321 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[12\] -fixed no 304 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[0\] -fixed no 290 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_2\[1\] -fixed no 309 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[2\] -fixed no 350 73
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_0 -fixed no 372 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_5 -fixed no 382 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_12_N_4L5 -fixed no 375 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_a2_4\[1\] -fixed no 292 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[20\] -fixed no 333 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[11\] -fixed no 339 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5\[0\] -fixed no 338 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[3\] -fixed no 331 28
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_5\[7\] -fixed no 350 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[2\] -fixed no 298 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[1\] -fixed no 293 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[5\] -fixed no 325 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4\[0\] -fixed no 353 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.N_1073_i_i -fixed no 327 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[3\] -fixed no 316 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[12\] -fixed no 325 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1.SUM\[3\] -fixed no 267 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer\[2\] -fixed no 324 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_1_1 -fixed no 380 39
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_4_1_1\[5\] -fixed no 320 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[4\] -fixed no 342 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO\[3\] -fixed no 341 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[7\] -fixed no 363 45
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_8_N_2L1_0 -fixed no 360 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer\[2\] -fixed no 270 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[4\] -fixed no 311 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[4\] -fixed no 331 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_2\[2\] -fixed no 308 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_6_0\[2\] -fixed no 348 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNIB6MV\[0\] -fixed no 361 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_xhdl2_3_iv_i -fixed no 264 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[1\] -fixed no 357 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6\[4\] -fixed no 353 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[13\] -fixed no 341 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[3\] -fixed no 254 52
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_12_0\[5\] -fixed no 366 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity -fixed no 268 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[7\] -fixed no 346 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[6\] -fixed no 308 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_0\[0\] -fixed no 285 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.parity_err_xhdl2_9_iv_0_a2 -fixed no 283 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sm.un5_xmit_pulse_i_a3_i -fixed no 252 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[2\] -fixed no 316 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[7\] -fixed no 355 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[16\] -fixed no 340 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[6\] -fixed no 354 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter\[3\] -fixed no 271 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[14\] -fixed no 342 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[4\] -fixed no 347 46
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.SUM_0_o2_0\[0\] -fixed no 294 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\] -fixed no 266 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[6\] -fixed no 334 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[2\] -fixed no 294 31
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2\[4\] -fixed no 356 45
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold -fixed no 262 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[31\] -fixed no 338 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[2\] -fixed no 365 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse_0_o2 -fixed no 252 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[0\] -fixed no 360 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3\[4\] -fixed no 348 45
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[6\] -fixed no 298 31
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_0_0 -fixed no 374 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9_0\[1\] -fixed no 367 42
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_8_N_3L3_0 -fixed no 368 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_o2 -fixed no 268 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[1\] -fixed no 312 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.un74_baud_clock_i_o2_i -fixed no 290 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[8\] -fixed no 336 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.un61_fixed_config_0_a2_0_a2 -fixed no 377 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[7\] -fixed no 322 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_1 -fixed no 375 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer\[1\] -fixed no 303 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.N_121_i -fixed no 302 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIUBJ22\[0\] -fixed no 352 33
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_6_a1_RNICFFE3 -fixed no 372 42
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/g0_3 -fixed no 366 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[0\] -fixed no 339 46
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[48\] -fixed no 349 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_7_i_0_0 -fixed no 349 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq.un5_psel_0_a2_0_a2_0 -fixed no 314 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIQOOM8\[0\] -fixed no 328 39
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNI7N812\[0\] -fixed no 326 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\] -fixed no 267 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[2\] -fixed no 255 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[1\] -fixed no 355 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117 -fixed no 270 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_rega2 -fixed no 354 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw\[0\] -fixed no 394 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.un361_fixed_config_0_a2_0_a2 -fixed no 349 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_0_tz -fixed no 316 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIFCDQ8\[0\] -fixed no 353 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[6\] -fixed no 291 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1_1\[4\] -fixed no 361 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[43\] -fixed no 358 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[4\] -fixed no 338 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[42\] -fixed no 356 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIIDIP\[0\] -fixed no 351 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[6\] -fixed no 348 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_1_1_RNIBTFD1 -fixed no 372 39
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIP9902\[0\] -fixed no 355 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\] -fixed no 292 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[28\] -fixed no 329 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[7\] -fixed no 363 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa_0_0 -fixed no 281 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2 -fixed no 348 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_a2\[0\] -fixed no 296 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM_0_x2\[0\] -fixed no 259 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6\[1\] -fixed no 359 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2_0_a2 -fixed no 379 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[0\] -fixed no 363 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_43_0_0_m2\[1\] -fixed no 373 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO\[5\] -fixed no 356 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_9_0\[4\] -fixed no 356 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[1\] -fixed no 314 52
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[1\] -fixed no 353 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_43_0_0_a2_1_2_0\[1\] -fixed no 382 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[6\] -fixed no 255 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[7\] -fixed no 323 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1.CO2_0_o2_0 -fixed no 254 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[8\] -fixed no 333 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_2 -fixed no 380 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[7\] -fixed no 335 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0_a2_1 -fixed no 323 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO -fixed no 281 48
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3\[7\] -fixed no 355 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\] -fixed no 368 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[23\] -fixed no 359 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[1\] -fixed no 383 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_i_m2\[2\] -fixed no 265 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[1\] -fixed no 268 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[22\] -fixed no 326 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIR4DF2\[0\] -fixed no 342 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_15\[2\] -fixed no 370 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[44\] -fixed no 339 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.SUM_0_o2\[0\] -fixed no 277 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples\[0\] -fixed no 270 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.un417_fixed_config_0_a2_0_a2 -fixed no 336 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit.un30_baud_clock_0_a4_0_a2 -fixed no 269 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0\[2\] -fixed no 266 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO\[7\] -fixed no 347 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G2.1.prescale_reg7 -fixed no 296 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[7\] -fixed no 364 45
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4\[6\] -fixed no 347 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[0\] -fixed no 252 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.edge_neg_55_iv_i\[4\] -fixed no 337 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[13\] -fixed no 342 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[10\] -fixed no 302 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[27\] -fixed no 337 46
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.edge_both_31_iv_i\[2\] -fixed no 368 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock -fixed no 258 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_o2 -fixed no 293 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2\[7\] -fixed no 289 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.INTR_reg_103_0_0_RNO\[6\] -fixed no 355 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_9\[7\] -fixed no 360 42
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[5\] -fixed no 349 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_1\[2\] -fixed no 366 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer\[0\] -fixed no 258 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[0\] -fixed no 317 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0_a2 -fixed no 287 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[26\] -fixed no 347 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_1_i_m2\[0\] -fixed no 375 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIJEO82\[0\] -fixed no 328 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_RNIG751 -fixed no 280 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_8_N_3L3 -fixed no 370 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[4\] -fixed no 293 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0\[2\] -fixed no 314 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[7\] -fixed no 299 31
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_8_tz\[1\] -fixed no 319 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_15_0\[2\] -fixed no 392 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2\[3\] -fixed no 305 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer\[3\] -fixed no 267 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[4\] -fixed no 318 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNI1IKI2\[0\] -fixed no 332 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[3\] -fixed no 337 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNO -fixed no 342 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4\[3\] -fixed no 346 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[29\] -fixed no 337 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_11_2 -fixed no 346 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[1\] -fixed no 368 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[0\] -fixed no 317 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[5\] -fixed no 324 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_5_i_0_0 -fixed no 358 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIUD802\[0\] -fixed no 331 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96 -fixed no 290 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa_0_a2_0_0 -fixed no 271 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0 -fixed no 272 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_7\[4\] -fixed no 354 45
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_12_N_3L3 -fixed no 363 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3 -fixed no 284 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_a2_3 -fixed no 285 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[7\] -fixed no 366 81
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_6_RNI238K -fixed no 350 45
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.INTR_reg_31_0_m2\[0\] -fixed no 370 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[4\] -fixed no 314 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter\[0\] -fixed no 253 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un26_psel_0_a2_0_a2_1 -fixed no 366 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[15\] -fixed no 339 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[10\] -fixed no 338 28
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3_0\[3\] -fixed no 361 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4_0_a2 -fixed no 276 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[11\] -fixed no 337 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_6_1\[2\] -fixed no 350 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[9\] -fixed no 337 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[1\] -fixed no 361 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[3\] -fixed no 359 46
set_location SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state -fixed no 259 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNI21PM8\[0\] -fixed no 329 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[6\] -fixed no 349 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17\[0\] -fixed no 371 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_10_N_3L3 -fixed no 359 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.un249_fixed_config_0_a2 -fixed no 324 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_1_RNITHR21 -fixed no 349 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[12\] -fixed no 310 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[3\] -fixed no 306 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0 -fixed no 261 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter\[1\] -fixed no 295 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO\[5\] -fixed no 353 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0_0 -fixed no 280 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.un137_fixed_config_0_a2 -fixed no 360 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_6_i_0_0 -fixed no 379 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_2\[3\] -fixed no 306 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[1\] -fixed no 323 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg_0_sqmuxa_0_a2 -fixed no 354 42
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\] -fixed no 367 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[42\] -fixed no 345 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[7\] -fixed no 371 45
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[6\] -fixed no 351 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[0\] -fixed no 310 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_4 -fixed no 349 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.edge_neg_67_iv_i\[5\] -fixed no 327 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM_i_m2_1_1\[2\] -fixed no 297 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[13\] -fixed no 344 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un26_psel_0_a2_0_a2 -fixed no 367 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[6\] -fixed no 356 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNI9P812\[0\] -fixed no 335 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17_RNIFURV\[0\] -fixed no 343 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1\[1\] -fixed no 370 48
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_10_N_3L3_0 -fixed no 352 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[2\] -fixed no 330 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.un211_fixed_config_0_x2_0_x2 -fixed no 356 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1.SUM\[3\] -fixed no 272 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7\[6\] -fixed no 347 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_RNO\[0\] -fixed no 282 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[4\] -fixed no 317 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa -fixed no 262 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0 -fixed no 276 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\] -fixed no 294 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0\[4\] -fixed no 331 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1.N_1062_i_i -fixed no 270 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_i_a3 -fixed no 358 45
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_rega4 -fixed no 356 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_17\[7\] -fixed no 359 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[14\] -fixed no 389 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[2\] -fixed no 313 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[5\] -fixed no 335 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2 -fixed no 377 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_5_RNIMM1U1 -fixed no 340 51
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 218 102
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0 -fixed no 336 68
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0 -fixed no 264 68
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0 -fixed no 300 68
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST -fixed no 300 104
set_location SF2_MSS_sys_sb_0/SYSRESET_POR -fixed no 396 8
set_location SF2_MSS_sys_sb_0/CCC_0/CCC_INST -fixed no 390 92
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNI906A -fixed no 312 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/sync_pulse_1_cry_0 -fixed no 327 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.2.PWM_output_generation.un52_pwm_enable_reg_1_I_1 -fixed no 288 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_1_I_1 -fixed no 300 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_1 -fixed no 300 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_1_I_1 -fixed no 288 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/un1_period_cnt_int_cry_0 -fixed no 279 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G2.1.un1_period_cnt_cry_0 -fixed no 279 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_1 -fixed no 312 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un107_pwm_enable_reg_0_I_1 -fixed no 300 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_1_I_1 -fixed no 312 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un87_pwm_enable_reg_1_I_1 -fixed no 324 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s_73 -fixed no 327 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/un17_prescale_cnt_0_I_1 -fixed no 348 30
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_4_0_wmux -fixed no 264 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_cry_cy\[0\] -fixed no 291 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un90_pwm_enable_reg_1_I_1 -fixed no 312 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1_CC_0 -fixed no 288 41
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux_CC_0 -fixed no 264 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry_cy\[0\]_CC_1 -fixed no 300 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1_CC_0 -fixed no 300 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0_CC_1 -fixed no 288 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0_CC_1 -fixed no 288 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_73_CC_1 -fixed no 336 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0_CC_0 -fixed no 279 38
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A_CC_1 -fixed no 324 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1_CC_0 -fixed no 312 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1_CC_0 -fixed no 312 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1_CC_0 -fixed no 288 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1_CC_0 -fixed no 324 35
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A_CC_0 -fixed no 312 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry_cy\[0\]_CC_0 -fixed no 291 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1_CC_0 -fixed no 348 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1_CC_0 -fixed no 312 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1_CC_0 -fixed no 300 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1_CC_0 -fixed no 300 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0_CC_0 -fixed no 327 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0_CC_0 -fixed no 279 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0_CC_1 -fixed no 336 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_73_CC_0 -fixed no 327 29
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 219 81
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 219 72
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 219 42
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 219 39
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 219 36
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 219 33
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 219 30
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 219 27
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 219 69
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 218 66
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 219 63
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 219 60
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 219 57
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 219 51
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 219 48
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 219 45
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB0 -fixed no 218 72
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB1 -fixed no 218 69
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB10 -fixed no 218 36
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB11 -fixed no 218 33
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB12 -fixed no 218 30
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB13 -fixed no 218 27
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB2 -fixed no 218 63
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB3 -fixed no 218 60
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB4 -fixed no 218 57
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB5 -fixed no 218 51
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB6 -fixed no 218 48
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB7 -fixed no 218 45
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB8 -fixed no 218 42
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB9 -fixed no 218 39
