{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683647539374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683647539378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 23:52:19 2023 " "Processing started: Tue May 09 23:52:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683647539378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683647539378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683647539378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683647539699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683647539699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-dataflow " "Found design unit 1: Adder-dataflow" {  } { { "Adder.vhd" "" { Text "D:/VHDL/ADDER/Adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544404 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "D:/VHDL/ADDER/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683647544404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA1-plus " "Found design unit 1: FA1-plus" {  } { { "FA1.vhd" "" { Text "D:/VHDL/ADDER/FA1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544405 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA1 " "Found entity 1: FA1" {  } { { "FA1.vhd" "" { Text "D:/VHDL/ADDER/FA1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683647544405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fa2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA2-plus " "Found design unit 1: FA2-plus" {  } { { "FA2.vhd" "" { Text "D:/VHDL/ADDER/FA2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544406 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Advanced-ad " "Found design unit 2: Advanced-ad" {  } { { "FA2.vhd" "" { Text "D:/VHDL/ADDER/FA2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544406 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA2 " "Found entity 1: FA2" {  } { { "FA2.vhd" "" { Text "D:/VHDL/ADDER/FA2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544406 ""} { "Info" "ISGN_ENTITY_NAME" "2 Advanced " "Found entity 2: Advanced" {  } { { "FA2.vhd" "" { Text "D:/VHDL/ADDER/FA2.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683647544406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA3-plus " "Found design unit 1: FA3-plus" {  } { { "FA3.vhd" "" { Text "D:/VHDL/ADDER/FA3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544407 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA3 " "Found entity 1: FA3" {  } { { "FA3.vhd" "" { Text "D:/VHDL/ADDER/FA3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683647544407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder1-plus " "Found design unit 1: HalfAdder1-plus" {  } { { "HalfAdder1.vhd" "" { Text "D:/VHDL/ADDER/HalfAdder1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544407 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder1 " "Found entity 1: HalfAdder1" {  } { { "HalfAdder1.vhd" "" { Text "D:/VHDL/ADDER/HalfAdder1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683647544407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder1-plus " "Found design unit 1: FullAdder1-plus" {  } { { "FullAdder1.vhd" "" { Text "D:/VHDL/ADDER/FullAdder1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544408 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder1 " "Found entity 1: FullAdder1" {  } { { "FullAdder1.vhd" "" { Text "D:/VHDL/ADDER/FullAdder1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683647544408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683647544408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder " "Elaborating entity \"Adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683647544425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA1 FA1:fAdder1 " "Elaborating entity \"FA1\" for hierarchy \"FA1:fAdder1\"" {  } { { "Adder.vhd" "fAdder1" { Text "D:/VHDL/ADDER/Adder.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683647544426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder1 FA1:fAdder1\|FullAdder1:fa0 " "Elaborating entity \"FullAdder1\" for hierarchy \"FA1:fAdder1\|FullAdder1:fa0\"" {  } { { "FA1.vhd" "fa0" { Text "D:/VHDL/ADDER/FA1.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683647544426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder1 FA1:fAdder1\|FullAdder1:fa0\|HalfAdder1:ha1 " "Elaborating entity \"HalfAdder1\" for hierarchy \"FA1:fAdder1\|FullAdder1:fa0\|HalfAdder1:ha1\"" {  } { { "FullAdder1.vhd" "ha1" { Text "D:/VHDL/ADDER/FullAdder1.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683647544426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA2 FA2:fAdder2 " "Elaborating entity \"FA2\" for hierarchy \"FA2:fAdder2\"" {  } { { "Adder.vhd" "fAdder2" { Text "D:/VHDL/ADDER/Adder.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683647544429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Advanced FA2:fAdder2\|Advanced:ad " "Elaborating entity \"Advanced\" for hierarchy \"FA2:fAdder2\|Advanced:ad\"" {  } { { "FA2.vhd" "ad" { Text "D:/VHDL/ADDER/FA2.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683647544430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA3 FA3:fAdder3 " "Elaborating entity \"FA3\" for hierarchy \"FA3:fAdder3\"" {  } { { "Adder.vhd" "fAdder3" { Text "D:/VHDL/ADDER/Adder.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683647544430 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683647544577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683647544642 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683647544642 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683647544642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683647544642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683647544884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 23:52:24 2023 " "Processing ended: Tue May 09 23:52:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683647544884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683647544884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683647544884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683647544884 ""}
