#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sat Jan 23 15:52:11 2021
# Process ID: 6148
# Current directory: C:/Users/lukem/Desktop/FPGA_Pong v2.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14988 C:\Users\lukem\Desktop\FPGA_Pong v2.2\FPGA_Pong.xpr
# Log file: C:/Users/lukem/Desktop/FPGA_Pong v2.2/vivado.log
# Journal file: C:/Users/lukem/Desktop/FPGA_Pong v2.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/lukem/Desktop/FPGA_Pong v2 - TESTING' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.984 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 6
[Sat Jan 23 15:59:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/synth_1/runme.log
[Sat Jan 23 15:59:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jan 23 16:02:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1351.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1962.000 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1962.000 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1962.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2103.809 ; gain = 1072.730
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1.1
  **** Build date : Aug  5 2020 at 23:32:11
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-02:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2118.438 ; gain = 6.098
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276A79569B
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3503.941 ; gain = 1385.504
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3544.074 ; gain = 0.223
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sat Jan 23 16:13:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/synth_1/runme.log
[Sat Jan 23 16:13:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jan 23 16:16:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3555.781 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sat Jan 23 16:20:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/synth_1/runme.log
[Sat Jan 23 16:20:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jan 23 16:23:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3560.418 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sat Jan 23 16:43:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/synth_1/runme.log
[Sat Jan 23 16:43:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jan 23 16:45:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2.2/FPGA_Pong.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276A79569B
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 23 16:47:00 2021...
