#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jul 26 19:51:52 2021
# Process ID: 21488
# Current directory: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7388 C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.xpr
# Log file: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/vivado.log
# Journal file: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL'
INFO: [Project 1-313] Project file moved from 'D:/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_ready_counter_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_ready_counter_0_0/design_1_ready_counter_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ready_counter_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_ready_counter_0_0/design_1_ready_counter_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ready_counter_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_ready_counter_0_0/design_1_ready_counter_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ready_counter_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_ready_counter_0_0/design_1_ready_counter_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ready_counter_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_ready_counter_0_0/design_1_ready_counter_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_r2o_generic_v2_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_r2o_generic_v2_0_0/design_1_r2o_generic_v2_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_r2o_generic_v2_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_r2o_generic_v2_0_0/design_1_r2o_generic_v2_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_r2o_generic_v2_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_r2o_generic_v2_0_0/design_1_r2o_generic_v2_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_r2o_generic_v2_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_r2o_generic_v2_0_0/design_1_r2o_generic_v2_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_r2o_generic_v2_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_r2o_generic_v2_0_0/design_1_r2o_generic_v2_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1122.504 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:latch_n:1.0 - latch_n_0
Adding component instance block -- xilinx.com:module_ref:SPI:1.0 - SPI_0
Adding component instance block -- xilinx.com:module_ref:inv_chain:1.0 - inv_chain_0
Adding component instance block -- xilinx.com:module_ref:pulse_formatter:1.0 - pulse_formatter_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:ready_counter:1.0 - ready_counter_0
Adding component instance block -- xilinx.com:module_ref:r2o_generic_v2:1.0 - r2o_generic_v2_0
Adding component instance block -- xilinx.com:module_ref:ro_injector:1.0 - ro_injector_0
Successfully read diagram <design_1> from block design file <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1122.504 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.inv_type {2} CONFIG.ffs {1} CONFIG.injectors_enable {1}] [get_bd_cells r2o_generic_v2_0]
endgroup
save_bd_design
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_ready_counter_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_ready_counter_0_0_synth_1

reset_run design_1_r2o_generic_v2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_r2o_generic_v2_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2121] Port sysclk associated reset port pio3 does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block r2o_generic_v2_0 .
Exporting to file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [filemgmt 56-190] Failed to uniquely resolve reference. Multiple different modules were found that match the name 'inv_chain'.
ERROR: [Runs 36-346] File 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd' needed for run contains invalid reference(s).
update_module_reference design_1_ro_injector_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_ro_injector_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_ro_injector_0_0 from ro_injector_v1_0 1.0 to ro_injector_v1_0 1.0
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.266 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2121] Port sysclk associated reset port pio3 does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ro_injector_0 .
Exporting to file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [filemgmt 56-190] Failed to uniquely resolve reference. Multiple different modules were found that match the name 'inv_chain'.
ERROR: [Runs 36-346] File 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd' needed for run contains invalid reference(s).
update_module_reference design_1_ro_injector_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_ro_injector_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_ro_injector_0_0 from ro_injector_v1_0 1.0 to ro_injector_v1_0 1.0
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.266 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2121] Port sysclk associated reset port pio3 does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ro_injector_0 .
Exporting to file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [filemgmt 56-190] Failed to uniquely resolve reference. Multiple different modules were found that match the name 'inv_chain'.
ERROR: [Runs 36-346] File 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd' needed for run contains invalid reference(s).
update_module_reference design_1_ro_injector_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_ro_injector_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_ro_injector_0_0 from ro_injector_v1_0 1.0 to ro_injector_v1_0 1.0
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1274.809 ; gain = 17.543
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2121] Port sysclk associated reset port pio3 does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ro_injector_0 .
Exporting to file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [filemgmt 56-190] Failed to uniquely resolve reference. Multiple different modules were found that match the name 'inv_chain'.
ERROR: [Runs 36-346] File 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd' needed for run contains invalid reference(s).
delete_bd_objs [get_bd_nets ro_injector_0_O] [get_bd_cells ro_injector_0]
save_bd_design
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2121] Port sysclk associated reset port pio3 does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/r2o_generic_v2_0/injectors

Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [filemgmt 56-190] Failed to uniquely resolve reference. Multiple different modules were found that match the name 'inv_chain'.
ERROR: [Runs 36-346] File 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd' needed for run contains invalid reference(s).
update_module_reference design_1_pulse_formatter_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_pulse_formatter_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_pulse_formatter_0_0 to use current project options
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.508 ; gain = 0.000
launch_runs synth_1 -jobs 6
WARNING: [filemgmt 20-736] The current top specification, "inv_chain", does not uniquely identify a single design element. Using "inv_chain" (Library: xil_defaultlib, File: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v).
WARNING: [filemgmt 20-736] The current top specification, "inv_chain", does not uniquely identify a single design element. Using "inv_chain" (Library: xil_defaultlib, File: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v).
WARNING: [BD 41-2121] Port sysclk associated reset port pio3 does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/r2o_generic_v2_0/injectors

Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pulse_formatter_0 .
Exporting to file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [filemgmt 56-190] Failed to uniquely resolve reference. Multiple different modules were found that match the name 'inv_chain'.
ERROR: [Runs 36-346] File 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd' needed for run contains invalid reference(s).
update_module_reference design_1_pulse_formatter_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_pulse_formatter_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_pulse_formatter_0_0 from pulse_formatter_v1_0 1.0 to pulse_formatter_v1_0 1.0
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.957 ; gain = 7.449
launch_runs synth_1 -jobs 6
WARNING: [filemgmt 20-736] The current top specification, "inv_chain", does not uniquely identify a single design element. Using "inv_chain" (Library: xil_defaultlib, File: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v).
WARNING: [filemgmt 20-736] The current top specification, "inv_chain", does not uniquely identify a single design element. Using "inv_chain" (Library: xil_defaultlib, File: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v).
WARNING: [BD 41-2121] Port sysclk associated reset port pio3 does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/r2o_generic_v2_0/injectors

Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pulse_formatter_0 .
Exporting to file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [filemgmt 56-190] Failed to uniquely resolve reference. Multiple different modules were found that match the name 'inv_chain'.
ERROR: [Runs 36-346] File 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd' needed for run contains invalid reference(s).
delete_bd_objs [get_bd_nets inv_chain_0_y] [get_bd_cells inv_chain_0]
save_bd_design
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 6
WARNING: [BD 41-2121] Port sysclk associated reset port pio3 does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ready_counter_0/pulses
/r2o_generic_v2_0/injectors

Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Exporting to file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jul 26 20:15:52 2021] Launched design_1_ready_counter_0_0_synth_1, design_1_r2o_generic_v2_0_0_synth_1, design_1_pulse_formatter_0_0_synth_1...
Run output will be captured here:
design_1_ready_counter_0_0_synth_1: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_ready_counter_0_0_synth_1/runme.log
design_1_r2o_generic_v2_0_0_synth_1: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_r2o_generic_v2_0_0_synth_1/runme.log
design_1_pulse_formatter_0_0_synth_1: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_pulse_formatter_0_0_synth_1/runme.log
[Mon Jul 26 20:15:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1322.320 ; gain = 0.000
create_bd_cell -type module -reference INV INV_0
ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'INV'.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "INV" of HDL file "c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'INV'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'INV'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference INV -name INV_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
update_module_reference design_1_pulse_formatter_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_pulse_formatter_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_pulse_formatter_0_0 from pulse_formatter_v1_0 1.0 to pulse_formatter_v1_0 1.0
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_cell -type module -reference INV INV_0
ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'INV'.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "INV" of HDL file "c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'INV'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'INV'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference INV -name INV_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v] -no_script -reset -force -quiet
remove_files  C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v
update_module_reference design_1_pulse_formatter_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_pulse_formatter_0_0 from pulse_formatter_v1_0 1.0 to pulse_formatter_v1_0 1.0
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
add_files -norecurse C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v
WARNING: [filemgmt 56-12] File 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v' cannot be added to the project because it already exists in the project, skipping this file
update_module_reference design_1_pulse_formatter_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_pulse_formatter_0_0 from pulse_formatter_v1_0 1.0 to pulse_formatter_v1_0 1.0
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
add_files -norecurse -scan_for_includes C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v
WARNING: [filemgmt 56-12] File 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/inv_chain.v' cannot be added to the project because it already exists in the project, skipping this file
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 20:20:49 2021...
