{
    "abs": 
    {
        "prefix": "abs",
        "body": 
        [
            "\tabs\t\\$$1, \\$$2"
        ],
        "description": "abs    rdest, rsrc\nrdest = abs(rsrc)"
    },
    "add":
    {
        "prefix": "add",
        "body":
        [
            "\tadd\t\\$$1, \\$$2, \\$$3"
        ],
        "description": "add    rd, rs, rt\nrd = rs + rt"
    },
    "addu":
    {
        "prefix": "addu",
        "body":
        [
            "\taddu\t\\$$1, \\$$2, \\$$3"
        ],
        "description":"addu    rd, rs, rt\nrd = rs + rt"
    },
    "addi":
    {
        "prefix": "addi",
        "body":
        [
            "\taddi\t\\$$1, \\$$2, $3"
        ],
        "description":"addi    rd, rs, imm\nrd = rs + Sign-Extended-Immeditate"
    },
    "addiu":
    {
        "prefix": "addiu",
        "body":
        [
            "\taddiu\t\\$$1, \\$$2, $3"
        ],
        "description":"addiu    rd, rs, imm\nrd = rs + Sign-Extended-Immeditate"
    },
    "and":
    {
        "prefix": "and",
        "body":
        [
            "\tand\t\\$$1, \\$$2, \\$$3"
        ],
        "description":"and    rd, rs, rt\nrd = rs & rt"
    },
    "andi":
    {
        "prefix": "andi",
        "body": 
        [
            "\tandi\t\\$$1, \\$$2, $3"
        ],
        "description":"andi    rd, rs, rt\nrd = rs & Zero-Extended-Immeditate"
    },
    "clo":
    {
        "prefix": "clo",
        "body":
        [
            "\tclo\t\\$$1, \\$$2"
        ],
        "description": "clo\trd, rs\nCount the number of leading ones in the word in the register rs and put the result into register rd"
    },
    "clz":
    {
        "prefix": "clz",
        "body":
        [
            "\tclz\t\\$$1, \\$$2"
        ],
        "description": "clz\trd, rs\nCount the number of leading zeros in the word in the register rs and put the result into register rd"
    },
    "div":
    {
        "prefix": "div",
        "body": 
        [
            "\tdiv\t\\$$1, \\$$2"
        ],
        "description": "div\trs, rt\nDivide register rs by register rt,Leave the quotient in register lo and the remainder in register hi"
            
    },
    "div-pseudo":
    {
        "prefix": "div",
        "body": 
        [
            "\tdiv\t\\$$1, \\$$2, \\$$3"
        ],
        "description": "div\trdest, rsrc1, src2\nPut the quotient of the register rsrc1 and src2 into register rdest"
    },
    "divu":
    {
        "prefix": "divu",
        "body": 
        [
            "\tdivu\t\\$$1, \\$$2"
        ],
        "description": "divu\trs, rt\nDivide register rs by register rt,Leave the quotient in register lo and the remainder in register hi"
    },
    "divu-pseudo":
    {
        "prefix": "divu",
        "body": 
        [
            "\tdivu\t\\$$1, \\$$2, \\$$3"
        ],
        "description": "divu\trdest, rsrc1, src2\nPut the quotient of the register rsrc1 and src2 into register rdest"
    },
    "mult":
    {
        "prefix": "mult",
        "body": 
        [
            "\tmult\t\\$$1, \\$$2"
        ],
        "description": "mult\trs, rt\nMultiply rgeister rs and rt,Leave the low-order word of the product in register lo and the high-order word in register hi"
    },
    "multu":
    {
        "prefix": "multu",
        "body": 
        [
            "\tmultu\t\\$$1, \\$$2"
        ],
        "description": "multu\trs, rt\nMultiply rgeister rs and rt,Leave the low-order word of the product in register lo and the high-order word in register hi"
    },
    "mul":
    {
        "prefix": "mul",
        "body":
        [
            "\tmul\t\\$$1, \\$$2, \\$$3"
        ],
        "description": "mul\trd, rs, rt\nPut the low-order 32 bits of the product of rs ans rt into register rd"
    },
    "mulo":
    {
        "prefix": "mulo",
        "body":
        [
            "\tmulo\t\\$$1, \\$$2, \\$$3"
        ],
        "description": "mulo\trdest,rsrc1,src1\nPut the low-order 32 bits of the product of rsrc1 ans src2 into register rdest"
    },
    "mulou":
    {
        "prefix": "mulou",
        "body":
        [
            "\tmulou\t\\$$1, \\$$2, \\$$3"
        ],
        "description": "mulou\trdest, rsrc1, src2\nPut the low-order 32 bits of the product of rsrc1 ans src2 into register rdest"
    },
    "madd":
    {
        "prefix": "madd",
        "body":
        [
            "\tmadd\t\\$$1, \\$$2"
        ],
        "description": "madd\trs, rt\nMultiply register rs and rt and add the resulting 64-bit product to the 64-bit value in the concatenated registers lo and hi"
    },
    "maddu":
    {
        "prefix": "maddu",
        "body":
        [
            "\tmaddu\t\\$$1, \\$$2"
        ],
        "description": "madd\trs, rt\nMultiply register rs and rt and add the resulting 64-bit product to the 64-bit value in the concatenated registers lo and hi"
    },
    "msub":
    {
        "prefix": "msub",
        "body": 
        [
            "\tmsub\t\\$$1, \\$$2"
        ],
        "description": "msub\trs, rt\nMultiply register rs and rt and subtract the resulting 64-bit product to the 64-bit value in the concatenated registers lo and hi"
    },
    "neg": 
    {
        "prefix": "neg",
        "body":
        [
            "\tneg\t\\$$1, \\$$2"
        ],
        "description": "neg\trdest, rsrc\nPut the negative of rsrc into register rdest"
    },
    "negu":
    {
        "prefix": "negu",
        "body":
        [
            "\tnegu\t\\$$1, \\$$2"
        ],
        "description": "negu\trdest, rsrc\nPut the negative of rsrc into register rdest"
    },
    "nor":
    {
        "prefix": "nor",
        "body": 
        [
            "\tnor\t\\$$1, \\$$2, \\$$3"
        ],
        "description": "nor\trd, rs, rt\nPut the logical NOR of registers rs and rt into register rd"
    },
    "not":
    {
        "prefix": "not",
        "body":
        [
            "\tnot\t\\$$1, \\$$2"
        ],
        "description": "not\trdest, rsrc\nPut the bitwise logical negation of register rsrc into register rdest"
    },
    "or":
    {
        "prefix": "or",
        "body":
        [
            "\tor\t\\$$1, \\$$2, \\$$3"
        ],
        "description": "or\trd, rs, rt\nPut the logical OR of register rs and rt into register rd"
    },
    "ori":
    {
        "prefix": "ori",
        "body":
        [
            "\tori\t\\$$1, \\$$2, \\$$3"
        ],
        "description": "ori\trt, rs, imm\nPut the logical OR of register rs and the zero-extended immediate into register rt"
    },
    "rem":
    {
        "prefix": "rem",
        "body":
        [
            "\trem\t\\$$1,\\$$2,\\$3"
        ],
        "descripition": "rem\trdest, rsrc1, rsrc2\nPut the reminder of register rsrc1 divided by register rsrc2 into register rdest"
    },
    "remu":
    {
        "prefix": "remu",
        "body":
        [
            "\tremu\t\\$$1,\\$$2,\\$3"
        ],
        "descripition": "remu\trdest, rsrc1, rsrc2\nPut the reminder of register rsrc1 divided by register rsrc2 into register rdest"
    },
    "sll":
    {
        "prefix": "sll",
        "body":
        [
            "\tsll\t\\$$1, \\$$2, $3"
        ],
        "descripition": "sll\trd, rt, shamt\nShift register rt left by the distance indicate by immediate shamt and put the result in register rd"
    },
    "sllv":
    {
        "prefix": "sllv",
        "body": 
        [
            "\tsllv\t\\$$1, \\$$2, \\$$3"
        ],
        "descriptiion": "sllv\trd, rt, rs\nShift register rt left by the distance indicate by register rs and put the result in register rd"
    },
    "comment: some arithmetic and logical instruction have not snippet":
    {

    },
    "lui":
    {
        "prefix": "lui",
        "body":
        [
            "\tlui\t\\$$1, $2"
        ],
        "descripition":"lui\trt,imm\nLoad the lower halfword of the immediate imm into the upper halfword of register rt"
    },
    "li":
    {
        "prefix": "li",
        "body":
        [
            "\tli\t\\$$1, $2"
        ],
        "descripition":"li\trdest, imm\nMove the immediate into register rdest"
    },
    "slt":
    {
        "prefix": "slt",
        "body": 
        [
            "\tslt\t\\$$1, \\$$2, \\$$3"
        ],
        "descripition":"slt\trd, rs, rt\nSet register rd to 1 if regsiter rs is less than rt, and to 0 otherwise"
    },
    "sltu":
    {
        "prefix": "sltu",
        "body":
        [
            "\tsltu\t\\$$1, \\$$2, \\$$3"
        ],
        "descripition": "sltu\trd, rs, rt\nSet register rd to 1 if register rs is less than rt"
    },
    "slti":
    {
        "prefix": "slti",
        "body":
        [
            "\tslti\t\\$$1, \\$$2, $3"
        ],
        "descripition": "slti\trt, rs, imm\nSet register rt to 1 if register rs is less than the sign-extended immediate,and to 0 otherwise"
    },
    "sltiu":
    {
        "prefix": "sltiu",
        "body":
        [
            "\tsltiu\t\\$$1, \\$$2, $3"
        ],
        "descripition": "sltiu\trt, rs, imm\nSet register rt to 1 if register rs is less than the sign-extended immediate,and to 0 otherwise"
    },
    "seq":
    {
        "prefix": "seq",
        "body" :
        [
            "\tseq\t\\$$1, \\$$2, \\$$3"
        ],
        "descripition": "seq\trdest, rsrc1, rsrc2\nSet register rdest to 1 if register rsrc1 equals rsrc2,and to 0 otherwise"
    },           
    "sge":
    {
        "prefix": "sge",
        "body":
        [
            "\tsge\t\\$$1, \\$$2, \\$$3"
        ],
        "descripition": "sge\trdest, rsrc1, resrc2\nSet register rdest to 1 if regsiter rsrc1 is greater than or equal to rsrc2, and to 0 otherwise"
    },
    "sgeu":
    {
        "prefix": "sgeu",
        "body":
        [
            "\tsgeu\t\\$$1, \\$$2, \\$$3"
        ],
        "descripition": "sgeu\trdest, rsrc1, resrc2\nSet register rdest to 1 if regsiter rsrc1 is greater than or equal to rsrc2, and to 0 otherwise"
    },
    "sgt":
    {
        "prefix": "sgt",
        "body":
        [
            "\tsgt\t\\$$1, \\$$2, \\$$3"
        ],
        "descripition": "sgt\trdest, rsrc1, rsrc2\nSet register rdest to 1 if rsrc1 is greater than rsrc2, and to 0 otherwise"
    },
    "sgtu":
    {
        "prefix": "sgtu",
        "body":
        [
            "\tsgtu\t\\$$1, \\$$2, \\$$3"
        ],
        "descripition": "sgtu\trdest, rsrc1, rsrc2\nSet register rdest to 1 if rsrc1 is greater than rsrc2, and to 0 otherwise"
    },
    "sle":
    {
        "prefix": "sle",
        "body":
        [
            "\tsle\t\\$$1, \\$$2, \\$$3"
        ],
        "descripition": "sle\trdest, rsrc1, rsrc2\nSet register rdest to 1 if rsrc1 is less than or equal to rsrc2, and to 0 otherwise"
    },
    "sleu":
    {
        "prefix": "sleu",
        "body":
        [
            "\tsleu\t\\$$1, \\$$2, \\$$3"
        ],
        "descripition": "sleu\trdest, rsrc1, rsrc2\nSet register rdest to 1 if rsrc1 is less than or equal to rsrc2, and to 0 otherwise"
    },
    "sne":
    {
        "prefix": "sne",
        "body":
        [
            "\tsne\\$$1, \\$$2, \\$$3"
        ],
        "descripition": "sne\trdest, rsrc1, rsrc2\nSet register rdest to 1 if rsrc1 is not equal to rsrc2,and to 0 otherwise"
    },
    "b":
    {
        "prefix": "b",
        "body":
        [
            "\tb\t$1"
        ],
        "descripition": "b\tlabel\nUnconditionally branch to the instruction at the label"
    },
    "bclf":
    {
        "prefix": "bclf",
        "body":
        [
            "\tbclf\tcc, $1"
        ],
        "descripition": "bclf\tcc, label\nConditionally branch the number of instructions specified by the offset if the floating-point coprocessor's condition flag numbered cc is false"
    },
    "bclt":
    {
        "prefix": "bclt",
        "body":
        [
            "\tbclt\tcc, $1"
        ],
        "descripition": "bclt\tcc, label\nConditionally branch the number of instructions specified by the offset if the floating-point coprocessor's condition flag numbered cc is true"
    },
    "beq":
    {
        "prefix": "beq",
        "body":
        [
            "\tbeq\t\\$$1, \\$$2, $3"
        ],
        "descripition": "beq\trs, rt ,label\nConditionally branch the number of instructions specified by the offset if register rs equals rt"
    },
    "bgez":
    {
        "prefix": "bgez",
        "body":
        [
            "\tbgez\t\\$$1, $2"
        ],
        "descripition":"bgez\trs,label\nConditionally branch the number of instructions specified by the offset if register rs is greater than or equals to 0"
    },
    "bgezal":
    {
        "prefix": "bgezal",
        "body":
        [
            "\tbgezal\t\\$$1, $2"
        ],
        "descripition": "bgez\trs,label\nConditionally branch the number of instructions specified by the offset if register rs is greater than or equals to 0, Save the address of the next instruction in register 31($ra)"
    },
    "bgtz":
    {
        "prefix": "bgtz",
        "body":
        [
            "\tbgtz\t\\$$1, $2"
        ],
        "descripition": "bgtz\trs, label\nConditionally branch the number of instruction specified by the offset if register rs is greater than 0"
    },
    "blez":
    {
        "prefix": "blez",
        "body":
        [
            "\tblez\t\\$$1, $2"
        ],
        "descripition":"blez\trs,label\nConditionally branch the number of instructions specified by the offset if register rs is less than or equals to 0"
    },
    "bltzal":
    {
        "prefix": "bltzal",
        "body":
        [
            "\tbltzal\t\\$$1, $2"
        ],
        "descripition": "blez\trs,label\nConditionally branch the number of instructions specified by the offset if register rs is less than 0, Save the address of the next instruction in register 31($ra)"
    },
    "bltz":
    {
        "prefix": "bltz",
        "body":
        [
            "\tbltz\t\\$$1, $2"
        ],
        "descripition": "bltz\trs, label\nConditionally branch the number of instructions specified by the offset if register rs is less than 0"
    },
    "bne":
    {
        "prefix": "bne",
        "body":
        [
            "\tbne\t\\$$1, \\$$2, $3"
        ],
        "descripition": "bne\trs, rt, label\nConditionally branch the number of instructions sprcified by the offset if register rs is not equal to rt"
    },
    "beqz":
    {
        "prefix": "beqz",
        "body":
        [
            "\tbeqz\t\\$$1, $2"
        ],
        "descripition": "beqz\trsrc, label\nConditionally branch to the instruction at the label if rsrc equals 0"
    },
    "bge":
    {
        "prefix":"bge",
        "body": 
        [
            "\tbge\t\\$$1, \\$$2, $3"
        ],
        "descripition": "bge\trsrc1, rsrc2, label\nConditionally branch to the instruction at the label if register rsrc1 is greater than or equal to rsrc2"
    },
    "bgeu":
    {
        "prefix":"bgeu",
        "body": 
        [
            "\tbgeu\t\\$$1, \\$$2, $3"
        ],
        "descripition": "bgeu\trsrc1, rsrc2, label\nConditionally branch to the instruction at the label if register rsrc1 is greater than or equal to rsrc2"
    },
    "bgt":
    {
        "prefix":"bgt",
        "body":
        [
            "\tbgt\\t\\$$1, \\$$2, $3"
        ],
        "descripition": "bgt\trsrc1, src2, label\nConditionally branch to the instruction at the label if register rsrc1 is greater than src2"
    },
    "bgtu":
    {
        "prefix": "bgtu",
        "body":
        [
            "\tbgtu\\t\\$$1, \\$$2, $3"
        ],
        "descripition": "bgtu\trsrc1, src2, label\nConditionally branch to the instruction at the label if register rsrc1 is greater than src2"
    },
    "ble":
    {
        "prefix": "ble",
        "body": 
        [
            "\tble\t\\$$1, \\$$2, $3"
        ],
        "descripition": "ble\trsrc1, src2, label\bConditionally branch to the instruction at the label if register rsrc1 is less than or equal to src2"
    },
    "bleu":
    {
        "prefix": "bleu",
        "body": 
        [
            "\tbleu\t\\$$1, \\$$2, $3"
        ],
        "descripition": "bleu\trsrc1, src2, label\bConditionally branch to the instruction at the label if register rsrc1 is less than or equal to src2"
    },
    "blt":
    {
        "prefix": "blt",
        "body": 
        [
            "\tblt\t\\$$1, \\$$2, $3"
        ],
        "descripition": "ble\trsrc1, rsrc2, label\bConditionally branch to the instruction at the label if register rsrc1 is less than rsrc2"
    },
    "bltu":
    {
        "prefix": "bltu",
        "body":
        [
            "\tbltu\trsrc1, rsrc2, label\bConditionally branch to the instruction at the label if register rsrc1 is less than rsrc2"
        ]
    },
    "bnez":
    {
        "prefix": "bnez",
        "body": 
        [
            "\tbnez\trsrc, label"
        ],
        "descripition": "Conditionally branch to the instruction at the label if register rsrc is not equal to 0"
    },
    "j":
    {
        "prefix": "j",
        "body": 
        [
            "\tj\t$1"
        ],
        "descripition": "j\ttarget\nUncondition jump to the instruction at target"
    },
    "jal":
    {
        "prefix": "jal",
        "body":
        [
            "\tjal\t$1"
        ],
        "descripition": "jal\ttarget\nUnconditionallt jump to the instruction at target,Save the address of next instruction in the register 31($ra)"
    },
    "jalr":
    {
        "prefix":"jalr",
        "body":
        [
            "\tjalr\t\\$$1, \\$$2"
        ],
        "descripition": "jalr\trs, rd\nUnconditionally jump to the instruction whose address is in register rs,Save the address of next instruction in register rd"
    },
    "jr":
    {
        "prefix": "jr",
        "body": 
        [
            "\tjr\t\\$$1"
        ],
        "descripition": "jr\trs\nUnconditionally jump to the instruction whose address is in register rs"
    },
    "comment: trap,load,store,movement,floating-point instruction have not snippet":
    {

    },
    "eret":
    {
        "prefix": "eret",
        "body": 
        [
            "eret"
        ],
        "descripition": "Set the EXL bit in coprocess 0's Status register to 0 and return the instruction pointed to by coprocess o's EPC register"
    },
    "syscall":
    {
        "prefix": "syscall",
        "body":
        [
            "\tsyscall"
        ],
        "descripition": "syscall\nLoad syscall call code to regsiter 2($v0) and ararguments to register 4-7($a0-$a3),to use operating system-like services"
    },
    "break":
    {
        "prefix": "break",
        "body":
        [
            "\tbreak\t$1"
        ],
        "descripition": "break\tcode\nCause exception code."
    },
    "nop":
    {
        "prefix": "nop",
        "body":
        [
            "\tnop"
        ],
        "descripition": "Do nothing"
    }
}