# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../lab6/lab6_multiplier.vhd"
vhdl xil_defaultlib  "../../../../../lab6/lab6_multiplier_tb.vhd"

# Do not sort compile order
nosort
