Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date             : Tue Feb 27 11:47:03 2018
| Host             : DESKTOP-RORPLTQ running 64-bit major release  (build 9200)
| Command          : 
| Design           : system_top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.760 |
| Dynamic (W)              | 3.524 |
| Device Static (W)        | 0.236 |
| Total Off-Chip Power (W) | 0.023 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 41.9  |
| Junction Temperature (C) | 68.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.148 |       17 |       --- |             --- |
| Slice Logic              |     0.100 |    54064 |       --- |             --- |
|   LUT as Logic           |     0.073 |    18207 |     53200 |           34.22 |
|   Register               |     0.012 |    26258 |    106400 |           24.68 |
|   CARRY4                 |     0.008 |     1622 |     13300 |           12.20 |
|   LUT as Shift Register  |     0.007 |     1063 |     17400 |            6.11 |
|   LUT as Distributed RAM |    <0.001 |      148 |     17400 |            0.85 |
|   F7/F8 Muxes            |    <0.001 |      339 |     53200 |            0.64 |
|   Others                 |    <0.001 |     2383 |       --- |             --- |
| Signals                  |     0.158 |    42164 |       --- |             --- |
| Block RAM                |     0.040 |        8 |       140 |            5.71 |
| MMCM                     |     0.458 |        4 |         4 |          100.00 |
| DSPs                     |     0.127 |      126 |       220 |           57.27 |
| I/O                      |     0.920 |      137 |       200 |           68.50 |
| PS7                      |     1.550 |        1 |       --- |             --- |
| Static Power             |     0.236 |          |           |                 |
| Total                    |     3.737 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.626 |       0.587 |      0.039 |
| Vccaux    |       1.800 |     0.328 |       0.301 |      0.027 |
| Vcco33    |       3.300 |     0.026 |       0.025 |      0.001 |
| Vcco25    |       2.500 |     0.306 |       0.305 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.001 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.806 |       0.739 |      0.067 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------+--------------------------------------------------------------------------------------+-----------------+
| Clock                              | Domain                                                                               | Constraint (ns) |
+------------------------------------+--------------------------------------------------------------------------------------+-----------------+
| adc_clk_in                         | adc_clk_in_p                                                                         |             4.0 |
| clk_fpga_0                         | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]                        |            10.0 |
| clk_fpga_1                         | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK1                                     |             5.0 |
| clk_fpga_1                         | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]                        |             5.0 |
| clk_out1_system_refclk_clkgen_0_1  | i_system_wrapper/system_i/refclk_clkgen/inst/clk_out1_system_refclk_clkgen_0         |            33.3 |
| clk_out1_system_sys_audio_clkgen_0 | i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0   |            81.4 |
| clkfbout_system_refclk_clkgen_0_1  | i_system_wrapper/system_i/refclk_clkgen/inst/clkfbout_system_refclk_clkgen_0         |            50.0 |
| clkfbout_system_sys_audio_clkgen_0 | i_system_wrapper/system_i/sys_audio_clkgen/inst/clkfbout_system_sys_audio_clkgen_0   |            45.0 |
| dac_clk_in                         | dac_clk_in_p                                                                         |             2.2 |
| mmcm_clk_0_s                       | i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_0_s  |             2.2 |
| mmcm_clk_0_s_1                     | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s               |             6.7 |
| mmcm_clk_1_s                       | i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s  |             8.6 |
| mmcm_fb_clk_s                      | i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_fb_clk_s |            13.0 |
| mmcm_fb_clk_s_1                    | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_fb_clk_s              |            55.0 |
+------------------------------------+--------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------+-----------+
| Name                                                                                  | Power (W) |
+---------------------------------------------------------------------------------------+-----------+
| system_top                                                                            |     3.501 |
|   gpio_bd_IOBUF[0]_inst                                                               |     0.002 |
|   gpio_bd_IOBUF[10]_inst                                                              |     0.003 |
|   gpio_bd_IOBUF[11]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[12]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[13]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[14]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[15]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[16]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[17]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[18]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[19]_inst                                                              |     0.003 |
|   gpio_bd_IOBUF[1]_inst                                                               |     0.002 |
|   gpio_bd_IOBUF[20]_inst                                                              |     0.003 |
|   gpio_bd_IOBUF[21]_inst                                                              |     0.003 |
|   gpio_bd_IOBUF[22]_inst                                                              |     0.003 |
|   gpio_bd_IOBUF[23]_inst                                                              |     0.003 |
|   gpio_bd_IOBUF[24]_inst                                                              |     0.003 |
|   gpio_bd_IOBUF[25]_inst                                                              |     0.003 |
|   gpio_bd_IOBUF[26]_inst                                                              |     0.004 |
|   gpio_bd_IOBUF[27]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[28]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[29]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[2]_inst                                                               |     0.002 |
|   gpio_bd_IOBUF[30]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[31]_inst                                                              |     0.002 |
|   gpio_bd_IOBUF[3]_inst                                                               |     0.002 |
|   gpio_bd_IOBUF[4]_inst                                                               |     0.002 |
|   gpio_bd_IOBUF[5]_inst                                                               |     0.003 |
|   gpio_bd_IOBUF[6]_inst                                                               |     0.003 |
|   gpio_bd_IOBUF[7]_inst                                                               |     0.003 |
|   gpio_bd_IOBUF[8]_inst                                                               |     0.003 |
|   gpio_bd_IOBUF[9]_inst                                                               |     0.003 |
|   i_system_wrapper                                                                    |     3.341 |
|     iic_fmc_scl_iobuf                                                                 |     0.000 |
|     iic_fmc_sda_iobuf                                                                 |     0.000 |
|     system_i                                                                          |     3.341 |
|       axi_ad9122                                                                      |     1.047 |
|         inst                                                                          |     1.047 |
|           i_core                                                                      |     0.240 |
|             i_channel_0                                                               |     0.119 |
|               i_dds_0                                                                 |     0.026 |
|                 i_dds_1_0                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.011 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                 i_dds_1_1                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.011 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|               i_dds_1                                                                 |     0.027 |
|                 i_dds_1_0                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.012 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.002 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                 i_dds_1_1                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.012 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|               i_dds_2                                                                 |     0.027 |
|                 i_dds_1_0                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.012 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                 i_dds_1_1                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.012 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|               i_dds_3                                                                 |     0.027 |
|                 i_dds_1_0                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.011 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                 i_dds_1_1                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.012 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|               i_up_dac_channel                                                        |     0.005 |
|                 i_xfer_cntrl                                                          |     0.004 |
|             i_channel_1                                                               |     0.118 |
|               i_dds_0                                                                 |     0.026 |
|                 i_dds_1_0                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.011 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                 i_dds_1_1                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.012 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|               i_dds_1                                                                 |     0.027 |
|                 i_dds_1_0                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.011 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                 i_dds_1_1                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.012 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|               i_dds_2                                                                 |     0.027 |
|                 i_dds_1_0                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.011 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                 i_dds_1_1                                                             |     0.014 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.012 |
|                     i_mul_s1                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.002 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.002 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|               i_dds_3                                                                 |     0.027 |
|                 i_dds_1_0                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.011 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                 i_dds_1_1                                                             |     0.013 |
|                   i_dds_scale                                                         |     0.001 |
|                     i_mult_macro                                                      |     0.001 |
|                   i_dds_sine                                                          |     0.012 |
|                     i_mul_s1                                                          |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s2                                                          |     0.002 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_1                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|                     i_mul_s3_2                                                        |     0.001 |
|                       i_mult_macro                                                    |     0.001 |
|               i_up_dac_channel                                                        |     0.004 |
|                 i_xfer_cntrl                                                          |     0.003 |
|             i_up_dac_common                                                           |     0.003 |
|               i_clock_mon                                                             |     0.002 |
|               i_core_rst_reg                                                          |    <0.001 |
|               i_mmcm_rst_reg                                                          |    <0.001 |
|               i_xfer_cntrl                                                            |    <0.001 |
|               i_xfer_status                                                           |    <0.001 |
|           i_if                                                                        |     0.806 |
|             i_serdes_clk                                                              |     0.108 |
|               i_mmcm_drp                                                              |     0.104 |
|             i_serdes_out_clk                                                          |     0.035 |
|             i_serdes_out_data                                                         |     0.628 |
|             i_serdes_out_frame                                                        |     0.035 |
|           i_up_axi                                                                    |     0.001 |
|       axi_ad9122_dma                                                                  |     0.032 |
|         inst                                                                          |     0.032 |
|           i_request_arb                                                               |     0.031 |
|             i_dest_dma_fifo                                                           |    <0.001 |
|               i_data_mover                                                            |    <0.001 |
|               i_response_generator                                                    |    <0.001 |
|             i_dest_req_fifo                                                           |    <0.001 |
|               i_raddr_sync                                                            |    <0.001 |
|               i_waddr_sync                                                            |    <0.001 |
|             i_dest_response_fifo                                                      |    <0.001 |
|               i_raddr_sync                                                            |    <0.001 |
|               i_waddr_sync                                                            |    <0.001 |
|             i_dest_slice                                                              |     0.004 |
|             i_dest_slice2                                                             |    <0.001 |
|             i_fifo                                                                    |     0.021 |
|               i_address_gray                                                          |    <0.001 |
|                 i_raddr_sync                                                          |    <0.001 |
|                 i_waddr_sync                                                          |    <0.001 |
|             i_req_gen                                                                 |    <0.001 |
|             i_req_splitter                                                            |    <0.001 |
|             i_src_dma_mm                                                              |    <0.001 |
|               i_addr_gen                                                              |    <0.001 |
|               i_data_mover                                                            |    <0.001 |
|               i_req_splitter                                                          |    <0.001 |
|             i_src_repack                                                              |     0.001 |
|             i_src_req_fifo                                                            |    <0.001 |
|               i_raddr_sync                                                            |    <0.001 |
|               i_waddr_sync                                                            |    <0.001 |
|             i_src_slice                                                               |     0.002 |
|             i_sync_control_dest                                                       |    <0.001 |
|             i_sync_control_src                                                        |    <0.001 |
|             i_sync_dest_request_id                                                    |    <0.001 |
|             i_sync_req_response_id                                                    |    <0.001 |
|             i_sync_src_request_id                                                     |    <0.001 |
|             i_sync_status_dest                                                        |    <0.001 |
|             i_sync_status_src                                                         |    <0.001 |
|           i_up_axi                                                                    |     0.001 |
|       axi_ad9643                                                                      |     0.130 |
|         inst                                                                          |     0.130 |
|           i_channel_0                                                                 |     0.028 |
|             i_ad_datafmt                                                              |    <0.001 |
|             i_ad_dcfilter                                                             |     0.012 |
|             i_ad_iqcor                                                                |     0.010 |
|               i_mul_i                                                                 |     0.003 |
|                 i_mult_macro                                                          |     0.003 |
|               i_mul_q                                                                 |     0.003 |
|                 i_mult_macro                                                          |     0.003 |
|             i_pnmon                                                                   |     0.003 |
|               i_pnmon                                                                 |     0.001 |
|             i_up_adc_channel                                                          |     0.004 |
|               i_xfer_cntrl                                                            |     0.002 |
|               i_xfer_status                                                           |    <0.001 |
|           i_channel_1                                                                 |     0.028 |
|             i_ad_datafmt                                                              |    <0.001 |
|             i_ad_dcfilter                                                             |     0.011 |
|             i_ad_iqcor                                                                |     0.010 |
|               i_mul_i                                                                 |     0.003 |
|                 i_mult_macro                                                          |     0.003 |
|               i_mul_q                                                                 |     0.003 |
|                 i_mult_macro                                                          |     0.003 |
|             i_pnmon                                                                   |     0.003 |
|               i_pnmon                                                                 |     0.001 |
|             i_up_adc_channel                                                          |     0.003 |
|               i_xfer_cntrl                                                            |     0.002 |
|               i_xfer_status                                                           |    <0.001 |
|           i_delay_cntrl                                                               |    <0.001 |
|             i_delay_rst_reg                                                           |    <0.001 |
|           i_if                                                                        |     0.069 |
|             g_adc_if[0].i_adc_data                                                    |     0.004 |
|             g_adc_if[10].i_adc_data                                                   |     0.004 |
|             g_adc_if[11].i_adc_data                                                   |     0.004 |
|             g_adc_if[12].i_adc_data                                                   |     0.004 |
|             g_adc_if[13].i_adc_data                                                   |     0.004 |
|             g_adc_if[1].i_adc_data                                                    |     0.004 |
|             g_adc_if[2].i_adc_data                                                    |     0.004 |
|             g_adc_if[3].i_adc_data                                                    |     0.004 |
|             g_adc_if[4].i_adc_data                                                    |     0.004 |
|             g_adc_if[5].i_adc_data                                                    |     0.004 |
|             g_adc_if[6].i_adc_data                                                    |     0.004 |
|             g_adc_if[7].i_adc_data                                                    |     0.004 |
|             g_adc_if[8].i_adc_data                                                    |     0.004 |
|             g_adc_if[9].i_adc_data                                                    |     0.004 |
|             i_adc_clk                                                                 |     0.003 |
|             i_adc_or                                                                  |     0.004 |
|           i_up_adc_common                                                             |     0.003 |
|             i_clock_mon                                                               |     0.002 |
|             i_core_rst_reg                                                            |    <0.001 |
|             i_xfer_cntrl                                                              |    <0.001 |
|             i_xfer_status                                                             |    <0.001 |
|           i_up_axi                                                                    |     0.001 |
|       axi_ad9643_dma                                                                  |     0.019 |
|         inst                                                                          |     0.019 |
|           i_request_arb                                                               |     0.018 |
|             i_dest_dma_mm                                                             |     0.001 |
|               i_addr_gen                                                              |    <0.001 |
|               i_data_mover                                                            |    <0.001 |
|               i_req_splitter                                                          |    <0.001 |
|               i_response_handler                                                      |    <0.001 |
|             i_dest_req_fifo                                                           |    <0.001 |
|               i_raddr_sync                                                            |    <0.001 |
|               i_waddr_sync                                                            |    <0.001 |
|             i_dest_response_fifo                                                      |    <0.001 |
|               i_raddr_sync                                                            |    <0.001 |
|               i_waddr_sync                                                            |    <0.001 |
|             i_dest_slice                                                              |     0.002 |
|             i_dest_slice2                                                             |    <0.001 |
|             i_fifo                                                                    |     0.009 |
|               i_address_sync                                                          |    <0.001 |
|             i_req_gen                                                                 |    <0.001 |
|             i_req_splitter                                                            |    <0.001 |
|             i_src_dma_fifo                                                            |    <0.001 |
|               i_data_mover                                                            |    <0.001 |
|             i_src_req_fifo                                                            |    <0.001 |
|               i_raddr_sync                                                            |    <0.001 |
|               i_waddr_sync                                                            |    <0.001 |
|             i_src_slice                                                               |     0.005 |
|             i_sync_control_dest                                                       |    <0.001 |
|             i_sync_control_src                                                        |    <0.001 |
|             i_sync_req_response_id                                                    |    <0.001 |
|             i_sync_src_request_id                                                     |    <0.001 |
|             i_sync_status_dest                                                        |    <0.001 |
|             i_sync_status_src                                                         |    <0.001 |
|           i_up_axi                                                                    |     0.001 |
|       axi_bram_ctrl_0                                                                 |     0.001 |
|         U0                                                                            |     0.001 |
|           gext_inst.abcv4_0_ext_inst                                                  |     0.001 |
|             GEN_AXI4.I_FULL_AXI                                                       |     0.001 |
|               GEN_ARB.I_SNG_PORT                                                      |    <0.001 |
|               I_RD_CHNL                                                               |    <0.001 |
|                 I_WRAP_BRST                                                           |    <0.001 |
|               I_WR_CHNL                                                               |    <0.001 |
|                 I_WRAP_BRST                                                           |    <0.001 |
|       axi_cpu_interconnect                                                            |     0.037 |
|         m00_couplers                                                                  |     0.003 |
|           auto_pc                                                                     |     0.003 |
|             inst                                                                      |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.003 |
|                 RD.ar_channel_0                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 RD.r_channel_0                                                        |    <0.001 |
|                   rd_data_fifo_0                                                      |    <0.001 |
|                   transaction_fifo_0                                                  |    <0.001 |
|                 SI_REG                                                                |     0.001 |
|                   ar_pipe                                                             |    <0.001 |
|                   aw_pipe                                                             |    <0.001 |
|                   b_pipe                                                              |    <0.001 |
|                   r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 WR.b_channel_0                                                        |    <0.001 |
|                   bid_fifo_0                                                          |    <0.001 |
|                   bresp_fifo_0                                                        |    <0.001 |
|         m01_couplers                                                                  |     0.003 |
|           auto_pc                                                                     |     0.003 |
|             inst                                                                      |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.003 |
|                 RD.ar_channel_0                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 RD.r_channel_0                                                        |    <0.001 |
|                   rd_data_fifo_0                                                      |    <0.001 |
|                   transaction_fifo_0                                                  |    <0.001 |
|                 SI_REG                                                                |     0.001 |
|                   ar_pipe                                                             |    <0.001 |
|                   aw_pipe                                                             |    <0.001 |
|                   b_pipe                                                              |    <0.001 |
|                   r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 WR.b_channel_0                                                        |    <0.001 |
|                   bid_fifo_0                                                          |    <0.001 |
|                   bresp_fifo_0                                                        |    <0.001 |
|         m02_couplers                                                                  |     0.003 |
|           auto_pc                                                                     |     0.003 |
|             inst                                                                      |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.003 |
|                 RD.ar_channel_0                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 RD.r_channel_0                                                        |    <0.001 |
|                   rd_data_fifo_0                                                      |    <0.001 |
|                   transaction_fifo_0                                                  |    <0.001 |
|                 SI_REG                                                                |     0.001 |
|                   ar_pipe                                                             |    <0.001 |
|                   aw_pipe                                                             |    <0.001 |
|                   b_pipe                                                              |    <0.001 |
|                   r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 WR.b_channel_0                                                        |    <0.001 |
|                   bid_fifo_0                                                          |    <0.001 |
|                   bresp_fifo_0                                                        |    <0.001 |
|         m03_couplers                                                                  |     0.003 |
|           auto_pc                                                                     |     0.003 |
|             inst                                                                      |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.003 |
|                 RD.ar_channel_0                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 RD.r_channel_0                                                        |    <0.001 |
|                   rd_data_fifo_0                                                      |    <0.001 |
|                   transaction_fifo_0                                                  |    <0.001 |
|                 SI_REG                                                                |     0.001 |
|                   ar_pipe                                                             |    <0.001 |
|                   aw_pipe                                                             |    <0.001 |
|                   b_pipe                                                              |    <0.001 |
|                   r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 WR.b_channel_0                                                        |    <0.001 |
|                   bid_fifo_0                                                          |    <0.001 |
|                   bresp_fifo_0                                                        |    <0.001 |
|         m04_couplers                                                                  |     0.002 |
|           auto_pc                                                                     |     0.002 |
|             inst                                                                      |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.002 |
|                 RD.ar_channel_0                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 RD.r_channel_0                                                        |    <0.001 |
|                   rd_data_fifo_0                                                      |    <0.001 |
|                   transaction_fifo_0                                                  |    <0.001 |
|                 SI_REG                                                                |     0.001 |
|                   ar_pipe                                                             |    <0.001 |
|                   aw_pipe                                                             |    <0.001 |
|                   b_pipe                                                              |    <0.001 |
|                   r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 WR.b_channel_0                                                        |    <0.001 |
|                   bid_fifo_0                                                          |    <0.001 |
|                   bresp_fifo_0                                                        |    <0.001 |
|         m05_couplers                                                                  |     0.003 |
|           auto_pc                                                                     |     0.003 |
|             inst                                                                      |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.003 |
|                 RD.ar_channel_0                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 RD.r_channel_0                                                        |    <0.001 |
|                   rd_data_fifo_0                                                      |    <0.001 |
|                   transaction_fifo_0                                                  |    <0.001 |
|                 SI_REG                                                                |     0.001 |
|                   ar_pipe                                                             |    <0.001 |
|                   aw_pipe                                                             |    <0.001 |
|                   b_pipe                                                              |    <0.001 |
|                   r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 WR.b_channel_0                                                        |    <0.001 |
|                   bid_fifo_0                                                          |    <0.001 |
|                   bresp_fifo_0                                                        |    <0.001 |
|         m06_couplers                                                                  |     0.003 |
|           auto_pc                                                                     |     0.003 |
|             inst                                                                      |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.003 |
|                 RD.ar_channel_0                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 RD.r_channel_0                                                        |    <0.001 |
|                   rd_data_fifo_0                                                      |    <0.001 |
|                   transaction_fifo_0                                                  |    <0.001 |
|                 SI_REG                                                                |     0.001 |
|                   ar_pipe                                                             |    <0.001 |
|                   aw_pipe                                                             |    <0.001 |
|                   b_pipe                                                              |    <0.001 |
|                   r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 WR.b_channel_0                                                        |    <0.001 |
|                   bid_fifo_0                                                          |    <0.001 |
|                   bresp_fifo_0                                                        |    <0.001 |
|         m07_couplers                                                                  |     0.003 |
|           auto_pc                                                                     |     0.003 |
|             inst                                                                      |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.003 |
|                 RD.ar_channel_0                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 RD.r_channel_0                                                        |    <0.001 |
|                   rd_data_fifo_0                                                      |    <0.001 |
|                   transaction_fifo_0                                                  |    <0.001 |
|                 SI_REG                                                                |     0.001 |
|                   ar_pipe                                                             |    <0.001 |
|                   aw_pipe                                                             |    <0.001 |
|                   b_pipe                                                              |    <0.001 |
|                   r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 WR.b_channel_0                                                        |    <0.001 |
|                   bid_fifo_0                                                          |    <0.001 |
|                   bresp_fifo_0                                                        |    <0.001 |
|         m08_couplers                                                                  |     0.003 |
|           auto_pc                                                                     |     0.003 |
|             inst                                                                      |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.003 |
|                 RD.ar_channel_0                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 RD.r_channel_0                                                        |    <0.001 |
|                   rd_data_fifo_0                                                      |    <0.001 |
|                   transaction_fifo_0                                                  |    <0.001 |
|                 SI_REG                                                                |     0.001 |
|                   ar_pipe                                                             |    <0.001 |
|                   aw_pipe                                                             |    <0.001 |
|                   b_pipe                                                              |    <0.001 |
|                   r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 WR.b_channel_0                                                        |    <0.001 |
|                   bid_fifo_0                                                          |    <0.001 |
|                   bresp_fifo_0                                                        |    <0.001 |
|         m09_couplers                                                                  |     0.003 |
|           auto_pc                                                                     |     0.003 |
|             inst                                                                      |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.003 |
|                 RD.ar_channel_0                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 RD.r_channel_0                                                        |    <0.001 |
|                   rd_data_fifo_0                                                      |    <0.001 |
|                   transaction_fifo_0                                                  |    <0.001 |
|                 SI_REG                                                                |     0.001 |
|                   ar_pipe                                                             |    <0.001 |
|                   aw_pipe                                                             |    <0.001 |
|                   b_pipe                                                              |    <0.001 |
|                   r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 WR.b_channel_0                                                        |    <0.001 |
|                   bid_fifo_0                                                          |    <0.001 |
|                   bresp_fifo_0                                                        |    <0.001 |
|         m10_couplers                                                                  |     0.003 |
|           auto_pc                                                                     |     0.003 |
|             inst                                                                      |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.003 |
|                 RD.ar_channel_0                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 RD.r_channel_0                                                        |    <0.001 |
|                   rd_data_fifo_0                                                      |    <0.001 |
|                   transaction_fifo_0                                                  |    <0.001 |
|                 SI_REG                                                                |     0.001 |
|                   ar_pipe                                                             |    <0.001 |
|                   aw_pipe                                                             |    <0.001 |
|                   b_pipe                                                              |    <0.001 |
|                   r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 WR.b_channel_0                                                        |    <0.001 |
|                   bid_fifo_0                                                          |    <0.001 |
|                   bresp_fifo_0                                                        |    <0.001 |
|         m12_couplers                                                                  |     0.003 |
|           auto_pc                                                                     |     0.003 |
|             inst                                                                      |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.003 |
|                 RD.ar_channel_0                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 RD.r_channel_0                                                        |    <0.001 |
|                   rd_data_fifo_0                                                      |    <0.001 |
|                   transaction_fifo_0                                                  |    <0.001 |
|                 SI_REG                                                                |     0.001 |
|                   ar_pipe                                                             |    <0.001 |
|                   aw_pipe                                                             |    <0.001 |
|                   b_pipe                                                              |    <0.001 |
|                   r_pipe                                                              |    <0.001 |
|                 WR.aw_channel_0                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                        |    <0.001 |
|                   cmd_translator_0                                                    |    <0.001 |
|                     incr_cmd_0                                                        |    <0.001 |
|                     wrap_cmd_0                                                        |    <0.001 |
|                 WR.b_channel_0                                                        |    <0.001 |
|                   bid_fifo_0                                                          |    <0.001 |
|                   bresp_fifo_0                                                        |    <0.001 |
|         s00_couplers                                                                  |     0.000 |
|           auto_pc                                                                     |     0.000 |
|         xbar                                                                          |     0.002 |
|           inst                                                                        |     0.002 |
|             gen_sasd.crossbar_sasd_0                                                  |     0.002 |
|               addr_arbiter_inst                                                       |     0.001 |
|               gen_decerr.decerr_slave_inst                                            |    <0.001 |
|               reg_slice_r                                                             |    <0.001 |
|               splitter_ar                                                             |    <0.001 |
|               splitter_aw                                                             |    <0.001 |
|       axi_hdmi_clkgen                                                                 |     0.101 |
|         inst                                                                          |     0.101 |
|           i_mmcm_drp                                                                  |     0.100 |
|           i_up_axi                                                                    |     0.001 |
|           i_up_clkgen                                                                 |    <0.001 |
|             i_mmcm_rst_reg                                                            |    <0.001 |
|       axi_hdmi_core                                                                   |     0.040 |
|         inst                                                                          |     0.040 |
|           i_tx_core                                                                   |     0.031 |
|             i_csc_RGB2CrYCb                                                           |     0.018 |
|               i_csc_1_Cb                                                              |     0.007 |
|                 i_add_c4                                                              |     0.004 |
|                 i_mul_c1                                                              |     0.001 |
|                   i_mult_macro                                                        |     0.001 |
|                 i_mul_c2                                                              |     0.001 |
|                   i_mult_macro                                                        |     0.001 |
|                 i_mul_c3                                                              |     0.001 |
|                   i_mult_macro                                                        |     0.001 |
|               i_csc_1_Cr                                                              |     0.006 |
|                 i_add_c4                                                              |     0.004 |
|                 i_mul_c1                                                              |     0.001 |
|                   i_mult_macro                                                        |     0.001 |
|                 i_mul_c2                                                              |    <0.001 |
|                   i_mult_macro                                                        |    <0.001 |
|                 i_mul_c3                                                              |    <0.001 |
|                   i_mult_macro                                                        |    <0.001 |
|               i_csc_1_Y                                                               |     0.005 |
|                 i_add_c4                                                              |     0.003 |
|                 i_mul_c1                                                              |    <0.001 |
|                   i_mult_macro                                                        |    <0.001 |
|                 i_mul_c2                                                              |    <0.001 |
|                   i_mult_macro                                                        |    <0.001 |
|                 i_mul_c3                                                              |    <0.001 |
|                   i_mult_macro                                                        |    <0.001 |
|             i_mem                                                                     |     0.005 |
|             i_ss_444to422                                                             |     0.002 |
|           i_up                                                                        |     0.007 |
|             i_clock_mon                                                               |     0.001 |
|             i_core_rst_reg                                                            |    <0.001 |
|             i_vdma_rst_reg                                                            |    <0.001 |
|             i_vdma_xfer_status                                                        |    <0.001 |
|             i_xfer_cntrl                                                              |     0.004 |
|             i_xfer_status                                                             |    <0.001 |
|           i_up_axi                                                                    |     0.001 |
|           i_vdma                                                                      |    <0.001 |
|       axi_hdmi_dma                                                                    |     0.005 |
|         U0                                                                            |     0.005 |
|           AXI_LITE_REG_INTERFACE_I                                                    |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                             |    <0.001 |
|           GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                    |     0.001 |
|             I_CMDSTS                                                                  |    <0.001 |
|             I_SM                                                                      |    <0.001 |
|             I_STS_MNGR                                                                |    <0.001 |
|             VIDEO_GENLOCK_I                                                           |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                 |     0.000 |
|             VIDEO_REG_I                                                               |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                    |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                              |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                         |    <0.001 |
|             GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO      |    <0.001 |
|               fg_inst                                                                 |    <0.001 |
|                 inst_fifo_gen                                                         |    <0.001 |
|                   gconvfifo.rf                                                        |    <0.001 |
|                     grf.rf                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                         gr1.rfwft                                                     |    <0.001 |
|                         grss.rsts                                                     |    <0.001 |
|                           c1                                                          |    <0.001 |
|                           c2                                                          |    <0.001 |
|                         rpntr                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                         gwss.wsts                                                     |    <0.001 |
|                           c0                                                          |    <0.001 |
|                           c1                                                          |    <0.001 |
|                         wpntr                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                           |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                      |    <0.001 |
|                           inst_blk_mem_gen                                            |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                               valid.cstr                                              |    <0.001 |
|                                 ramloop[0].ram.r                                      |    <0.001 |
|                                   prim_noinit.ram                                     |    <0.001 |
|             GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                          |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                    |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                           |    <0.001 |
|             I_DMA_REGISTER                                                            |    <0.001 |
|             LITE_READ_MUX_I                                                           |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                            |    <0.001 |
|           I_AXI_DMA_INTRPT                                                            |    <0.001 |
|           I_PRMRY_DATAMOVER                                                           |     0.002 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                         |     0.002 |
|               I_ADDR_CNTL                                                             |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                         |    <0.001 |
|                       DYNSHREG_F_I                                                    |    <0.001 |
|               I_CMD_STATUS                                                            |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                         |    <0.001 |
|                       DYNSHREG_F_I                                                    |    <0.001 |
|                 I_CMD_FIFO                                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                         |    <0.001 |
|                       DYNSHREG_F_I                                                    |    <0.001 |
|               I_MSTR_PCC                                                              |    <0.001 |
|               I_RD_DATA_CNTL                                                          |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                         |    <0.001 |
|                       DYNSHREG_F_I                                                    |    <0.001 |
|               I_RD_STATUS_CNTLR                                                       |    <0.001 |
|               I_RESET                                                                 |    <0.001 |
|           I_RST_MODULE                                                                |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                |    <0.001 |
|       axi_hp0_interconnect                                                            |    <0.001 |
|         s00_couplers                                                                  |    <0.001 |
|           auto_pc                                                                     |    <0.001 |
|             inst                                                                      |    <0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                            |    <0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                   |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                             |    <0.001 |
|                     inst                                                              |    <0.001 |
|                       fifo_gen_inst                                                   |    <0.001 |
|                         inst_fifo_gen                                                 |    <0.001 |
|                           gconvfifo.rf                                                |    <0.001 |
|                             grf.rf                                                    |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                |    <0.001 |
|                                 gr1.rfwft                                             |    <0.001 |
|                                 grss.rsts                                             |    <0.001 |
|                                 rpntr                                                 |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                |    <0.001 |
|                                 gwss.wsts                                             |    <0.001 |
|                                 wpntr                                                 |    <0.001 |
|                               gntv_or_sync_fifo.mem                                   |    <0.001 |
|                                 gdm.dm                                                |    <0.001 |
|                                   RAM_reg_0_31_0_0                                    |    <0.001 |
|                               rstblk                                                  |    <0.001 |
|       axi_hp1_interconnect                                                            |     0.000 |
|       axi_hp2_interconnect                                                            |     0.000 |
|       axi_i2s_adi                                                                     |     0.002 |
|         inst                                                                          |     0.002 |
|           ctrl                                                                        |    <0.001 |
|             clkgen                                                                    |    <0.001 |
|             rx_gen.rx                                                                 |    <0.001 |
|             rx_gen.rx_sync                                                            |    <0.001 |
|               fifo_reg_0_3_0_4                                                        |    <0.001 |
|             tx_gen.tx                                                                 |    <0.001 |
|             tx_sync                                                                   |    <0.001 |
|               fifo_reg_0_3_0_4                                                        |    <0.001 |
|           ctrlif                                                                      |    <0.001 |
|           pl330_dma_rx_gen.rx_fifo                                                    |    <0.001 |
|             fifo                                                                      |    <0.001 |
|               data_fifo_reg_0_7_0_5                                                   |    <0.001 |
|               data_fifo_reg_0_7_12_17                                                 |    <0.001 |
|               data_fifo_reg_0_7_18_23                                                 |    <0.001 |
|               data_fifo_reg_0_7_6_11                                                  |    <0.001 |
|           pl330_dma_tx_gen.tx_fifo                                                    |    <0.001 |
|             fifo                                                                      |    <0.001 |
|               data_fifo_reg_0_7_0_5                                                   |    <0.001 |
|               data_fifo_reg_0_7_12_17                                                 |    <0.001 |
|               data_fifo_reg_0_7_18_23                                                 |    <0.001 |
|               data_fifo_reg_0_7_6_11                                                  |    <0.001 |
|       axi_iic_fmc                                                                     |     0.002 |
|         U0                                                                            |     0.002 |
|           X_IIC                                                                       |     0.002 |
|             DYN_MASTER_I                                                              |    <0.001 |
|             FILTER_I                                                                  |    <0.001 |
|               SCL_DEBOUNCE                                                            |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                     |    <0.001 |
|               SDA_DEBOUNCE                                                            |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                     |    <0.001 |
|             IIC_CONTROL_I                                                             |    <0.001 |
|               BITCNT                                                                  |    <0.001 |
|               CLKCNT                                                                  |    <0.001 |
|               I2CDATA_REG                                                             |    <0.001 |
|               I2CHEADER_REG                                                           |    <0.001 |
|               SETUP_CNT                                                               |    <0.001 |
|             READ_FIFO_I                                                               |    <0.001 |
|             REG_INTERFACE_I                                                           |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                         |    <0.001 |
|             WRITE_FIFO_I                                                              |    <0.001 |
|             X_AXI_IPIF_SSP1                                                           |    <0.001 |
|               AXI_LITE_IPIF_I                                                         |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|                   I_DECODER                                                           |    <0.001 |
|               X_INTERRUPT_CONTROL                                                     |    <0.001 |
|               X_SOFT_RESET                                                            |    <0.001 |
|       axi_iic_main                                                                    |     0.002 |
|         U0                                                                            |     0.002 |
|           X_IIC                                                                       |     0.002 |
|             DYN_MASTER_I                                                              |    <0.001 |
|             FILTER_I                                                                  |    <0.001 |
|               SCL_DEBOUNCE                                                            |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                     |    <0.001 |
|               SDA_DEBOUNCE                                                            |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                     |    <0.001 |
|             IIC_CONTROL_I                                                             |    <0.001 |
|               BITCNT                                                                  |    <0.001 |
|               CLKCNT                                                                  |    <0.001 |
|               I2CDATA_REG                                                             |    <0.001 |
|               I2CHEADER_REG                                                           |    <0.001 |
|               SETUP_CNT                                                               |    <0.001 |
|             READ_FIFO_I                                                               |    <0.001 |
|             REG_INTERFACE_I                                                           |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                         |    <0.001 |
|             WRITE_FIFO_I                                                              |    <0.001 |
|             X_AXI_IPIF_SSP1                                                           |    <0.001 |
|               AXI_LITE_IPIF_I                                                         |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|                   I_DECODER                                                           |    <0.001 |
|               X_INTERRUPT_CONTROL                                                     |    <0.001 |
|               X_SOFT_RESET                                                            |    <0.001 |
|       axi_spdif_tx_core                                                               |     0.001 |
|         inst                                                                          |     0.001 |
|           TENC                                                                        |    <0.001 |
|           ctrlif                                                                      |    <0.001 |
|           pl330_dma_gen.fifo                                                          |    <0.001 |
|             fifo                                                                      |    <0.001 |
|               data_fifo_reg_0_7_0_5                                                   |    <0.001 |
|               data_fifo_reg_0_7_12_17                                                 |    <0.001 |
|               data_fifo_reg_0_7_18_23                                                 |    <0.001 |
|               data_fifo_reg_0_7_24_29                                                 |    <0.001 |
|               data_fifo_reg_0_7_30_31                                                 |    <0.001 |
|               data_fifo_reg_0_7_6_11                                                  |    <0.001 |
|       blk_mem_gen_0                                                                   |    <0.001 |
|         U0                                                                            |    <0.001 |
|           inst_blk_mem_gen                                                            |    <0.001 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen                            |    <0.001 |
|               valid.cstr                                                              |    <0.001 |
|                 ramloop[0].ram.r                                                      |    <0.001 |
|                   prim_noinit.ram                                                     |    <0.001 |
|                 ramloop[1].ram.r                                                      |    <0.001 |
|                   prim_noinit.ram                                                     |    <0.001 |
|       refclk_clkgen                                                                   |     0.135 |
|         inst                                                                          |     0.135 |
|       sinGenerator_0                                                                  |     0.064 |
|         inst                                                                          |     0.063 |
|           grp_sinGenerator_sinf_or_cosf_fu_110                                        |     0.016 |
|             grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210                       |     0.007 |
|               pp_V_U                                                                  |     0.001 |
|                 sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U                   |     0.001 |
|               pps_V_U                                                                 |    <0.001 |
|                 sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U                   |    <0.001 |
|               sinGenerator_mul_41s_24ns_41_4_U0                                       |     0.003 |
|                 sinGenerator_mul_41s_24ns_41_4_Mul4S_0_U                              |     0.003 |
|             grp_sinGenerator_my_to_float_31_1_s_fu_216                                |     0.002 |
|             hls_ref_4oPi_table_100_V_U                                                |    <0.001 |
|               sinGenerator_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U                |    <0.001 |
|             hls_sin_cos_K0_V_U                                                        |    <0.001 |
|               sinGenerator_sinf_or_cosf_hls_sin_cos_K0_V_rom_U                        |    <0.001 |
|             hls_sin_cos_K1_V_U                                                        |    <0.001 |
|               sinGenerator_sinf_or_cosf_hls_sin_cos_K1_V_rom_U                        |    <0.001 |
|             hls_sin_cos_K2_V_U                                                        |    <0.001 |
|               sinGenerator_sinf_or_cosf_hls_sin_cos_K2_V_rom_U                        |    <0.001 |
|             sinGenerator_mul_32s_31ns_62_6_U9                                         |     0.004 |
|               sinGenerator_mul_32s_31ns_62_6_MulnS_0_U                                |     0.004 |
|             sinGenerator_mul_mul_17ns_15s_32_1_U11                                    |    <0.001 |
|               sinGenerator_mul_mul_17ns_15s_32_1_DSP48_1_U                            |    <0.001 |
|             sinGenerator_mul_mul_23s_17ns_40_1_U10                                    |    <0.001 |
|               sinGenerator_mul_mul_23s_17ns_40_1_DSP48_0_U                            |    <0.001 |
|           sinGenerator_CRTL_BUS_s_axi_U                                               |    <0.001 |
|           sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24                               |     0.012 |
|             sinGenerator_ap_dadd_3_full_dsp_64_u                                      |     0.011 |
|               U0                                                                      |     0.011 |
|                 i_synth                                                               |     0.011 |
|                   ADDSUB_OP.ADDSUB                                                    |     0.011 |
|                     SPEED_OP.LOGIC.OP                                                 |     0.011 |
|                       ALIGN_BLK                                                       |     0.004 |
|                         ALIGN_SHIFT                                                   |    <0.001 |
|                           ALIGN_Z_D                                                   |    <0.001 |
|                             EQ_ZERO                                                   |    <0.001 |
|                               CARRY_ZERO_DET                                          |    <0.001 |
|                         FRAC_ADDSUB                                                   |     0.003 |
|                           DSP_ADD.FRAC_ADDSUB                                         |     0.003 |
|                             DSP48E1_ADD.DSP48E1_ADD                                   |     0.003 |
|                             DSP48E1_GEN.DSP48E1_DEL                                   |    <0.001 |
|                             LOGIC_ADD.ADD_0                                           |    <0.001 |
|                               Q_DEL                                                   |    <0.001 |
|                                 i_pipe                                                |    <0.001 |
|                             LOGIC_ADD.ADD_1                                           |    <0.001 |
|                               Q_DEL                                                   |    <0.001 |
|                                 i_pipe                                                |    <0.001 |
|                         ZERO_DEL                                                      |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                       ALIGN_DIST_0_DEL                                                |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       A_IP_DELAY                                                      |     0.002 |
|                         i_pipe                                                        |     0.002 |
|                       B_IP_DELAY                                                      |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       EXP                                                             |     0.002 |
|                         A_EXP_DELAY                                                   |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         A_SIGN_DELAY                                                  |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         BMA_EXP_DELAY                                                 |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         B_EXP_DELAY                                                   |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         B_SIGN_DELAY                                                  |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         CANCELLATION_DELAY                                            |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         COND_DET_A                                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                 |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                |    <0.001 |
|                             CARRY_ZERO_DET                                            |    <0.001 |
|                         COND_DET_B                                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                 |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                |    <0.001 |
|                             CARRY_ZERO_DET                                            |    <0.001 |
|                         DET_SIGN_DELAY                                                |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                         |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY                 |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                            |    <0.001 |
|                         NORMAL_NORM_DIST.ADD_MANT_DELAY                               |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         NUMB_CMP                                                      |    <0.001 |
|                           FAST_CMP.CMP_BOT                                            |    <0.001 |
|                             C_CHAIN                                                   |    <0.001 |
|                           FAST_CMP.CMP_EQ_TOP                                         |    <0.001 |
|                             WIDE_AND                                                  |    <0.001 |
|                           FAST_CMP.CMP_TOP                                            |    <0.001 |
|                             C_CHAIN                                                   |    <0.001 |
|                         STATE_DELAY                                                   |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         SUB_DELAY                                                     |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                       NORM                                                            |     0.002 |
|                         LZE                                                           |     0.001 |
|                           ENCODE[0].DIST_DEL                                          |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                           ENCODE[1].DIST_DEL                                          |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                           TWO.DIST_DEL                                                |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                           ZERO_DET_CC_1                                               |    <0.001 |
|                           ZERO_DET_CC_2.CC                                            |    <0.001 |
|                         NORM_SHIFT                                                    |    <0.001 |
|                           MUX_LOOP[2].DEL_SHIFT                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                         ROUND                                                         |    <0.001 |
|                           DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                            |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_0                             |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_1                             |    <0.001 |
|                           RND_BIT_GEN                                                 |     0.000 |
|                             NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                  |     0.000 |
|                         ZEROS_DELAY                                                   |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|           sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25                                |     0.008 |
|             sinGenerator_ap_dmul_4_max_dsp_64_u                                       |     0.008 |
|               U0                                                                      |     0.008 |
|                 i_synth                                                               |     0.008 |
|                   MULT.OP                                                             |     0.008 |
|                     EXP                                                               |    <0.001 |
|                       COND_DET_A                                                      |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                           CARRY_ZERO_DET                                              |    <0.001 |
|                       COND_DET_B                                                      |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                           CARRY_ZERO_DET                                              |    <0.001 |
|                       EXP_ADD.C_CHAIN                                                 |    <0.001 |
|                       EXP_PRE_RND_DEL                                                 |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       IP_SIGN_DELAY                                                   |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       SIG_DELAY                                                       |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       STATE_DELAY                                                     |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                     MULT                                                              |     0.006 |
|                       DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                |     0.006 |
|                         DSP0                                                          |    <0.001 |
|                         DSP1                                                          |    <0.001 |
|                         DSP2                                                          |    <0.001 |
|                         DSP3                                                          |    <0.001 |
|                         DSP4                                                          |    <0.001 |
|                         DSP5                                                          |    <0.001 |
|                         DSP6                                                          |    <0.001 |
|                         DSP7                                                          |    <0.001 |
|                         DSP8                                                          |    <0.001 |
|                         FULL_MAX_USAGE.DSP9                                           |     0.002 |
|                         P_0_DEL                                                       |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         P_1_DEL                                                       |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         ZD0_DEL                                                       |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         ZD1_DEL                                                       |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         ZD2_DEL                                                       |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                     OP                                                                |    <0.001 |
|                     R_AND_R                                                           |    <0.001 |
|                       LOGIC.R_AND_R                                                   |    <0.001 |
|                         DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                              |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_0                               |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_1                               |    <0.001 |
|                         RND_BIT_GEN                                                   |     0.000 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                         |     0.000 |
|           sinGenerator_fdiv_32ns_32ns_32_16_U20                                       |     0.017 |
|             sinGenerator_ap_fdiv_14_no_dsp_32_u                                       |     0.017 |
|               U0                                                                      |     0.017 |
|                 i_synth                                                               |     0.017 |
|                   DIV_OP.SPD.OP                                                       |     0.017 |
|                     EXP                                                               |    <0.001 |
|                       EXP_PRE_RND_DEL                                                 |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       EXP_SIG_DEL                                                     |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       FLOW_DEC_DEL                                                    |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       IP_SIGN_DELAY                                                   |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       SIGN_UP_DELAY                                                   |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       STATE_DELAY                                                     |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       STATE_UP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                     MANT_DIV                                                          |     0.016 |
|                       RT[0].ADDSUB                                                    |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[10].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[11].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[11].MANT_DEL                                                 |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[12].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[13].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[13].MANT_DEL                                                 |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[14].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[15].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[15].MANT_DEL                                                 |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[16].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[17].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[17].MANT_DEL                                                 |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[18].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[19].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[19].MANT_DEL                                                 |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[1].ADDSUB                                                    |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[1].MANT_DEL                                                  |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[1].Q_DEL                                                     |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[20].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[21].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[21].MANT_DEL                                                 |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[22].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[23].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[23].MANT_DEL                                                 |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[23].Q_DEL                                                    |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[24].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[25].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[25].Q_DEL                                                    |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[2].ADDSUB                                                    |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[3].ADDSUB                                                    |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[3].MANT_DEL                                                  |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[4].ADDSUB                                                    |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[5].ADDSUB                                                    |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[5].MANT_DEL                                                  |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[6].ADDSUB                                                    |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[7].ADDSUB                                                    |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[7].MANT_DEL                                                  |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       RT[8].ADDSUB                                                    |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                       RT[9].ADDSUB                                                    |    <0.001 |
|                         ADDSUB                                                        |    <0.001 |
|                           Q_DEL                                                       |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                       RT[9].MANT_DEL                                                  |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                     OP                                                                |    <0.001 |
|                     ROUND                                                             |    <0.001 |
|                       EXP_ADD.ADD                                                     |    <0.001 |
|                       LOGIC.RND1                                                      |     0.000 |
|                       LOGIC.RND2                                                      |     0.000 |
|                       RND_BIT_GEN                                                     |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                           |     0.000 |
|           sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18                                |     0.002 |
|             sinGenerator_ap_fmul_2_max_dsp_32_u                                       |     0.002 |
|               U0                                                                      |     0.002 |
|                 i_synth                                                               |     0.002 |
|                   MULT.OP                                                             |     0.002 |
|                     EXP                                                               |    <0.001 |
|                       COND_DET_A                                                      |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                           CARRY_ZERO_DET                                              |    <0.001 |
|                       COND_DET_B                                                      |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                           CARRY_ZERO_DET                                              |    <0.001 |
|                       EXP_ADD.C_CHAIN                                                 |    <0.001 |
|                       EXP_PRE_RND_DEL                                                 |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       INV_OP_DEL                                                      |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       IP_SIGN_DELAY                                                   |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       SIG_DELAY                                                       |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       STATE_DELAY                                                     |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                     MULT                                                              |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                |    <0.001 |
|                         DSP1                                                          |    <0.001 |
|                         DSP2                                                          |    <0.001 |
|                     OP                                                                |    <0.001 |
|                     R_AND_R                                                           |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                                            |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                |    <0.001 |
|           sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19                                |     0.001 |
|             sinGenerator_ap_fmul_2_max_dsp_32_u                                       |     0.001 |
|               U0                                                                      |     0.001 |
|                 i_synth                                                               |     0.001 |
|                   MULT.OP                                                             |     0.001 |
|                     EXP                                                               |    <0.001 |
|                       COND_DET_A                                                      |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                           CARRY_ZERO_DET                                              |    <0.001 |
|                       COND_DET_B                                                      |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                           CARRY_ZERO_DET                                              |    <0.001 |
|                       EXP_ADD.C_CHAIN                                                 |    <0.001 |
|                       EXP_PRE_RND_DEL                                                 |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       INV_OP_DEL                                                      |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       IP_SIGN_DELAY                                                   |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       SIG_DELAY                                                       |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       STATE_DELAY                                                     |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                     MULT                                                              |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                |    <0.001 |
|                         DSP1                                                          |    <0.001 |
|                         DSP2                                                          |    <0.001 |
|                     OP                                                                |    <0.001 |
|                     R_AND_R                                                           |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                                            |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                |    <0.001 |
|           sinGenerator_fpext_32ns_64_1_U23                                            |    <0.001 |
|             sinGenerator_ap_fpext_0_no_dsp_32_u                                       |    <0.001 |
|               U0                                                                      |    <0.001 |
|                 i_synth                                                               |    <0.001 |
|                   FLT_TO_FLT_OP.SPD.OP                                                |    <0.001 |
|                     EXP                                                               |    <0.001 |
|                       COND_DET                                                        |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                           CARRY_ZERO_DET                                              |    <0.001 |
|           sinGenerator_fptrunc_64ns_32_1_U22                                          |    <0.001 |
|             sinGenerator_ap_fptrunc_0_no_dsp_64_u                                     |    <0.001 |
|               U0                                                                      |    <0.001 |
|                 i_synth                                                               |    <0.001 |
|                   FLT_TO_FLT_OP.SPD.OP                                                |    <0.001 |
|                     EXP                                                               |    <0.001 |
|                       COND_DET                                                        |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                           CARRY_ZERO_DET                                              |    <0.001 |
|                     RND_REQ.ROUND                                                     |    <0.001 |
|                       EXP_ADD.ADD                                                     |    <0.001 |
|                       LOGIC.RND1                                                      |    <0.001 |
|                       LOGIC.RND2                                                      |    <0.001 |
|                       RND_BIT_GEN                                                     |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                      |    <0.001 |
|                     RND_REQ.Z_DET_REQ.DET_ZERO                                        |    <0.001 |
|                       WIDE_NOR                                                        |    <0.001 |
|           sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17                               |     0.003 |
|             sinGenerator_ap_fsub_3_full_dsp_32_u                                      |     0.002 |
|               U0                                                                      |     0.002 |
|                 i_synth                                                               |     0.002 |
|                   ADDSUB_OP.ADDSUB                                                    |     0.002 |
|                     SPEED_OP.DSP.OP                                                   |     0.002 |
|                       A_IP_DELAY                                                      |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       B_IP_DELAY                                                      |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                          |     0.001 |
|                         DSP2                                                          |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                                         |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                                          |     0.000 |
|                           CARRY_ZERO_DET                                              |     0.000 |
|                         Z_14_LZD_DELAY                                                |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                       DSP48E1_BODY.EXP                                                |    <0.001 |
|                         A_EXP_DELAY                                                   |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         A_SIGN_DELAY                                                  |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         BMA_EXP_DELAY                                                 |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         B_EXP_DELAY                                                   |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         B_SIGN_DELAY                                                  |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         CANCELLATION_DELAY                                            |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         COND_DET_A                                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                 |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                |    <0.001 |
|                             CARRY_ZERO_DET                                            |    <0.001 |
|                         COND_DET_B                                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                 |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                |    <0.001 |
|                             i_pipe                                                    |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                |    <0.001 |
|                             CARRY_ZERO_DET                                            |    <0.001 |
|                         DET_SIGN_DELAY                                                |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                         |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                            |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                      |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         NUMB_CMP                                                      |    <0.001 |
|                           NOT_FAST.CMP                                                |    <0.001 |
|                             C_CHAIN                                                   |    <0.001 |
|                         STATE_DELAY                                                   |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         SUB_DELAY                                                     |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                     |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                           |    <0.001 |
|                         FULL_USAGE_DSP.LOD                                            |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                     |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                                |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                      |    <0.001 |
|           sinGenerator_sitofp_32ns_32_6_U21                                           |    <0.001 |
|             sinGenerator_ap_sitofp_4_no_dsp_32_u                                      |    <0.001 |
|               U0                                                                      |    <0.001 |
|                 i_synth                                                               |    <0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                                                |    <0.001 |
|                     EXP                                                               |    <0.001 |
|                       ZERO_DELAY                                                      |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       a_is_signed.IP_SIGN_DELAY                                       |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                           |    <0.001 |
|                       Q_DEL                                                           |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                     LZE                                                               |    <0.001 |
|                       ENCODE[0].DIST_DEL                                              |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       ENCODE[1].DIST_DEL                                              |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       ENCODE[1].MUX_0                                                 |    <0.001 |
|                         OP_DEL                                                        |    <0.001 |
|                           i_pipe                                                      |    <0.001 |
|                       ZERO_DET_CC_1                                                   |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                  |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                             |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                       Z_C_DEL                                                         |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                     NORM_SHIFT                                                        |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                           |    <0.001 |
|                         i_pipe                                                        |    <0.001 |
|                     OP                                                                |    <0.001 |
|                     ROUND                                                             |    <0.001 |
|                       LOGIC.RND1                                                      |     0.000 |
|                       LOGIC.RND2                                                      |    <0.001 |
|                       RND_BIT_GEN                                                     |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                           |     0.000 |
|                     Z_C_DEL                                                           |    <0.001 |
|                       i_pipe                                                          |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_0_0    |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_10_10  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_11_11  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_12_12  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_13_13  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_14_14  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_15_15  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_16_16  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_17_17  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_18_18  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_19_19  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_1_1    |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_20_20  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_21_21  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_22_22  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_23_23  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_24_24  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_25_25  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_26_26  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_27_27  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_28_28  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_29_29  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_2_2    |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_30_30  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_31_31  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_32_32  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_33_33  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_34_34  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_35_35  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_36_36  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_37_37  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_38_38  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_39_39  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_3_3    |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_40_40  |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_4_4    |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_5_5    |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_6_6    |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_7_7    |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_8_8    |    <0.001 |
|         pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_9_9    |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_0_0   |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_10_10 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_11_11 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_12_12 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_13_13 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_14_14 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_15_15 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_16_16 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_17_17 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_18_18 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_19_19 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_1_1   |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_20_20 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_21_21 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_22_22 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_23_23 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_24_24 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_25_25 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_26_26 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_27_27 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_28_28 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_29_29 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_2_2   |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_30_30 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_31_31 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_32_32 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_33_33 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_34_34 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_35_35 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_36_36 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_37_37 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_38_38 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_39_39 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_3_3   |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_40_40 |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_4_4   |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_5_5   |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_6_6   |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_7_7   |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_8_8   |    <0.001 |
|         pps_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_9_9   |    <0.001 |
|       sys_audio_clkgen                                                                |     0.120 |
|         inst                                                                          |     0.120 |
|       sys_concat_intc                                                                 |     0.000 |
|       sys_i2c_mixer                                                                   |     0.000 |
|       sys_logic_inv                                                                   |    <0.001 |
|       sys_ps7                                                                         |     1.558 |
|         inst                                                                          |     1.558 |
|           xlnx_axi_wrshim_unwrap_inst_gp0                                             |     0.000 |
|           xlnx_axi_wrshim_unwrap_inst_gp1                                             |     0.000 |
|       sys_rstgen                                                                      |    <0.001 |
|         U0                                                                            |    <0.001 |
|           EXT_LPF                                                                     |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                 |    <0.001 |
|           SEQ                                                                         |    <0.001 |
|             SEQ_COUNTER                                                               |    <0.001 |
|       util_ad9643_adc_fifo                                                            |     0.013 |
|         inst                                                                          |     0.013 |
|           i_mem                                                                       |     0.009 |
|       util_cpack_ad9643                                                               |     0.015 |
|         inst                                                                          |     0.015 |
|           g_dsf[0].i_dsf                                                              |     0.005 |
|           g_dsf[1].i_dsf                                                              |    <0.001 |
|           g_mux[0].i_mux                                                              |     0.002 |
|           g_mux[1].i_mux                                                              |     0.002 |
|       util_upack_ad9122                                                               |     0.014 |
|         inst                                                                          |     0.014 |
|           g_dmx[0].i_dmx                                                              |     0.001 |
|           g_dmx[1].i_dmx                                                              |     0.001 |
|           g_dmx[2].i_dmx                                                              |     0.001 |
|           g_dmx[3].i_dmx                                                              |     0.001 |
|           g_dsf[0].i_dsf                                                              |     0.006 |
|           g_dsf[1].i_dsf                                                              |    <0.001 |
|   iic_mux_scl_IOBUF[0]_inst                                                           |     0.000 |
|   iic_mux_scl_IOBUF[1]_inst                                                           |     0.000 |
|   iic_mux_sda_IOBUF[0]_inst                                                           |     0.000 |
|   iic_mux_sda_IOBUF[1]_inst                                                           |     0.000 |
+---------------------------------------------------------------------------------------+-----------+


