TimeQuest Timing Analyzer report for LOCVIEW
Sun Aug 04 14:29:34 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|CAPclk'
 13. Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
 15. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 16. Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 17. Slow 1200mV 85C Model Setup: 'GPIO1D4'
 18. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 19. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 20. Slow 1200mV 85C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 24. Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 25. Slow 1200mV 85C Model Hold: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
 26. Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|CAPclk'
 27. Slow 1200mV 85C Model Hold: 'GPIO1D4'
 28. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
 29. Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 31. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1D4'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Propagation Delay
 47. Minimum Propagation Delay
 48. Slow 1200mV 85C Model Metastability Report
 49. Slow 1200mV 0C Model Fmax Summary
 50. Slow 1200mV 0C Model Setup Summary
 51. Slow 1200mV 0C Model Hold Summary
 52. Slow 1200mV 0C Model Recovery Summary
 53. Slow 1200mV 0C Model Removal Summary
 54. Slow 1200mV 0C Model Minimum Pulse Width Summary
 55. Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'
 56. Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Setup: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
 58. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 59. Slow 1200mV 0C Model Setup: 'GPIO1D4'
 60. Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 61. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 62. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 63. Slow 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 66. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 67. Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 68. Slow 1200mV 0C Model Hold: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
 69. Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'
 70. Slow 1200mV 0C Model Hold: 'GPIO1D4'
 71. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
 72. Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 73. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 74. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1D4'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Propagation Delay
 90. Minimum Propagation Delay
 91. Slow 1200mV 0C Model Metastability Report
 92. Fast 1200mV 0C Model Setup Summary
 93. Fast 1200mV 0C Model Hold Summary
 94. Fast 1200mV 0C Model Recovery Summary
 95. Fast 1200mV 0C Model Removal Summary
 96. Fast 1200mV 0C Model Minimum Pulse Width Summary
 97. Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'
 98. Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 99. Fast 1200mV 0C Model Setup: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
100. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
101. Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
102. Fast 1200mV 0C Model Setup: 'CLOCK_50'
103. Fast 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
104. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
105. Fast 1200mV 0C Model Setup: 'GPIO1D4'
106. Fast 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
108. Fast 1200mV 0C Model Hold: 'CLOCK_50'
109. Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
110. Fast 1200mV 0C Model Hold: 'GPIO1D4'
111. Fast 1200mV 0C Model Hold: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
112. Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'
113. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
114. Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
116. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1D4'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'
121. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
127. Setup Times
128. Hold Times
129. Clock to Output Times
130. Minimum Clock to Output Times
131. Propagation Delay
132. Minimum Propagation Delay
133. Fast 1200mV 0C Model Metastability Report
134. Multicorner Timing Analysis Summary
135. Setup Times
136. Hold Times
137. Clock to Output Times
138. Minimum Clock to Output Times
139. Propagation Delay
140. Minimum Propagation Delay
141. Board Trace Model Assignments
142. Input Transition Times
143. Slow Corner Signal Integrity Metrics
144. Fast Corner Signal Integrity Metrics
145. Setup Transfers
146. Hold Transfers
147. Recovery Transfers
148. Removal Transfers
149. Report TCCS
150. Report RSKM
151. Unconstrained Paths
152. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; LOCVIEW                                            ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPonce:CAP11|CAPclk                                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPonce:CAP11|CAPclk }                                ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPonce:CAP11|Z_1:DEPHASE|Qd[1] }                     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833  ; 48.0 MHz   ; 0.000 ; 10.416  ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.864  ; 50.34 MHz  ; 0.000 ; 9.932   ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_25M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { COMdriver:uCOM|div_clk:DIV|Clk_aux }                  ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 625.000 ; 1.6 MHz    ; 0.000 ; 312.500 ; 50.00      ; 125       ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DIV800|altpll_component|auto_generated|pll1|inclk[0]  ; { DIV800|altpll_component|auto_generated|pll1|clk[0] }  ;
; GPIO1D4                                             ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1D4 }                                             ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400 }                         ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 59.86 MHz   ; 59.86 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 132.59 MHz  ; 132.59 MHz      ; CAPonce:CAP11|CAPclk                                ;                                                               ;
; 281.53 MHz  ; 281.53 MHz      ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;                                                               ;
; 289.69 MHz  ; 289.69 MHz      ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 336.13 MHz  ; 250.0 MHz       ; CLOCK_50                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 367.51 MHz  ; 367.51 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
; 816.99 MHz  ; 250.0 MHz       ; GPIO1D4                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1466.28 MHz ; 500.0 MHz       ; SCCBdrive:SCCBdriver|clk400                         ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPonce:CAP11|CAPclk                                ; -4.764 ; -698.839      ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.587 ; -4.587        ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -3.124 ; -52.648       ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.721 ; -29.743       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.131 ; -0.131        ;
; GPIO1D4                                             ; -0.112 ; -0.411        ;
; CLOCK_50                                            ; 0.136  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.152  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.173  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.528 ; -1.534        ;
; CLOCK_50                                            ; -0.183 ; -0.183        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.169 ; -1.001        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.144  ; 0.000         ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 0.344  ; 0.000         ;
; CAPonce:CAP11|CAPclk                                ; 0.358  ; 0.000         ;
; GPIO1D4                                             ; 0.361  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.385  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.536  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.687 ; -10.992       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.271 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1D4                                             ; -3.000  ; -15.194       ;
; CAPonce:CAP11|CAPclk                                ; -2.174  ; -341.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -1.000  ; -34.000       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.483   ; 0.000         ;
; CLOCK_50                                            ; 4.595   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.628   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.254 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                            ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                     ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+
; -4.764 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.970      ;
; -4.764 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.970      ;
; -4.764 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.970      ;
; -4.764 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.970      ;
; -4.764 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.970      ;
; -4.764 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.970      ;
; -4.764 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.970      ;
; -4.764 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.970      ;
; -4.764 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.970      ;
; -4.764 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.970      ;
; -4.639 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.845      ;
; -4.639 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.845      ;
; -4.639 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.845      ;
; -4.639 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.845      ;
; -4.639 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.845      ;
; -4.639 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.845      ;
; -4.639 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.845      ;
; -4.639 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.845      ;
; -4.639 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.845      ;
; -4.639 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.845      ;
; -4.562 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.768      ;
; -4.562 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.768      ;
; -4.562 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.768      ;
; -4.562 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.768      ;
; -4.562 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.768      ;
; -4.562 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.768      ;
; -4.562 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.768      ;
; -4.562 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.768      ;
; -4.562 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.768      ;
; -4.562 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.279     ; 2.768      ;
; -4.510 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.709      ;
; -4.510 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.709      ;
; -4.510 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.709      ;
; -4.510 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.709      ;
; -4.510 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.709      ;
; -4.510 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.709      ;
; -4.510 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.709      ;
; -4.510 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.709      ;
; -4.510 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.709      ;
; -4.510 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.709      ;
; -4.444 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.991      ;
; -4.444 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.991      ;
; -4.444 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.991      ;
; -4.444 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.991      ;
; -4.444 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.991      ;
; -4.444 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.991      ;
; -4.444 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.991      ;
; -4.444 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.991      ;
; -4.444 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.991      ;
; -4.385 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.584      ;
; -4.385 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.584      ;
; -4.385 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.584      ;
; -4.385 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.584      ;
; -4.385 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.584      ;
; -4.385 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.584      ;
; -4.385 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.584      ;
; -4.385 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.584      ;
; -4.385 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.584      ;
; -4.385 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.584      ;
; -4.319 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.278     ; 2.526      ;
; -4.319 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.278     ; 2.526      ;
; -4.319 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.278     ; 2.526      ;
; -4.319 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.278     ; 2.526      ;
; -4.319 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.278     ; 2.526      ;
; -4.319 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.278     ; 2.526      ;
; -4.319 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.278     ; 2.526      ;
; -4.319 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.278     ; 2.526      ;
; -4.319 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.278     ; 2.526      ;
; -4.308 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.507      ;
; -4.308 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.507      ;
; -4.308 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.507      ;
; -4.308 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.507      ;
; -4.308 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.507      ;
; -4.308 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.507      ;
; -4.308 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.507      ;
; -4.308 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.507      ;
; -4.308 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.507      ;
; -4.308 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.286     ; 2.507      ;
; -4.304 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.851      ;
; -4.304 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.851      ;
; -4.304 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.851      ;
; -4.304 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.851      ;
; -4.304 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.851      ;
; -4.304 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.851      ;
; -4.304 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.851      ;
; -4.304 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.851      ;
; -4.304 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.851      ;
; -4.226 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.944     ; 2.800      ;
; -4.220 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.944     ; 2.794      ;
; -4.203 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.750      ;
; -4.203 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.750      ;
; -4.203 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.750      ;
; -4.203 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.750      ;
; -4.203 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.750      ;
; -4.203 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.750      ;
; -4.203 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.750      ;
; -4.203 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.750      ;
; -4.203 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.938     ; 2.750      ;
; -4.194 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.278     ; 2.401      ;
; -4.194 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.278     ; 2.401      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -4.587 ; centroID:cID|lastLocX[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.229     ; 3.311      ;
; -4.576 ; centroID:cID|lastLocX[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.229     ; 3.300      ;
; -4.476 ; centroID:cID|lastLocX[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.229     ; 3.200      ;
; -4.466 ; centroID:cID|lastLocX[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.229     ; 3.190      ;
; -4.383 ; centroID:cID|lastLocX[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.229     ; 3.107      ;
; -4.317 ; centroID:cID|lastLocX[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.229     ; 3.041      ;
; -4.293 ; centroID:cID|lastLocY[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.231     ; 3.015      ;
; -4.243 ; centroID:cID|lastLocX[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.229     ; 2.967      ;
; -4.192 ; centroID:cID|lastLocX[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.229     ; 2.916      ;
; -4.165 ; centroID:cID|lastLocY[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.231     ; 2.887      ;
; -4.122 ; centroID:cID|lastLocY[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.231     ; 2.844      ;
; -4.120 ; centroID:cID|lastLocY[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.231     ; 2.842      ;
; -4.048 ; centroID:cID|lastLocY[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.231     ; 2.770      ;
; -4.007 ; centroID:cID|lastLocY[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.231     ; 2.729      ;
; -3.875 ; centroID:cID|lastLocY[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.231     ; 2.597      ;
; -3.807 ; centroID:cID|lastLocX[9]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.594     ; 2.166      ;
; -3.792 ; centroID:cID|lastLocY[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.231     ; 2.514      ;
; -3.748 ; centroID:cID|lastLocY[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.231     ; 2.470      ;
; -3.713 ; centroID:cID|lastLocY[9]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.229     ; 2.437      ;
; -3.498 ; centroID:cID|lastLocX[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.229     ; 2.222      ;
; 1.579  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.527     ; 5.811      ;
; 1.587  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.529     ; 5.801      ;
; 1.679  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.524     ; 5.714      ;
; 1.679  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.517     ; 5.721      ;
; 1.682  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.880     ; 5.355      ;
; 1.683  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.880     ; 5.354      ;
; 1.689  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.514     ; 5.714      ;
; 1.690  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.882     ; 5.345      ;
; 1.691  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.882     ; 5.344      ;
; 1.707  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.517     ; 5.693      ;
; 1.729  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.527     ; 5.661      ;
; 1.777  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.519     ; 5.621      ;
; 1.801  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.512     ; 5.604      ;
; 1.806  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.537     ; 5.574      ;
; 1.810  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.870     ; 5.237      ;
; 1.811  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.870     ; 5.236      ;
; 1.814  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.524     ; 5.579      ;
; 1.832  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.880     ; 5.205      ;
; 1.833  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.880     ; 5.204      ;
; 1.846  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 5.545      ;
; 1.878  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.887     ; 5.152      ;
; 1.879  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.887     ; 5.151      ;
; 1.907  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 5.484      ;
; 1.909  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.890     ; 5.118      ;
; 1.910  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.890     ; 5.117      ;
; 1.923  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.534     ; 5.460      ;
; 1.936  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.891     ; 5.090      ;
; 1.937  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.891     ; 5.089      ;
; 1.949  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.879     ; 5.089      ;
; 1.950  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.879     ; 5.088      ;
; 1.959  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 5.432      ;
; 1.970  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.515     ; 5.432      ;
; 1.981  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.538     ; 5.398      ;
; 2.010  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.525     ; 5.382      ;
; 2.027  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.874     ; 5.016      ;
; 2.028  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.874     ; 5.015      ;
; 2.072  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.521     ; 5.324      ;
; 2.101  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.876     ; 4.940      ;
; 2.102  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.876     ; 4.939      ;
; 2.107  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.532     ; 5.278      ;
; 2.113  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.878     ; 4.926      ;
; 2.114  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.878     ; 4.925      ;
; 2.116  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.510     ; 5.291      ;
; 2.119  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.890     ; 4.908      ;
; 2.120  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.890     ; 4.907      ;
; 2.122  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.880     ; 4.915      ;
; 2.123  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.880     ; 4.914      ;
; 2.135  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.524     ; 5.258      ;
; 2.136  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.524     ; 5.257      ;
; 2.136  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.517     ; 5.264      ;
; 2.136  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.517     ; 5.264      ;
; 2.145  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.514     ; 5.258      ;
; 2.146  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.514     ; 5.257      ;
; 2.146  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.523     ; 5.248      ;
; 2.164  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.537     ; 5.216      ;
; 2.167  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.527     ; 5.223      ;
; 2.183  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.525     ; 5.209      ;
; 2.185  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.505     ; 5.227      ;
; 2.210  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.885     ; 4.822      ;
; 2.211  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.885     ; 4.821      ;
; 2.234  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.519     ; 5.164      ;
; 2.234  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.519     ; 5.164      ;
; 2.242  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.891     ; 4.784      ;
; 2.243  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.891     ; 4.783      ;
; 2.257  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.512     ; 5.148      ;
; 2.258  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.512     ; 5.147      ;
; 2.271  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.524     ; 5.122      ;
; 2.271  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.524     ; 5.122      ;
; 2.282  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.892     ; 4.743      ;
; 2.283  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.892     ; 4.742      ;
; 2.287  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.538     ; 5.092      ;
; 2.301  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.508     ; 5.108      ;
; 2.327  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.539     ; 5.051      ;
; 2.364  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 5.027      ;
; 2.364  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 5.027      ;
; 2.371  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.513     ; 5.033      ;
; 2.385  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.521     ; 5.011      ;
; 2.416  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.975      ;
; 2.416  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.975      ;
; 2.426  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.515     ; 4.976      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                                                                                                       ;
+--------+-----------------------------------------------+---------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -3.124 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 3.035      ;
; -3.124 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 3.035      ;
; -3.124 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 3.035      ;
; -3.124 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 3.035      ;
; -3.124 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 3.035      ;
; -2.974 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.885      ;
; -2.974 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.885      ;
; -2.974 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.885      ;
; -2.974 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.885      ;
; -2.974 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.885      ;
; -2.822 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.733      ;
; -2.822 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.733      ;
; -2.821 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.732      ;
; -2.771 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.682      ;
; -2.771 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.682      ;
; -2.771 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.682      ;
; -2.771 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.682      ;
; -2.771 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.682      ;
; -2.771 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.682      ;
; -2.771 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.682      ;
; -2.771 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.682      ;
; -2.771 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.682      ;
; -2.771 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.682      ;
; -2.730 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.641      ;
; -2.730 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.641      ;
; -2.730 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.641      ;
; -2.730 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.641      ;
; -2.730 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.641      ;
; -2.672 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.583      ;
; -2.672 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.583      ;
; -2.671 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.582      ;
; -2.667 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.578      ;
; -2.667 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.578      ;
; -2.667 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.578      ;
; -2.667 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.578      ;
; -2.667 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.578      ;
; -2.623 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.534      ;
; -2.623 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.534      ;
; -2.623 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.534      ;
; -2.623 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.534      ;
; -2.623 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.534      ;
; -2.592 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.503      ;
; -2.592 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.503      ;
; -2.592 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.503      ;
; -2.592 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.503      ;
; -2.592 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.503      ;
; -2.485 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.949     ; 2.031      ;
; -2.485 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.949     ; 2.031      ;
; -2.485 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.949     ; 2.031      ;
; -2.485 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.949     ; 2.031      ;
; -2.485 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.949     ; 2.031      ;
; -2.469 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.380      ;
; -2.469 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.380      ;
; -2.469 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.380      ;
; -2.469 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.380      ;
; -2.468 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.379      ;
; -2.468 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.379      ;
; -2.453 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.364      ;
; -2.453 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.364      ;
; -2.453 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.364      ;
; -2.453 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.364      ;
; -2.453 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.364      ;
; -2.405 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.316      ;
; -2.405 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.316      ;
; -2.404 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.315      ;
; -2.365 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.276      ;
; -2.365 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.276      ;
; -2.364 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.275      ;
; -2.321 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.232      ;
; -2.321 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.232      ;
; -2.320 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.231      ;
; -2.267 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.178      ;
; -2.267 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.178      ;
; -2.266 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.177      ;
; -2.195 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.949     ; 1.741      ;
; -2.195 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.949     ; 1.741      ;
; -2.194 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.949     ; 1.740      ;
; -2.151 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.062      ;
; -2.151 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.062      ;
; -2.150 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.584     ; 2.061      ;
; -1.805 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.059     ; 2.741      ;
; -1.795 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.059     ; 2.731      ;
; -1.637 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.059     ; 2.573      ;
; -1.572 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.059     ; 2.508      ;
; -1.535 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.059     ; 2.471      ;
; -1.461 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.059     ; 2.397      ;
; -1.454 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|outSerial[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; 0.292      ; 2.741      ;
; -1.452 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.059     ; 2.388      ;
; -1.444 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|outSerial[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; 0.292      ; 2.731      ;
; -1.430 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.363      ;
; -1.423 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.356      ;
; -1.405 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_Y|data_out     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.058     ; 2.342      ;
; -1.393 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.326      ;
; -1.386 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[9]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.319      ;
; -1.383 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.316      ;
; -1.382 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[9]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.315      ;
; -1.347 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.062     ; 2.280      ;
; -1.286 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|outSerial[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; 0.292      ; 2.573      ;
; -1.276 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.012     ; 1.759      ;
; -1.276 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.012     ; 1.759      ;
+--------+-----------------------------------------------+---------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.721 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.891     ; 0.825      ;
; -1.638 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.891     ; 0.742      ;
; -1.416 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.351      ;
; -1.391 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.326      ;
; -1.377 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.312      ;
; -1.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.296      ;
; -1.353 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.288      ;
; -1.353 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.288      ;
; -1.338 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.273      ;
; -1.330 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.265      ;
; -1.319 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.254      ;
; -1.308 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.243      ;
; -1.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.232      ;
; -1.287 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.222      ;
; -1.287 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.222      ;
; -1.271 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 2.206      ;
; -1.170 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.104      ;
; -1.096 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.029      ;
; -1.075 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.009      ;
; -1.053 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.987      ;
; -1.014 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.947      ;
; -0.979 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.912      ;
; -0.839 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.773      ;
; -0.838 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.772      ;
; -0.829 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.762      ;
; -0.802 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.735      ;
; -0.782 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.716      ;
; -0.739 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.672      ;
; -0.738 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.671      ;
; -0.494 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.429      ;
; -0.493 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.428      ;
; -0.492 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.427      ;
; -0.491 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.426      ;
; -0.488 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.423      ;
; -0.390 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.323      ;
; -0.385 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.318      ;
; -0.383 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.316      ;
; -0.380 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.313      ;
; -0.380 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.313      ;
; -0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.188      ;
; -0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.187      ;
; -0.251 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.186      ;
; -0.250 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.185      ;
; -0.245 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.180      ;
; -0.231 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.166      ;
; -0.190 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.123      ;
; -0.190 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.123      ;
; -0.189 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.122      ;
; -0.188 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.121      ;
; -0.188 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.121      ;
; -0.187 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.120      ;
; -0.186 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.119      ;
; -0.186 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.119      ;
; -0.182 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.115      ;
; -0.176 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.109      ;
; -0.159 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.088      ;
; -0.142 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.076      ;
; -0.140 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.074      ;
; -0.140 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.074      ;
; -0.140 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.074      ;
; -0.139 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.073      ;
; -0.139 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.073      ;
; -0.137 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.071      ;
; -0.135 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.069      ;
; -0.135 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.069      ;
; -0.134 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.068      ;
; -0.133 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.067      ;
; -0.128 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.057      ;
; -0.120 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.049      ;
; -0.116 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.045      ;
; -0.115 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.044      ;
; -0.100 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.029      ;
; -0.100 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.033      ;
; -0.098 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.027      ;
; -0.095 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.024      ;
; -0.093 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.022      ;
; -0.088 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.017      ;
; -0.081 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.010      ;
; -0.081 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.010      ;
; -0.079 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.008      ;
; -0.078 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.007      ;
; -0.073 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 3.002      ;
; -0.063 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 2.992      ;
; -0.058 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 2.987      ;
; -0.058 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 2.987      ;
; -0.050 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.984      ;
; -0.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.973      ;
; -0.038 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.971      ;
; -0.036 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.970      ;
; -0.030 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.963      ;
; -0.029 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 2.958      ;
; -0.029 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.962      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.961      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.961      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.961      ;
; -0.027 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.961      ;
; -0.026 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.959      ;
; -0.026 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.959      ;
; -0.021 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 2.950      ;
; -0.017 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.014      ; 2.946      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; -0.131 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.019      ; 2.854      ;
; 0.418  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.019      ; 2.805      ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1D4'                                                                                                           ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.112 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.234      ; 0.841      ;
; -0.100 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.234      ; 0.829      ;
; -0.100 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.234      ; 0.829      ;
; -0.099 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.234      ; 0.828      ;
; -0.097 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.234      ; 0.826      ;
; -0.087 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.234      ; 0.816      ;
; -0.086 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.234      ; 0.815      ;
; 0.043  ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.234      ; 0.686      ;
; 0.264  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.042     ; 0.689      ;
; 0.265  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.042     ; 0.688      ;
; 0.274  ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.062     ; 0.659      ;
; 0.298  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.038     ; 0.659      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                             ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.136 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 0.500        ; 2.291      ; 2.839      ;
; 0.689 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 1.000        ; 2.291      ; 2.786      ;
; 7.025 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.909      ;
; 7.074 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.860      ;
; 7.122 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.812      ;
; 7.192 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.742      ;
; 7.194 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.740      ;
; 7.215 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.719      ;
; 7.295 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.639      ;
; 7.300 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.634      ;
; 7.315 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.619      ;
; 7.320 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.614      ;
; 7.326 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.608      ;
; 7.331 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.603      ;
; 7.411 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.523      ;
; 7.435 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.499      ;
; 7.447 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.487      ;
; 7.467 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.467      ;
; 7.507 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.427      ;
; 7.524 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.410      ;
; 7.539 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.395      ;
; 7.552 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.382      ;
; 7.561 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.373      ;
; 7.583 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.351      ;
; 7.663 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.271      ;
; 7.667 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.267      ;
; 7.699 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.235      ;
; 7.750 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.184      ;
; 7.776 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 2.158      ;
; 7.890 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 2.043      ;
; 7.892 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 2.041      ;
; 8.004 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.929      ;
; 8.006 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.927      ;
; 8.006 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.927      ;
; 8.009 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.924      ;
; 8.077 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.856      ;
; 8.077 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.857      ;
; 8.083 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.850      ;
; 8.084 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.849      ;
; 8.091 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.842      ;
; 8.107 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.826      ;
; 8.120 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.813      ;
; 8.122 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.811      ;
; 8.123 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.810      ;
; 8.124 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.809      ;
; 8.162 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.771      ;
; 8.173 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.760      ;
; 8.179 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.754      ;
; 8.179 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.754      ;
; 8.193 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.740      ;
; 8.199 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.734      ;
; 8.201 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.732      ;
; 8.222 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.712      ;
; 8.238 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.695      ;
; 8.273 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.660      ;
; 8.283 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.650      ;
; 8.309 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.624      ;
; 8.309 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.624      ;
; 8.315 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.618      ;
; 8.316 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.617      ;
; 8.320 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.614      ;
; 8.369 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.564      ;
; 8.386 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.547      ;
; 8.394 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.539      ;
; 8.402 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.531      ;
; 8.423 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.510      ;
; 8.425 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.508      ;
; 8.425 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.508      ;
; 8.425 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.508      ;
; 8.426 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.507      ;
; 8.429 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.504      ;
; 8.430 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.503      ;
; 8.431 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.502      ;
; 8.431 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.502      ;
; 8.431 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.502      ;
; 8.432 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.501      ;
; 8.474 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.459      ;
; 8.474 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.459      ;
; 8.480 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.453      ;
; 8.480 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.453      ;
; 8.480 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.453      ;
; 8.480 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.453      ;
; 8.495 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.439      ;
; 8.496 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.437      ;
; 8.498 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.435      ;
; 8.501 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.432      ;
; 8.503 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.430      ;
; 8.505 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.428      ;
; 8.510 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.423      ;
; 8.523 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.411      ;
; 8.532 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.401      ;
; 8.545 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.388      ;
; 8.549 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.384      ;
; 8.557 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.061     ; 1.377      ;
; 8.928 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.005      ;
; 8.932 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 1.001      ;
; 8.935 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 0.998      ;
; 8.942 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 0.991      ;
; 8.949 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 0.984      ;
; 8.961 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.062     ; 0.972      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.152 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.194     ; 0.659      ;
; 0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.038     ; 0.659      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.173   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.237      ; 0.708      ;
; 0.211   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.236      ; 0.659      ;
; 0.255   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.237      ; 0.626      ;
; 0.722   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.237      ; 0.659      ;
; 0.739   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.237      ; 0.642      ;
; 0.744   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.236      ; 0.626      ;
; 310.774 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.659      ;
; 311.096 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.337      ;
; 311.267 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 1.165      ;
; 311.290 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 1.144      ;
; 311.310 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 1.124      ;
; 311.430 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 1.004      ;
; 311.439 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 0.995      ;
; 311.454 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 0.980      ;
; 311.576 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 0.856      ;
; 311.699 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 0.735      ;
; 623.629 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 1.304      ;
; 623.861 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.060     ; 1.074      ;
; 623.864 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.060     ; 1.071      ;
; 623.893 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.060     ; 1.042      ;
; 623.953 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 0.980      ;
; 624.081 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.060     ; 0.854      ;
; 624.276 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.060     ; 0.659      ;
; 624.298 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.060     ; 0.637      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.528  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.652      ; 0.580      ;
; -0.509  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.652      ; 0.599      ;
; -0.497  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 0.612      ;
; -0.028  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.652      ; 0.580      ;
; -0.009  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.652      ; 0.599      ;
; 0.056   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.653      ; 0.665      ;
; 0.360   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.360   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.550   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.767      ;
; 0.628   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.845      ;
; 0.631   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.850      ;
; 0.753   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.970      ;
; 0.753   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.970      ;
; 0.939   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.158      ;
; 312.887 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.626      ;
; 313.019 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.061      ; 0.757      ;
; 313.108 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.847      ;
; 313.109 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.848      ;
; 313.128 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.867      ;
; 313.187 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.926      ;
; 313.187 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 0.926      ;
; 313.312 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.061      ; 1.050      ;
; 313.424 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.061      ; 1.162      ;
; 313.755 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.061      ; 1.493      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                               ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -0.183 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 0.000        ; 2.374      ; 2.577      ;
; 0.344  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; -0.500       ; 2.374      ; 2.604      ;
; 0.557  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.558  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.559  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 0.778      ;
; 0.572  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.574  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.578  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 0.797      ;
; 0.831  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.050      ;
; 0.833  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.052      ;
; 0.834  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.053      ;
; 0.845  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.064      ;
; 0.847  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.066      ;
; 0.847  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.066      ;
; 0.852  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.071      ;
; 0.852  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.071      ;
; 0.857  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.076      ;
; 0.861  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.080      ;
; 0.935  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.154      ;
; 0.938  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.157      ;
; 0.938  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.157      ;
; 0.940  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.159      ;
; 0.941  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.160      ;
; 0.943  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.162      ;
; 0.944  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.163      ;
; 0.946  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.165      ;
; 0.957  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.176      ;
; 0.959  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.178      ;
; 0.960  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.179      ;
; 0.971  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.189      ;
; 0.972  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.191      ;
; 0.980  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.199      ;
; 0.991  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.209      ;
; 1.024  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.243      ;
; 1.035  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.254      ;
; 1.039  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.258      ;
; 1.051  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.269      ;
; 1.051  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.269      ;
; 1.056  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.275      ;
; 1.057  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.276      ;
; 1.067  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.286      ;
; 1.067  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.286      ;
; 1.069  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.288      ;
; 1.070  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.289      ;
; 1.071  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.290      ;
; 1.071  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.289      ;
; 1.071  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.289      ;
; 1.071  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.290      ;
; 1.073  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.292      ;
; 1.075  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.293      ;
; 1.076  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.295      ;
; 1.091  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.309      ;
; 1.091  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.309      ;
; 1.096  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.314      ;
; 1.097  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.316      ;
; 1.101  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.319      ;
; 1.102  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.321      ;
; 1.102  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.321      ;
; 1.115  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.334      ;
; 1.115  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.334      ;
; 1.120  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.339      ;
; 1.124  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.343      ;
; 1.128  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.347      ;
; 1.140  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.359      ;
; 1.164  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.383      ;
; 1.167  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.386      ;
; 1.167  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.386      ;
; 1.168  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.387      ;
; 1.168  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.387      ;
; 1.171  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.390      ;
; 1.171  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.390      ;
; 1.172  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.391      ;
; 1.181  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.400      ;
; 1.183  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.402      ;
; 1.188  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.407      ;
; 1.194  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.413      ;
; 1.200  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 1.418      ;
; 1.207  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.426      ;
; 1.253  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.472      ;
; 1.277  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.496      ;
; 1.293  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.512      ;
; 1.301  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.520      ;
; 1.308  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.527      ;
; 1.311  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.530      ;
; 1.379  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.598      ;
; 1.379  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.598      ;
; 1.392  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.611      ;
; 1.392  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.611      ;
; 1.397  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 1.616      ;
; 1.921  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 2.140      ;
; 2.024  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 2.243      ;
; 2.073  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.291      ;
; 2.125  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 2.344      ;
; 2.128  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 2.347      ;
; 2.145  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 2.364      ;
; 2.188  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 2.407      ;
; 2.224  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.061      ; 2.442      ;
; 2.277  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 2.496      ;
; 2.351  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 2.570      ;
; 2.407  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.062      ; 2.626      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.169 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.626      ;
; -0.161 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.634      ;
; -0.159 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.636      ;
; -0.141 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.654      ;
; -0.118 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.677      ;
; -0.085 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.709      ;
; -0.085 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.710      ;
; -0.074 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.720      ;
; -0.074 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.720      ;
; -0.054 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.740      ;
; -0.047 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.747      ;
; -0.047 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.748      ;
; -0.043 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.751      ;
; -0.031 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.763      ;
; -0.027 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.767      ;
; -0.017 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.778      ;
; -0.007 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.787      ;
; -0.006 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.788      ;
; 0.003  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.797      ;
; 0.003  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.797      ;
; 0.004  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.799      ;
; 0.009  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.803      ;
; 0.010  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.805      ;
; 0.026  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.557      ; 2.820      ;
; 0.035  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.830      ;
; 0.038  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.833      ;
; 0.060  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.855      ;
; 0.070  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.558      ; 2.865      ;
; 0.219  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.194      ; 0.580      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.591      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.592      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.376  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.594      ;
; 0.377  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.595      ;
; 0.385  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.478  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.480  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.699      ;
; 0.481  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.700      ;
; 0.481  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.700      ;
; 0.481  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.700      ;
; 0.503  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.722      ;
; 0.510  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.728      ;
; 0.513  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.731      ;
; 0.515  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.734      ;
; 0.534  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.752      ;
; 0.553  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.771      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.772      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.556  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.556  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.557  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.776      ;
; 0.557  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.776      ;
; 0.558  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.776      ;
; 0.558  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.777      ;
; 0.599  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.817      ;
; 0.734  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.952      ;
; 0.735  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.953      ;
; 0.736  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.954      ;
; 0.736  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.953      ;
; 0.738  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.956      ;
; 0.739  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.957      ;
; 0.739  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.957      ;
; 0.743  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.961      ;
; 0.744  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.962      ;
; 0.745  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.963      ;
; 0.745  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.963      ;
; 0.746  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.964      ;
; 0.766  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.984      ;
; 0.766  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.984      ;
; 0.770  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.988      ;
; 0.777  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.995      ;
; 0.778  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.996      ;
; 0.779  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.997      ;
; 0.780  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.998      ;
; 0.781  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.999      ;
; 0.782  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.000      ;
; 0.783  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.001      ;
; 0.831  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.050      ;
; 0.861  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.081      ;
; 0.861  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.081      ;
; 0.863  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.083      ;
; 0.864  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.084      ;
; 0.864  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.084      ;
; 0.881  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.099      ;
; 0.882  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.100      ;
; 0.885  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.103      ;
; 0.886  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.104      ;
; 0.891  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.109      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.144 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.121      ; 2.631      ;
; 0.684 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.121      ; 2.671      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                                                                                                         ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.344 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.076      ; 0.577      ;
; 0.358 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.580      ;
; 0.439 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.657      ;
; 0.559 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 0.778      ;
; 0.561 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 0.781      ;
; 0.575 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 0.794      ;
; 0.577 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 0.796      ;
; 0.621 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.839      ;
; 0.711 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.929      ;
; 0.734 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 0.952      ;
; 0.795 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.014      ;
; 0.803 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.021      ;
; 0.809 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.027      ;
; 0.842 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.430      ; 1.429      ;
; 0.848 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.069      ;
; 0.852 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.071      ;
; 0.853 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.072      ;
; 0.860 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.078      ;
; 0.866 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.085      ;
; 0.866 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.085      ;
; 0.868 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.087      ;
; 0.888 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.106      ;
; 0.894 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.112      ;
; 0.941 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.159      ;
; 0.945 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.430      ; 1.532      ;
; 0.952 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.170      ;
; 0.959 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.178      ;
; 0.960 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.179      ;
; 0.962 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.181      ;
; 0.962 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.181      ;
; 0.963 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.182      ;
; 0.964 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.183      ;
; 0.966 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.430      ; 1.553      ;
; 0.977 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.196      ;
; 0.978 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.197      ;
; 0.980 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.199      ;
; 0.983 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.202      ;
; 0.986 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.205      ;
; 0.987 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.064      ; 1.208      ;
; 0.988 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.064      ; 1.209      ;
; 1.013 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.232      ;
; 1.015 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.064      ; 1.236      ;
; 1.017 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.064      ; 1.238      ;
; 1.048 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.266      ;
; 1.068 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.286      ;
; 1.072 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.291      ;
; 1.074 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.293      ;
; 1.074 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.293      ;
; 1.074 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.292      ;
; 1.092 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.311      ;
; 1.098 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.316      ;
; 1.104 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.322      ;
; 1.127 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.346      ;
; 1.143 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.362      ;
; 1.149 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.367      ;
; 1.149 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.367      ;
; 1.181 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.399      ;
; 1.184 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.403      ;
; 1.186 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.405      ;
; 1.186 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.404      ;
; 1.202 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.421      ;
; 1.206 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.065      ; 1.428      ;
; 1.226 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.444      ;
; 1.247 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.466      ;
; 1.253 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.472      ;
; 1.257 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.476      ;
; 1.262 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.481      ;
; 1.262 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.061      ; 1.480      ;
; 1.309 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.065      ; 1.531      ;
; 1.330 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.065      ; 1.552      ;
; 1.334 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.553      ;
; 1.337 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.556      ;
; 1.346 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.565      ;
; 1.360 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.579      ;
; 1.362 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.581      ;
; 1.362 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.581      ;
; 1.366 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.585      ;
; 1.368 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.062      ; 1.587      ;
; 1.391 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.430      ; 1.978      ;
; 1.413 ; centroID:cID|lastLocY[2]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.361     ; 0.729      ;
; 1.415 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.430      ; 2.002      ;
; 1.437 ; centroID:cID|lastLocY[8]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.361     ; 0.753      ;
; 1.439 ; centroID:cID|lastLocY[3]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.361     ; 0.755      ;
; 1.440 ; centroID:cID|lastLocY[6]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.361     ; 0.756      ;
; 1.441 ; centroID:cID|lastLocY[5]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.361     ; 0.757      ;
; 1.441 ; centroID:cID|lastLocY[1]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.361     ; 0.757      ;
; 1.447 ; centroID:cID|lastLocY[4]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.361     ; 0.763      ;
; 1.450 ; centroID:cID|lastLocY[7]                      ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; -0.500       ; -0.361     ; 0.766      ;
; 1.460 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.064      ; 1.681      ;
; 1.464 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.064      ; 1.685      ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                                       ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.358 ; centroID:cID|theresWhite   ; centroID:cID|theresWhite                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.577      ;
; 0.381 ; CAPonce:CAP11|enawRAMclk   ; CAPonce:CAP11|enawRAMclk                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.039      ; 0.577      ;
; 0.390 ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|v_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.609      ;
; 0.484 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.426      ; 1.067      ;
; 0.556 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; centroID:cID|mostCount[8]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.776      ;
; 0.559 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.778      ;
; 0.568 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.608      ; 0.883      ;
; 0.568 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; centroID:cID|whiteCount[8] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.793      ;
; 0.577 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.796      ;
; 0.582 ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.801      ;
; 0.588 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[0]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.807      ;
; 0.590 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.809      ;
; 0.590 ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|h_count[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.809      ;
; 0.596 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.608      ; 0.911      ;
; 0.604 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.608      ; 0.919      ;
; 0.606 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.077      ; 0.840      ;
; 0.610 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.829      ;
; 0.614 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.833      ;
; 0.615 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.607      ; 0.929      ;
; 0.616 ; CAPonce:CAP11|RAM_adr[4]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.608      ; 0.931      ;
; 0.619 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.608      ; 0.934      ;
; 0.639 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.608      ; 0.954      ;
; 0.648 ; CAPonce:CAP11|v_count[8]   ; centroID:cID|firstRow[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.294      ; 0.619      ;
; 0.668 ; centroID:cID|theresWhite   ; centroID:cID|lastLocY[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.886      ;
; 0.668 ; CAPonce:CAP11|v_count[7]   ; centroID:cID|firstRow[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.294      ; 0.639      ;
; 0.686 ; CAPonce:CAP11|h_count[1]   ; centroID:cID|firstWhite[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.657      ; 1.020      ;
; 0.694 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.913      ;
; 0.698 ; centroID:cID|mostLocY[6]   ; centroID:cID|lastLocY[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.084      ; 0.939      ;
; 0.701 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.920      ;
; 0.706 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.925      ;
; 0.715 ; CAPonce:CAP11|h_count[8]   ; centroID:cID|firstWhite[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.655      ; 1.047      ;
; 0.716 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|h_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.935      ;
; 0.721 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|h_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.940      ;
; 0.722 ; centroID:cID|mostLocY[5]   ; centroID:cID|lastLocY[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.084      ; 0.963      ;
; 0.728 ; centroID:cID|mostLocY[9]   ; centroID:cID|lastLocY[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.084      ; 0.969      ;
; 0.735 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.618      ; 1.060      ;
; 0.736 ; centroID:cID|mostCount[0]  ; centroID:cID|mostCount[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.955      ;
; 0.740 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.959      ;
; 0.743 ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|h_count[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.962      ;
; 0.747 ; CAPonce:CAP11|RAM_adr[10]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.608      ; 1.062      ;
; 0.748 ; centroID:cID|mostLocY[7]   ; centroID:cID|lastLocY[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.084      ; 0.989      ;
; 0.748 ; CAPonce:CAP11|h_count[9]   ; centroID:cID|firstWhite[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.657      ; 1.082      ;
; 0.749 ; CAPonce:CAP11|h_count[9]   ; centroID:cID|firstWhite[0]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.657      ; 1.083      ;
; 0.749 ; CAPonce:CAP11|h_count[9]   ; centroID:cID|firstWhite[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.657      ; 1.083      ;
; 0.754 ; CAPonce:CAP11|v_count[6]   ; centroID:cID|firstRow[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.294      ; 0.725      ;
; 0.764 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.983      ;
; 0.765 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|h_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.984      ;
; 0.768 ; centroID:cID|whiteCount[4] ; centroID:cID|lastWhite[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.067      ; 0.992      ;
; 0.768 ; CAPonce:CAP11|h_count[9]   ; centroID:cID|firstWhite[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.657      ; 1.102      ;
; 0.769 ; CAPonce:CAP11|h_count[9]   ; centroID:cID|firstWhite[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.657      ; 1.103      ;
; 0.770 ; centroID:cID|whiteCount[2] ; centroID:cID|lastWhite[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.067      ; 0.994      ;
; 0.771 ; CAPonce:CAP11|h_count[9]   ; centroID:cID|firstWhite[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.657      ; 1.105      ;
; 0.775 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.618      ; 1.100      ;
; 0.777 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.608      ; 1.092      ;
; 0.788 ; centroID:cID|whiteCount[3] ; centroID:cID|lastWhite[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.067      ; 1.012      ;
; 0.788 ; centroID:cID|whiteCount[1] ; centroID:cID|lastWhite[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.067      ; 1.012      ;
; 0.790 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.605      ; 1.102      ;
; 0.814 ; CAPonce:CAP11|v_count[4]   ; centroID:cID|firstRow[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.302      ; 0.793      ;
; 0.826 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.600      ; 1.133      ;
; 0.826 ; CAPonce:CAP11|v_count[1]   ; centroID:cID|firstRow[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.302      ; 0.805      ;
; 0.827 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.621      ; 1.155      ;
; 0.831 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.050      ;
; 0.833 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.052      ;
; 0.841 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.607      ; 1.155      ;
; 0.843 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.061      ;
; 0.843 ; CAPonce:CAP11|v_count[5]   ; centroID:cID|firstRow[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.294      ; 0.814      ;
; 0.843 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.067      ;
; 0.849 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.067      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1D4'                                                                                                           ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.361 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.062      ; 0.580      ;
; 0.385 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.038      ; 0.580      ;
; 0.394 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.042      ; 0.593      ;
; 0.394 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.042      ; 0.593      ;
; 0.558 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.357      ; 0.592      ;
; 0.666 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.357      ; 0.700      ;
; 0.691 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.357      ; 0.725      ;
; 0.692 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.357      ; 0.726      ;
; 0.694 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.357      ; 0.728      ;
; 0.695 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.357      ; 0.729      ;
; 0.695 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.357      ; 0.729      ;
; 0.710 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.357      ; 0.744      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.038      ; 0.580      ;
; 0.444 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.031     ; 0.580      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.536 ; VGA_generator:VGApart|RAM_adr1[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.754      ;
; 0.545 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.763      ;
; 0.547 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.765      ;
; 0.555 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.565 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.783      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.579 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.581 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.799      ;
; 0.583 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.584 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.802      ;
; 0.587 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.589 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.591 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.593 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.812      ;
; 0.595 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.813      ;
; 0.625 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.843      ;
; 0.657 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.875      ;
; 0.672 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.890      ;
; 0.676 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.894      ;
; 0.678 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.896      ;
; 0.687 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.905      ;
; 0.727 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.945      ;
; 0.732 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.950      ;
; 0.783 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.001      ;
; 0.831 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.049      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.854 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.072      ;
; 0.857 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.076      ;
; 0.858 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|h_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.687 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.766     ; 1.416      ;
; -1.562 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.651     ; 1.416      ;
; -0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.873      ;
; -0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.873      ;
; -0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.873      ;
; -0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.873      ;
; -0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.873      ;
; -0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.873      ;
; -0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.873      ;
; -0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.873      ;
; -0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.873      ;
; -0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.873      ;
; -0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.873      ;
; -0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.873      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.365 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.998      ; 1.858      ;
; -0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.873      ;
; -0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.873      ;
; -0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.873      ;
; -0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.873      ;
; -0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.873      ;
; -0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.873      ;
; -0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.873      ;
; -0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.873      ;
; -0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.873      ;
; -0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.873      ;
; -0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.873      ;
; -0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.873      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; -0.240 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.113      ; 1.858      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.076  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.997      ; 1.416      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.104  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.996      ; 1.387      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.201  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.112      ; 1.416      ;
; 0.229  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.111      ; 1.387      ;
; 0.229  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.111      ; 1.387      ;
; 0.229  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.111      ; 1.387      ;
; 0.229  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.111      ; 1.387      ;
; 0.229  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.111      ; 1.387      ;
; 0.229  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.111      ; 1.387      ;
; 0.229  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.111      ; 1.387      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.257      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.294 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.319      ; 1.280      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.257      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.394 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.209      ; 1.280      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.736 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.321      ; 1.724      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.320      ; 1.725      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.320      ; 1.725      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.320      ; 1.725      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.320      ; 1.725      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.320      ; 1.725      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.320      ; 1.725      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.320      ; 1.725      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.320      ; 1.725      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.320      ; 1.725      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.320      ; 1.725      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.320      ; 1.725      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.320      ; 1.725      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.836 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.211      ; 1.724      ;
; 0.838 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.210      ; 1.725      ;
; 0.838 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.210      ; 1.725      ;
; 0.838 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.210      ; 1.725      ;
; 0.838 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.210      ; 1.725      ;
; 0.838 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.210      ; 1.725      ;
; 0.838 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.210      ; 1.725      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1D4'                                                               ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1D4 ; Rise       ; GPIO1D4                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.041 ; 0.175        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -0.041 ; 0.175        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -0.041 ; 0.175        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -0.041 ; 0.175        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -0.010 ; 0.174        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -0.010 ; 0.174        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -0.010 ; 0.174        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.006  ; 0.190        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.006  ; 0.190        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.006  ; 0.190        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.006  ; 0.190        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.006  ; 0.190        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.154  ; 0.154        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK|combout             ;
; 0.163  ; 0.163        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|dPCLK|datad               ;
; 0.192  ; 0.192        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.192  ; 0.192        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.199  ; 0.199        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.199  ; 0.199        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.199  ; 0.199        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.199  ; 0.199        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.199  ; 0.199        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.199  ; 0.199        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.199  ; 0.199        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.199  ; 0.199        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.199  ; 0.199        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|takeTurn|clk              ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; GPIO1D4~input|o                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; GPIO1D4~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; GPIO1D4~input|i                 ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.604  ; 0.820        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.604  ; 0.820        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.604  ; 0.820        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.639  ; 0.823        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.639  ; 0.823        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.639  ; 0.823        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.639  ; 0.823        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; GPIO1D4~input|o                 ;
; 0.801  ; 0.801        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.801  ; 0.801        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.801  ; 0.801        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.801  ; 0.801        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.801  ; 0.801        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.801  ; 0.801        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.801  ; 0.801        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.801  ; 0.801        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.801  ; 0.801        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|takeTurn|clk              ;
; 0.808  ; 0.808        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.808  ; 0.808        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.835  ; 0.835        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|dPCLK|datad               ;
; 0.844  ; 0.844        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.844  ; 0.844        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.844  ; 0.844        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.844  ; 0.844        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK|combout             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'                                                                                                                                      ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.207  ; 0.423        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
; 0.403  ; 0.619        ; 0.216          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.576  ; 0.576        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.595 ; 4.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 4.595 ; 4.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 4.595 ; 4.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 4.595 ; 4.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 4.595 ; 4.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 4.595 ; 4.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 4.595 ; 4.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 4.595 ; 4.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 4.595 ; 4.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 4.595 ; 4.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 4.595 ; 4.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 4.595 ; 4.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
; 4.723 ; 4.723        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.723 ; 4.723        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.740 ; 4.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.740 ; 4.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.743 ; 4.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.743 ; 4.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.745 ; 4.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.748 ; 4.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.756 ; 4.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|Clk_aux|clk                                          ;
; 4.756 ; 4.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[0]|clk                                       ;
; 4.756 ; 4.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[10]|clk                                      ;
; 4.756 ; 4.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[1]|clk                                       ;
; 4.756 ; 4.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[2]|clk                                       ;
; 4.756 ; 4.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[3]|clk                                       ;
; 4.756 ; 4.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[4]|clk                                       ;
; 4.756 ; 4.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[5]|clk                                       ;
; 4.756 ; 4.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[6]|clk                                       ;
; 4.756 ; 4.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[7]|clk                                       ;
; 4.756 ; 4.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[8]|clk                                       ;
; 4.756 ; 4.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[9]|clk                                       ;
; 4.762 ; 4.762        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.762 ; 4.762        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 4.766 ; 4.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.769 ; 4.769        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.004 ; 5.220        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 5.004 ; 5.220        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 5.004 ; 5.220        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 5.004 ; 5.220        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 5.004 ; 5.220        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 5.004 ; 5.220        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 5.004 ; 5.220        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 5.004 ; 5.220        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 5.004 ; 5.220        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 5.004 ; 5.220        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 5.004 ; 5.220        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 5.004 ; 5.220        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
; 5.230 ; 5.230        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.234 ; 5.234        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.237 ; 5.237        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.237 ; 5.237        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.243 ; 5.243        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|Clk_aux|clk                                          ;
; 5.243 ; 5.243        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[0]|clk                                       ;
; 5.243 ; 5.243        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[10]|clk                                      ;
; 5.243 ; 5.243        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[1]|clk                                       ;
; 5.243 ; 5.243        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[2]|clk                                       ;
; 5.243 ; 5.243        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[3]|clk                                       ;
; 5.243 ; 5.243        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[4]|clk                                       ;
; 5.243 ; 5.243        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[5]|clk                                       ;
; 5.243 ; 5.243        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[6]|clk                                       ;
; 5.243 ; 5.243        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[7]|clk                                       ;
; 5.243 ; 5.243        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[8]|clk                                       ;
; 5.243 ; 5.243        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[9]|clk                                       ;
; 5.251 ; 5.251        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.255 ; 5.255        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.258 ; 5.258        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.258 ; 5.258        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.274 ; 5.274        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.274 ; 5.274        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.628 ; 9.858        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.628 ; 9.858        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.628 ; 9.858        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.628 ; 9.858        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.628 ; 9.858        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.631 ; 9.861        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.631 ; 9.861        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.631 ; 9.861        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.631 ; 9.861        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.254 ; 312.470      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.296 ; 312.512      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.296 ; 312.512      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.296 ; 312.512      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.301 ; 312.485      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.301 ; 312.485      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.301 ; 312.485      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.344 ; 312.528      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.344 ; 312.528      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.344 ; 312.528      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.344 ; 312.528      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.486 ; 312.486      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.486 ; 312.486      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.494 ; 312.494      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.494 ; 312.494      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.494 ; 312.494      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.494 ; 312.494      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.494 ; 312.494      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.494 ; 312.494      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.494 ; 312.494      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.506 ; 312.506      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.513 ; 312.513      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.513 ; 312.513      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; 3.447  ; 3.961 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; 3.447  ; 3.961 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; 3.546  ; 3.987 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; 3.427  ; 3.839 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; 3.546  ; 3.987 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; 5.813  ; 6.328 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; 5.813  ; 6.328 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; 3.168  ; 3.730 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; 4.965  ; 5.452 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; 4.995  ; 5.529 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; 3.792  ; 4.373 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; 4.197  ; 4.722 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.338  ; 0.948 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.031  ; 0.686 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; -0.049 ; 0.596 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.074  ; 0.633 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+--------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; -3.027 ; -3.495 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; -3.027 ; -3.495 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; -2.975 ; -3.421 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; -2.975 ; -3.421 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; -3.151 ; -3.556 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; -2.456 ; -2.934 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; -3.085 ; -3.576 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; -2.519 ; -3.065 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; -3.119 ; -3.617 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; -2.979 ; -3.477 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; -2.456 ; -2.934 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; -2.480 ; -2.973 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.151  ; -0.447 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.458  ; -0.173 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; 0.535  ; -0.085 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.416  ; -0.122 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 2.015 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 2.015 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.889 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.889 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 6.235 ; 6.285 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 5.324 ; 5.355 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 5.383 ; 5.403 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 5.530 ; 5.601 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 6.235 ; 6.285 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 6.422 ; 6.447 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 5.362 ; 5.397 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 5.597 ; 5.660 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 6.422 ; 6.447 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 6.154 ; 6.180 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 5.427 ; 5.534 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 6.029 ; 6.070 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 5.666 ; 5.765 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 5.799 ; 5.868 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 5.908 ; 5.991 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 6.029 ; 6.070 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 5.234 ; 5.273 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.871 ; 6.820 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.679 ; 6.690 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.715 ; 6.738 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 5.254 ; 5.371 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 5.254 ; 5.371 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.171 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.171 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 4.336 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 4.336 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 3.812 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 3.812 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 5.510 ; 5.360 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 3.742 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 5.510 ; 5.360 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 6.429 ; 6.382 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 6.429 ; 6.382 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.625 ; 5.475 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.625 ; 5.475 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 1.642 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 1.642 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.517 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.517 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 4.932 ; 4.961 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 4.932 ; 4.961 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 4.988 ; 5.006 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 5.129 ; 5.197 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 5.806 ; 5.854 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 4.968 ; 5.002 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 4.968 ; 5.002 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 5.193 ; 5.253 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 5.985 ; 6.008 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 5.728 ; 5.753 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 5.031 ; 5.133 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 5.260 ; 5.355 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 5.260 ; 5.355 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 5.388 ; 5.453 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 5.492 ; 5.571 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 5.609 ; 5.648 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 4.844 ; 4.882 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.669 ; 6.614 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.484 ; 6.490 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.518 ; 6.535 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 4.752 ; 4.864 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 4.752 ; 4.864 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.050 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.050 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 4.201 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 4.201 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 3.741 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 3.741 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 5.361 ; 3.668 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 3.668 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 5.361 ; 5.212 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 6.244 ; 6.193 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 6.244 ; 6.193 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.471 ; 5.322 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.471 ; 5.322 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.064 ;    ;    ; 6.370 ;
; SW[3]      ; GPIO0_D[14] ; 6.126 ;    ;    ; 6.444 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 5.927 ;    ;    ; 6.221 ;
; SW[3]      ; GPIO0_D[14] ; 5.986 ;    ;    ; 6.292 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 66.77 MHz   ; 66.77 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 148.99 MHz  ; 148.99 MHz      ; CAPonce:CAP11|CAPclk                                ;                                                               ;
; 309.79 MHz  ; 309.79 MHz      ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;                                                               ;
; 321.75 MHz  ; 321.75 MHz      ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 374.11 MHz  ; 250.0 MHz       ; CLOCK_50                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 411.35 MHz  ; 411.35 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
; 920.81 MHz  ; 250.0 MHz       ; GPIO1D4                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1661.13 MHz ; 500.0 MHz       ; SCCBdrive:SCCBdriver|clk400                         ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPonce:CAP11|CAPclk                                ; -4.312 ; -620.419      ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.056 ; -4.056        ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -2.788 ; -45.187       ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.431 ; -21.240       ;
; GPIO1D4                                             ; -0.043 ; -0.157        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.042 ; -0.042        ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.244  ; 0.000         ;
; CLOCK_50                                            ; 0.255  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.325  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.586 ; -1.731        ;
; CLOCK_50                                            ; -0.211 ; -0.211        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.024 ; -0.044        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.085  ; 0.000         ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 0.299  ; 0.000         ;
; CAPonce:CAP11|CAPclk                                ; 0.313  ; 0.000         ;
; GPIO1D4                                             ; 0.321  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.341  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.497  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.463 ; -8.962        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.321 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1D4                                             ; -3.000  ; -15.020       ;
; CAPonce:CAP11|CAPclk                                ; -2.174  ; -341.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -1.000  ; -34.000       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.489   ; 0.000         ;
; CLOCK_50                                            ; 4.590   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.649   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.250 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                             ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                     ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+
; -4.312 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.666      ;
; -4.312 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.666      ;
; -4.312 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.666      ;
; -4.312 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.666      ;
; -4.312 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.666      ;
; -4.312 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.666      ;
; -4.312 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.666      ;
; -4.312 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.666      ;
; -4.312 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.666      ;
; -4.312 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.666      ;
; -4.209 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.563      ;
; -4.209 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.563      ;
; -4.209 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.563      ;
; -4.209 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.563      ;
; -4.209 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.563      ;
; -4.209 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.563      ;
; -4.209 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.563      ;
; -4.209 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.563      ;
; -4.209 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.563      ;
; -4.209 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.563      ;
; -4.141 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.495      ;
; -4.141 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.495      ;
; -4.141 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.495      ;
; -4.141 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.495      ;
; -4.141 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.495      ;
; -4.141 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.495      ;
; -4.141 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.495      ;
; -4.141 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.495      ;
; -4.141 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.495      ;
; -4.141 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.495      ;
; -4.066 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.413      ;
; -4.066 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.413      ;
; -4.066 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.413      ;
; -4.066 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.413      ;
; -4.066 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.413      ;
; -4.066 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.413      ;
; -4.066 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.413      ;
; -4.066 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.413      ;
; -4.066 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.413      ;
; -4.066 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.413      ;
; -4.057 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.722      ;
; -4.057 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.722      ;
; -4.057 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.722      ;
; -4.057 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.722      ;
; -4.057 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.722      ;
; -4.057 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.722      ;
; -4.057 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.722      ;
; -4.057 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.722      ;
; -4.057 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.722      ;
; -3.963 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.310      ;
; -3.963 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.310      ;
; -3.963 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.310      ;
; -3.963 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.310      ;
; -3.963 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.310      ;
; -3.963 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.310      ;
; -3.963 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.310      ;
; -3.963 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.310      ;
; -3.963 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.310      ;
; -3.963 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.310      ;
; -3.938 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.603      ;
; -3.938 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.603      ;
; -3.938 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.603      ;
; -3.938 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.603      ;
; -3.938 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.603      ;
; -3.938 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.603      ;
; -3.938 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.603      ;
; -3.938 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.603      ;
; -3.938 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.603      ;
; -3.900 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.254      ;
; -3.900 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.254      ;
; -3.900 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.254      ;
; -3.900 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.254      ;
; -3.900 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.254      ;
; -3.900 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.254      ;
; -3.900 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.254      ;
; -3.900 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.254      ;
; -3.900 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.254      ;
; -3.895 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.242      ;
; -3.895 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.242      ;
; -3.895 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.242      ;
; -3.895 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.242      ;
; -3.895 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.242      ;
; -3.895 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.242      ;
; -3.895 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.242      ;
; -3.895 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.242      ;
; -3.895 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.242      ;
; -3.895 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.138     ; 2.242      ;
; -3.875 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.837     ; 2.548      ;
; -3.874 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.837     ; 2.547      ;
; -3.844 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.509      ;
; -3.844 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.509      ;
; -3.844 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.509      ;
; -3.844 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.509      ;
; -3.844 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.509      ;
; -3.844 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.509      ;
; -3.844 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.509      ;
; -3.844 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.509      ;
; -3.844 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|firstWhite[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.820     ; 2.509      ;
; -3.837 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.841     ; 2.506      ;
; -3.797 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -2.131     ; 2.151      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -4.056 ; centroID:cID|lastLocX[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.055     ; 2.954      ;
; -4.042 ; centroID:cID|lastLocX[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.055     ; 2.940      ;
; -3.954 ; centroID:cID|lastLocX[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.055     ; 2.852      ;
; -3.952 ; centroID:cID|lastLocX[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.055     ; 2.850      ;
; -3.872 ; centroID:cID|lastLocX[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.055     ; 2.770      ;
; -3.838 ; centroID:cID|lastLocX[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.055     ; 2.736      ;
; -3.797 ; centroID:cID|lastLocY[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.057     ; 2.693      ;
; -3.751 ; centroID:cID|lastLocX[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.055     ; 2.649      ;
; -3.711 ; centroID:cID|lastLocX[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.055     ; 2.609      ;
; -3.688 ; centroID:cID|lastLocY[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.057     ; 2.584      ;
; -3.646 ; centroID:cID|lastLocY[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.057     ; 2.542      ;
; -3.642 ; centroID:cID|lastLocY[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.057     ; 2.538      ;
; -3.576 ; centroID:cID|lastLocY[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.057     ; 2.472      ;
; -3.538 ; centroID:cID|lastLocY[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.057     ; 2.434      ;
; -3.422 ; centroID:cID|lastLocY[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.057     ; 2.318      ;
; -3.375 ; centroID:cID|lastLocX[9]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.381     ; 1.947      ;
; -3.349 ; centroID:cID|lastLocY[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.057     ; 2.245      ;
; -3.316 ; centroID:cID|lastLocY[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.057     ; 2.212      ;
; -3.264 ; centroID:cID|lastLocY[9]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.055     ; 2.162      ;
; -3.080 ; centroID:cID|lastLocX[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.055     ; 1.978      ;
; 2.444  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.246     ; 5.227      ;
; 2.492  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.248     ; 5.177      ;
; 2.528  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.231     ; 5.158      ;
; 2.534  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.236     ; 5.147      ;
; 2.544  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.561     ; 4.812      ;
; 2.545  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.561     ; 4.811      ;
; 2.561  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.239     ; 5.117      ;
; 2.564  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.228     ; 5.125      ;
; 2.583  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.247     ; 5.087      ;
; 2.592  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.563     ; 4.762      ;
; 2.593  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.563     ; 4.761      ;
; 2.649  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.232     ; 5.036      ;
; 2.653  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.226     ; 5.038      ;
; 2.661  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.554     ; 4.702      ;
; 2.662  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.554     ; 4.701      ;
; 2.666  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.256     ; 4.995      ;
; 2.680  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.239     ; 4.998      ;
; 2.682  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.245     ; 4.990      ;
; 2.683  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.562     ; 4.672      ;
; 2.684  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.562     ; 4.671      ;
; 2.708  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.567     ; 4.642      ;
; 2.709  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.567     ; 4.641      ;
; 2.749  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.252     ; 4.916      ;
; 2.752  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.240     ; 4.925      ;
; 2.766  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.571     ; 4.580      ;
; 2.767  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.573     ; 4.577      ;
; 2.767  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.573     ; 4.577      ;
; 2.767  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.571     ; 4.579      ;
; 2.782  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.560     ; 4.575      ;
; 2.783  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.560     ; 4.574      ;
; 2.786  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.241     ; 4.890      ;
; 2.804  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.258     ; 4.855      ;
; 2.817  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.229     ; 4.871      ;
; 2.846  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.243     ; 4.828      ;
; 2.859  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.556     ; 4.502      ;
; 2.860  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.556     ; 4.501      ;
; 2.900  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.241     ; 4.776      ;
; 2.907  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.557     ; 4.453      ;
; 2.908  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.557     ; 4.452      ;
; 2.928  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.569     ; 4.420      ;
; 2.929  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.569     ; 4.419      ;
; 2.944  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.250     ; 4.723      ;
; 2.945  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.231     ; 4.741      ;
; 2.945  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.231     ; 4.741      ;
; 2.946  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.558     ; 4.413      ;
; 2.947  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.558     ; 4.412      ;
; 2.948  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.242     ; 4.727      ;
; 2.950  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.236     ; 4.731      ;
; 2.950  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.236     ; 4.731      ;
; 2.952  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.561     ; 4.404      ;
; 2.953  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.224     ; 4.740      ;
; 2.953  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.561     ; 4.403      ;
; 2.969  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.254     ; 4.694      ;
; 2.980  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.228     ; 4.709      ;
; 2.980  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.228     ; 4.709      ;
; 2.992  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.239     ; 4.686      ;
; 2.993  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.246     ; 4.678      ;
; 3.002  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.221     ; 4.694      ;
; 3.031  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.572     ; 4.314      ;
; 3.032  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.572     ; 4.313      ;
; 3.035  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.565     ; 4.317      ;
; 3.036  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.565     ; 4.316      ;
; 3.051  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.573     ; 4.293      ;
; 3.051  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.573     ; 4.293      ;
; 3.066  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.232     ; 4.619      ;
; 3.066  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.232     ; 4.619      ;
; 3.069  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.226     ; 4.622      ;
; 3.069  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.226     ; 4.622      ;
; 3.072  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.257     ; 4.588      ;
; 3.088  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.258     ; 4.571      ;
; 3.097  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.239     ; 4.581      ;
; 3.097  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.239     ; 4.581      ;
; 3.113  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.223     ; 4.581      ;
; 3.161  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.227     ; 4.529      ;
; 3.169  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.240     ; 4.508      ;
; 3.169  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.240     ; 4.508      ;
; 3.174  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.234     ; 4.509      ;
; 3.203  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.241     ; 4.473      ;
; 3.203  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.241     ; 4.473      ;
; 3.233  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.229     ; 4.455      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                                                                                                        ;
+--------+-----------------------------------------------+---------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -2.788 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.734      ;
; -2.788 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.734      ;
; -2.788 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.734      ;
; -2.788 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.734      ;
; -2.788 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.734      ;
; -2.658 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.604      ;
; -2.658 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.604      ;
; -2.658 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.604      ;
; -2.658 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.604      ;
; -2.658 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.604      ;
; -2.495 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.441      ;
; -2.495 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.441      ;
; -2.494 ; centroID:cID|lastLocX[3]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.440      ;
; -2.479 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.425      ;
; -2.479 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.425      ;
; -2.479 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.425      ;
; -2.479 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.425      ;
; -2.479 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.425      ;
; -2.472 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.418      ;
; -2.472 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.418      ;
; -2.472 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.418      ;
; -2.472 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.418      ;
; -2.472 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.418      ;
; -2.442 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.388      ;
; -2.442 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.388      ;
; -2.442 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.388      ;
; -2.442 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.388      ;
; -2.442 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.388      ;
; -2.390 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.336      ;
; -2.390 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.336      ;
; -2.390 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.336      ;
; -2.390 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.336      ;
; -2.390 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.336      ;
; -2.365 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.311      ;
; -2.365 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.311      ;
; -2.364 ; centroID:cID|lastLocX[0]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.310      ;
; -2.343 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.289      ;
; -2.343 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.289      ;
; -2.343 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.289      ;
; -2.343 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.289      ;
; -2.343 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.289      ;
; -2.315 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.261      ;
; -2.315 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.261      ;
; -2.315 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.261      ;
; -2.315 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.261      ;
; -2.315 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.261      ;
; -2.205 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.875     ; 1.825      ;
; -2.205 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.875     ; 1.825      ;
; -2.205 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.875     ; 1.825      ;
; -2.205 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.875     ; 1.825      ;
; -2.205 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.875     ; 1.825      ;
; -2.198 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.144      ;
; -2.198 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.144      ;
; -2.198 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.144      ;
; -2.198 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.144      ;
; -2.198 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.144      ;
; -2.186 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.132      ;
; -2.186 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.132      ;
; -2.185 ; centroID:cID|lastLocX[1]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.131      ;
; -2.179 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.125      ;
; -2.179 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.125      ;
; -2.178 ; centroID:cID|lastLocX[5]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.124      ;
; -2.149 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.095      ;
; -2.149 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.095      ;
; -2.148 ; centroID:cID|lastLocX[7]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.094      ;
; -2.097 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.043      ;
; -2.097 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.043      ;
; -2.096 ; centroID:cID|lastLocX[2]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 2.042      ;
; -2.050 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 1.996      ;
; -2.050 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 1.996      ;
; -2.049 ; centroID:cID|lastLocX[4]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 1.995      ;
; -2.022 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 1.968      ;
; -2.022 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 1.968      ;
; -2.021 ; centroID:cID|lastLocX[8]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 1.967      ;
; -1.930 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.875     ; 1.550      ;
; -1.930 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.875     ; 1.550      ;
; -1.928 ; centroID:cID|lastLocX[9]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.875     ; 1.548      ;
; -1.905 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 1.851      ;
; -1.905 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 1.851      ;
; -1.904 ; centroID:cID|lastLocX[6]                      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.549     ; 1.850      ;
; -1.546 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.052     ; 2.489      ;
; -1.536 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.052     ; 2.479      ;
; -1.404 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.052     ; 2.347      ;
; -1.318 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.052     ; 2.261      ;
; -1.308 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.052     ; 2.251      ;
; -1.231 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|outSerial[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; 0.262      ; 2.488      ;
; -1.221 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|outSerial[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; 0.262      ; 2.478      ;
; -1.215 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.052     ; 2.158      ;
; -1.208 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.052     ; 2.151      ;
; -1.194 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.055     ; 2.134      ;
; -1.189 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.055     ; 2.129      ;
; -1.157 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.055     ; 2.097      ;
; -1.151 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_Y|data_out     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.052     ; 2.094      ;
; -1.147 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[8]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.055     ; 2.087      ;
; -1.114 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.026     ; 1.583      ;
; -1.114 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.026     ; 1.583      ;
; -1.114 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.026     ; 1.583      ;
; -1.114 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.026     ; 1.583      ;
; -1.107 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[9]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.055     ; 2.047      ;
; -1.099 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[9]               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.055     ; 2.039      ;
+--------+-----------------------------------------------+---------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.431 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.690     ; 0.736      ;
; -1.362 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.690     ; 0.667      ;
; -1.179 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.121      ;
; -1.173 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.115      ;
; -1.149 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.091      ;
; -1.146 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.088      ;
; -1.139 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.081      ;
; -1.131 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.073      ;
; -1.126 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.068      ;
; -1.125 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.067      ;
; -1.119 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.061      ;
; -1.114 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.056      ;
; -1.089 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.031      ;
; -1.072 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.014      ;
; -1.051 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.993      ;
; -1.051 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.993      ;
; -0.921 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.862      ;
; -0.865 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.806      ;
; -0.858 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.799      ;
; -0.818 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.759      ;
; -0.788 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.729      ;
; -0.770 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.711      ;
; -0.668 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.609      ;
; -0.640 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.581      ;
; -0.635 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.576      ;
; -0.632 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.573      ;
; -0.625 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.566      ;
; -0.543 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.484      ;
; -0.542 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.483      ;
; -0.334 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.276      ;
; -0.334 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.276      ;
; -0.332 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.274      ;
; -0.331 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.273      ;
; -0.329 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.271      ;
; -0.226 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.166      ;
; -0.222 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.162      ;
; -0.221 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.161      ;
; -0.217 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.157      ;
; -0.217 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.157      ;
; -0.137 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.763      ;
; -0.121 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.063      ;
; -0.119 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.745      ;
; -0.119 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.061      ;
; -0.118 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.060      ;
; -0.118 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.060      ;
; -0.114 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.056      ;
; -0.113 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.739      ;
; -0.106 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.732      ;
; -0.106 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.732      ;
; -0.103 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.045      ;
; -0.090 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.716      ;
; -0.088 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.714      ;
; -0.087 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.713      ;
; -0.078 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.704      ;
; -0.071 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.697      ;
; -0.070 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.696      ;
; -0.066 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.692      ;
; -0.059 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.685      ;
; -0.059 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.999      ;
; -0.058 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.998      ;
; -0.058 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.998      ;
; -0.057 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.997      ;
; -0.057 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.997      ;
; -0.057 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.997      ;
; -0.056 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.682      ;
; -0.056 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.996      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.995      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.995      ;
; -0.051 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.677      ;
; -0.046 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.672      ;
; -0.046 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.986      ;
; -0.038 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.664      ;
; -0.036 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.662      ;
; -0.034 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.660      ;
; -0.015 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.956      ;
; -0.015 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.956      ;
; -0.015 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.956      ;
; -0.015 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.956      ;
; -0.013 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.954      ;
; -0.013 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.954      ;
; -0.013 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.954      ;
; -0.012 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.638      ;
; -0.009 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.950      ;
; -0.008 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.949      ;
; -0.008 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.949      ;
; -0.007 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.948      ;
; -0.005 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.631      ;
; 0.002  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.624      ;
; 0.004  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.622      ;
; 0.009  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.617      ;
; 0.014  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.926      ;
; 0.019  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.607      ;
; 0.052  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.574      ;
; 0.069  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.872      ;
; 0.072  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.711      ; 2.554      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.863      ;
; 0.079  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.862      ;
; 0.081  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.860      ;
; 0.087  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.854      ;
; 0.088  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.853      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1D4'                                                                                                            ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.043 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.212      ; 0.750      ;
; -0.039 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.212      ; 0.746      ;
; -0.038 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.212      ; 0.745      ;
; -0.037 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.212      ; 0.744      ;
; -0.030 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.212      ; 0.737      ;
; -0.016 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.212      ; 0.723      ;
; -0.014 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.212      ; 0.721      ;
; 0.099  ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.212      ; 0.608      ;
; 0.345  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.039     ; 0.611      ;
; 0.346  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.039     ; 0.610      ;
; 0.358  ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.054     ; 0.583      ;
; 0.378  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.034     ; 0.583      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; -0.042 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.869      ; 2.596      ;
; 0.517  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.869      ; 2.537      ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.244 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.178     ; 0.583      ;
; 0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.034     ; 0.583      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.255 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 0.500        ; 2.112      ; 2.522      ;
; 0.741 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 1.000        ; 2.112      ; 2.536      ;
; 7.327 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.614      ;
; 7.387 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.554      ;
; 7.412 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.529      ;
; 7.468 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.473      ;
; 7.481 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.460      ;
; 7.518 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.423      ;
; 7.568 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.373      ;
; 7.582 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.359      ;
; 7.586 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.355      ;
; 7.590 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.351      ;
; 7.609 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.332      ;
; 7.618 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.323      ;
; 7.682 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.259      ;
; 7.682 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.259      ;
; 7.719 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.222      ;
; 7.732 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.209      ;
; 7.769 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.172      ;
; 7.780 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.161      ;
; 7.784 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.157      ;
; 7.804 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.137      ;
; 7.816 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.125      ;
; 7.832 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.109      ;
; 7.896 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.045      ;
; 7.906 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.035      ;
; 7.933 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 2.008      ;
; 7.977 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 1.964      ;
; 7.994 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 1.947      ;
; 8.127 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.813      ;
; 8.145 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.795      ;
; 8.226 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.714      ;
; 8.229 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.711      ;
; 8.243 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.697      ;
; 8.245 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.695      ;
; 8.283 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.657      ;
; 8.291 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.649      ;
; 8.293 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 1.648      ;
; 8.302 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.638      ;
; 8.306 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.634      ;
; 8.320 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.620      ;
; 8.327 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.613      ;
; 8.328 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.612      ;
; 8.343 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.597      ;
; 8.346 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.594      ;
; 8.357 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.583      ;
; 8.362 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.578      ;
; 8.362 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.578      ;
; 8.374 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.566      ;
; 8.402 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.538      ;
; 8.408 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.532      ;
; 8.409 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 1.532      ;
; 8.420 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.520      ;
; 8.426 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.514      ;
; 8.462 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.478      ;
; 8.466 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.474      ;
; 8.485 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 1.456      ;
; 8.502 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.438      ;
; 8.503 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.437      ;
; 8.506 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.434      ;
; 8.521 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.419      ;
; 8.553 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.387      ;
; 8.564 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.376      ;
; 8.574 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.366      ;
; 8.575 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.365      ;
; 8.593 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.347      ;
; 8.598 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.342      ;
; 8.598 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.342      ;
; 8.599 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.341      ;
; 8.600 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.340      ;
; 8.602 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.338      ;
; 8.602 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.338      ;
; 8.603 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.337      ;
; 8.606 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.334      ;
; 8.618 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.322      ;
; 8.620 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.320      ;
; 8.623 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.317      ;
; 8.628 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.312      ;
; 8.628 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.312      ;
; 8.635 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.305      ;
; 8.641 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.299      ;
; 8.641 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.299      ;
; 8.649 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.291      ;
; 8.650 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 1.291      ;
; 8.654 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.286      ;
; 8.662 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.278      ;
; 8.666 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.274      ;
; 8.667 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.273      ;
; 8.674 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.266      ;
; 8.679 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 1.262      ;
; 8.691 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.249      ;
; 8.699 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.241      ;
; 8.707 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.054     ; 1.234      ;
; 8.708 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 1.232      ;
; 9.049 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 0.891      ;
; 9.052 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 0.888      ;
; 9.054 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 0.886      ;
; 9.058 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 0.882      ;
; 9.062 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 0.878      ;
; 9.070 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.055     ; 0.870      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.325   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.327      ; 0.627      ;
; 0.349   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.317      ; 0.583      ;
; 0.393   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.327      ; 0.559      ;
; 0.869   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.327      ; 0.583      ;
; 0.869   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.327      ; 0.583      ;
; 0.873   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.317      ; 0.559      ;
; 310.946 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 1.484      ;
; 311.229 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 1.201      ;
; 311.387 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 1.043      ;
; 311.440 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 1.011      ;
; 311.458 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 0.993      ;
; 311.561 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 0.890      ;
; 311.565 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 0.886      ;
; 311.578 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 0.873      ;
; 311.676 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 0.754      ;
; 311.790 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 0.661      ;
; 623.780 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 1.161      ;
; 623.982 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.959      ;
; 623.995 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.946      ;
; 624.017 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.924      ;
; 624.069 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.872      ;
; 624.177 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.764      ;
; 624.358 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.583      ;
; 624.379 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.562      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.586  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.681      ; 0.519      ;
; -0.584  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.692      ; 0.532      ;
; -0.561  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.692      ; 0.555      ;
; -0.097  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.692      ; 0.519      ;
; -0.073  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.681      ; 0.532      ;
; -0.023  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.692      ; 0.593      ;
; 0.313   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.500   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.559   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.757      ;
; 0.580   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.778      ;
; 0.690   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.888      ;
; 0.695   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.893      ;
; 0.852   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.050      ;
; 312.830 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.559      ;
; 312.987 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.044      ; 0.695      ;
; 313.027 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.756      ;
; 313.027 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.756      ;
; 313.066 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.795      ;
; 313.112 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.841      ;
; 313.113 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.065      ; 0.842      ;
; 313.244 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.044      ; 0.952      ;
; 313.333 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.044      ; 1.041      ;
; 313.646 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.044      ; 1.354      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -0.211 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 0.000        ; 2.185      ; 2.328      ;
; 0.296  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; -0.500       ; 2.185      ; 2.335      ;
; 0.500  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.502  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.514  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.516  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.518  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.717      ;
; 0.745  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.747  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.747  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.749  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.948      ;
; 0.756  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.955      ;
; 0.758  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.957      ;
; 0.765  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.964      ;
; 0.769  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.968      ;
; 0.769  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.968      ;
; 0.777  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.976      ;
; 0.834  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.033      ;
; 0.836  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.838  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.037      ;
; 0.838  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.037      ;
; 0.840  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.039      ;
; 0.841  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.040      ;
; 0.841  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.040      ;
; 0.845  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.044      ;
; 0.847  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.046      ;
; 0.854  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.053      ;
; 0.854  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.053      ;
; 0.872  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.071      ;
; 0.886  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 1.084      ;
; 0.891  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.090      ;
; 0.897  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 1.095      ;
; 0.924  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.123      ;
; 0.927  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.126      ;
; 0.930  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.129      ;
; 0.931  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.130      ;
; 0.939  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.138      ;
; 0.941  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 1.139      ;
; 0.941  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 1.139      ;
; 0.943  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.142      ;
; 0.948  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.952  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.952  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.956  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.155      ;
; 0.959  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.158      ;
; 0.966  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.165      ;
; 0.967  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.166      ;
; 0.968  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 1.166      ;
; 0.968  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 1.166      ;
; 0.972  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 1.170      ;
; 0.986  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 1.184      ;
; 0.988  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 1.186      ;
; 0.988  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 1.186      ;
; 0.993  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 1.191      ;
; 0.996  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.195      ;
; 0.997  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.196      ;
; 0.997  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.196      ;
; 1.005  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.204      ;
; 1.005  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.204      ;
; 1.006  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.205      ;
; 1.010  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.209      ;
; 1.010  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.209      ;
; 1.018  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.217      ;
; 1.028  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.227      ;
; 1.033  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.232      ;
; 1.037  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.236      ;
; 1.046  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.245      ;
; 1.046  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.245      ;
; 1.046  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.245      ;
; 1.047  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.246      ;
; 1.047  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.246      ;
; 1.050  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.249      ;
; 1.051  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.250      ;
; 1.063  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.262      ;
; 1.069  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.268      ;
; 1.079  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.278      ;
; 1.092  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 1.290      ;
; 1.122  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.321      ;
; 1.130  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.329      ;
; 1.135  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.334      ;
; 1.165  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.364      ;
; 1.173  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.372      ;
; 1.174  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.373      ;
; 1.235  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.434      ;
; 1.235  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.434      ;
; 1.257  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.456      ;
; 1.257  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.456      ;
; 1.262  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.461      ;
; 1.724  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 1.923      ;
; 1.803  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.002      ;
; 1.886  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 2.084      ;
; 1.897  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.096      ;
; 1.898  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.097      ;
; 1.930  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.129      ;
; 1.996  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.195      ;
; 2.037  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.054      ; 2.235      ;
; 2.075  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.274      ;
; 2.092  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.291      ;
; 2.180  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.055      ; 2.379      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.024 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.392      ;
; -0.018 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.398      ;
; -0.002 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.414      ;
; 0.013  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.429      ;
; 0.032  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.448      ;
; 0.034  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.450      ;
; 0.034  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.450      ;
; 0.048  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.464      ;
; 0.060  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.476      ;
; 0.062  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.478      ;
; 0.063  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.479      ;
; 0.069  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.485      ;
; 0.080  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.496      ;
; 0.090  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.506      ;
; 0.090  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.506      ;
; 0.091  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.507      ;
; 0.092  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.508      ;
; 0.096  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.512      ;
; 0.101  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.517      ;
; 0.135  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.551      ;
; 0.137  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.553      ;
; 0.138  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.554      ;
; 0.146  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.562      ;
; 0.148  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.564      ;
; 0.167  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.583      ;
; 0.174  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.590      ;
; 0.180  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.596      ;
; 0.187  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.178      ; 0.519      ;
; 0.207  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.192      ; 2.623      ;
; 0.338  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.536      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.435  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.633      ;
; 0.435  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.633      ;
; 0.435  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.633      ;
; 0.463  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.662      ;
; 0.469  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.667      ;
; 0.476  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.674      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.677      ;
; 0.492  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.690      ;
; 0.496  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.499  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.503  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.701      ;
; 0.503  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.701      ;
; 0.538  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.736      ;
; 0.657  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.855      ;
; 0.657  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.855      ;
; 0.658  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.856      ;
; 0.659  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.857      ;
; 0.660  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.858      ;
; 0.660  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.858      ;
; 0.662  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.860      ;
; 0.664  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.862      ;
; 0.664  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.862      ;
; 0.665  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.863      ;
; 0.665  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.863      ;
; 0.679  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.876      ;
; 0.679  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.876      ;
; 0.682  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.879      ;
; 0.682  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.879      ;
; 0.688  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.885      ;
; 0.689  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.886      ;
; 0.690  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.887      ;
; 0.692  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.889      ;
; 0.692  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.889      ;
; 0.693  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.890      ;
; 0.694  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.891      ;
; 0.772  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.971      ;
; 0.782  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.979      ;
; 0.783  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.980      ;
; 0.785  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.982      ;
; 0.786  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.983      ;
; 0.791  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.988      ;
; 0.793  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.992      ;
; 0.793  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.992      ;
; 0.795  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.994      ;
; 0.795  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.994      ;
; 0.796  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.995      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.085 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.963      ; 2.382      ;
; 0.634 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.963      ; 2.431      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.299 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.068      ; 0.511      ;
; 0.312 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.519      ;
; 0.391 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.590      ;
; 0.502 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.703      ;
; 0.506 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.705      ;
; 0.516 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.715      ;
; 0.519 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.718      ;
; 0.554 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.753      ;
; 0.635 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.834      ;
; 0.651 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.850      ;
; 0.714 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.913      ;
; 0.715 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.914      ;
; 0.721 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.920      ;
; 0.753 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.952      ;
; 0.755 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.954      ;
; 0.758 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.957      ;
; 0.760 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.962      ;
; 0.769 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.968      ;
; 0.771 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.385      ; 1.300      ;
; 0.776 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.975      ;
; 0.783 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.982      ;
; 0.786 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 0.985      ;
; 0.803 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.002      ;
; 0.811 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.010      ;
; 0.839 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.038      ;
; 0.847 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.046      ;
; 0.849 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.048      ;
; 0.851 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.050      ;
; 0.856 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.055      ;
; 0.859 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.058      ;
; 0.864 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.385      ; 1.393      ;
; 0.865 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.064      ;
; 0.866 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.065      ;
; 0.872 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.071      ;
; 0.880 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.079      ;
; 0.882 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.385      ; 1.411      ;
; 0.904 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.103      ;
; 0.907 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.106      ;
; 0.908 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.058      ; 1.110      ;
; 0.909 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.058      ; 1.111      ;
; 0.913 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.112      ;
; 0.926 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.058      ; 1.128      ;
; 0.929 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.058      ; 1.131      ;
; 0.945 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.144      ;
; 0.945 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.144      ;
; 0.948 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.147      ;
; 0.952 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.151      ;
; 0.961 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.160      ;
; 0.968 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.167      ;
; 0.979 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.178      ;
; 0.990 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.189      ;
; 0.992 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.191      ;
; 1.015 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.214      ;
; 1.029 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.228      ;
; 1.041 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.240      ;
; 1.056 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.255      ;
; 1.057 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.256      ;
; 1.057 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.256      ;
; 1.077 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.276      ;
; 1.082 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.281      ;
; 1.088 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.287      ;
; 1.098 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.058      ; 1.300      ;
; 1.119 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.318      ;
; 1.121 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.320      ;
; 1.124 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.323      ;
; 1.125 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.324      ;
; 1.134 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.333      ;
; 1.155 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.354      ;
; 1.191 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.058      ; 1.393      ;
; 1.206 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.405      ;
; 1.209 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.058      ; 1.411      ;
; 1.217 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.416      ;
; 1.218 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.417      ;
; 1.219 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.418      ;
; 1.220 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.419      ;
; 1.220 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.419      ;
; 1.221 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.420      ;
; 1.222 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.421      ;
; 1.254 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.385      ; 1.783      ;
; 1.276 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.385      ; 1.805      ;
; 1.300 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.385      ; 1.829      ;
; 1.312 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.511      ;
; 1.313 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.512      ;
; 1.315 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.514      ;
; 1.316 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.515      ;
; 1.328 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.058      ; 1.530      ;
; 1.329 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.528      ;
; 1.331 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.530      ;
; 1.331 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.530      ;
; 1.334 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.055      ; 1.533      ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                                        ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.313 ; centroID:cID|theresWhite   ; centroID:cID|theresWhite                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.511      ;
; 0.333 ; CAPonce:CAP11|enawRAMclk   ; CAPonce:CAP11|enawRAMclk                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.034      ; 0.511      ;
; 0.348 ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|v_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.546      ;
; 0.447 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.380      ; 0.971      ;
; 0.501 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.699      ;
; 0.502 ; centroID:cID|mostCount[8]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.700      ;
; 0.504 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.702      ;
; 0.511 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.709      ;
; 0.512 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.711      ;
; 0.515 ; centroID:cID|whiteCount[8] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.715      ;
; 0.519 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.718      ;
; 0.523 ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.721      ;
; 0.528 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[0]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.726      ;
; 0.531 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.729      ;
; 0.532 ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|h_count[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.730      ;
; 0.545 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.067      ; 0.756      ;
; 0.547 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.745      ;
; 0.549 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.747      ;
; 0.564 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.571      ; 0.824      ;
; 0.587 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.571      ; 0.847      ;
; 0.594 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.571      ; 0.854      ;
; 0.603 ; centroID:cID|theresWhite   ; centroID:cID|lastLocY[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.801      ;
; 0.604 ; CAPonce:CAP11|RAM_adr[4]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.571      ; 0.864      ;
; 0.606 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.570      ; 0.865      ;
; 0.608 ; CAPonce:CAP11|v_count[8]   ; centroID:cID|firstRow[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.290      ; 0.562      ;
; 0.609 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.571      ; 0.869      ;
; 0.623 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.571      ; 0.883      ;
; 0.625 ; CAPonce:CAP11|v_count[7]   ; centroID:cID|firstRow[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.290      ; 0.579      ;
; 0.633 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.831      ;
; 0.641 ; centroID:cID|mostLocY[6]   ; centroID:cID|lastLocY[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.075      ; 0.860      ;
; 0.643 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.841      ;
; 0.645 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.843      ;
; 0.650 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|h_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.848      ;
; 0.653 ; CAPonce:CAP11|h_count[1]   ; centroID:cID|firstWhite[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.620      ; 0.937      ;
; 0.658 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|h_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.856      ;
; 0.661 ; centroID:cID|mostLocY[5]   ; centroID:cID|lastLocY[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.075      ; 0.880      ;
; 0.669 ; CAPonce:CAP11|h_count[8]   ; centroID:cID|firstWhite[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.618      ; 0.951      ;
; 0.671 ; centroID:cID|mostLocY[9]   ; centroID:cID|lastLocY[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.075      ; 0.890      ;
; 0.674 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.872      ;
; 0.675 ; centroID:cID|mostCount[0]  ; centroID:cID|mostCount[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.873      ;
; 0.677 ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|h_count[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.875      ;
; 0.685 ; centroID:cID|mostLocY[7]   ; centroID:cID|lastLocY[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.075      ; 0.904      ;
; 0.694 ; CAPonce:CAP11|h_count[9]   ; centroID:cID|firstWhite[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.620      ; 0.978      ;
; 0.694 ; CAPonce:CAP11|h_count[9]   ; centroID:cID|firstWhite[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.620      ; 0.978      ;
; 0.695 ; CAPonce:CAP11|h_count[9]   ; centroID:cID|firstWhite[0]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.620      ; 0.979      ;
; 0.697 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|h_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.895      ;
; 0.699 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.897      ;
; 0.700 ; centroID:cID|whiteCount[2] ; centroID:cID|lastWhite[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.060      ; 0.904      ;
; 0.701 ; centroID:cID|whiteCount[4] ; centroID:cID|lastWhite[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.060      ; 0.905      ;
; 0.701 ; CAPonce:CAP11|v_count[6]   ; centroID:cID|firstRow[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.290      ; 0.655      ;
; 0.712 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.580      ; 0.981      ;
; 0.712 ; CAPonce:CAP11|h_count[9]   ; centroID:cID|firstWhite[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.620      ; 0.996      ;
; 0.713 ; CAPonce:CAP11|h_count[9]   ; centroID:cID|firstWhite[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.620      ; 0.997      ;
; 0.714 ; CAPonce:CAP11|h_count[9]   ; centroID:cID|firstWhite[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.620      ; 0.998      ;
; 0.720 ; centroID:cID|whiteCount[1] ; centroID:cID|lastWhite[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.060      ; 0.924      ;
; 0.721 ; centroID:cID|whiteCount[3] ; centroID:cID|lastWhite[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.060      ; 0.925      ;
; 0.729 ; CAPonce:CAP11|RAM_adr[10]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.571      ; 0.989      ;
; 0.745 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.943      ;
; 0.749 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.947      ;
; 0.750 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.571      ; 1.010      ;
; 0.750 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.580      ; 1.019      ;
; 0.751 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.949      ;
; 0.751 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.949      ;
; 0.755 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.955      ;
; 0.758 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.956      ;
; 0.758 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.956      ;
; 0.760 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.959      ;
; 0.762 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.960      ;
; 0.762 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.960      ;
; 0.763 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.961      ;
; 0.764 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.963      ;
; 0.766 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.964      ;
; 0.767 ; CAPonce:CAP11|RAM_adr[8]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.568      ; 1.024      ;
; 0.768 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.966      ;
; 0.769 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.967      ;
; 0.769 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.054      ; 0.967      ;
; 0.769 ; CAPonce:CAP11|v_count[4]   ; centroID:cID|firstRow[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.297      ; 0.730      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1D4'                                                                                                            ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.321 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.054      ; 0.519      ;
; 0.341 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.034      ; 0.519      ;
; 0.356 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.039      ; 0.539      ;
; 0.356 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.039      ; 0.539      ;
; 0.553 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.320      ; 0.537      ;
; 0.649 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.320      ; 0.633      ;
; 0.665 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.320      ; 0.649      ;
; 0.666 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.320      ; 0.650      ;
; 0.666 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.320      ; 0.650      ;
; 0.686 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.320      ; 0.670      ;
; 0.687 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.320      ; 0.671      ;
; 0.690 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.320      ; 0.674      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                   ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.034      ; 0.519      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.031     ; 0.519      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.497 ; VGA_generator:VGApart|RAM_adr1[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.505 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.507 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.510 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.520 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.718      ;
; 0.522 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.721      ;
; 0.525 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.723      ;
; 0.527 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.532 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.534 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.733      ;
; 0.535 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.733      ;
; 0.560 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.758      ;
; 0.604 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.802      ;
; 0.615 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.813      ;
; 0.620 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.818      ;
; 0.622 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.820      ;
; 0.624 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.822      ;
; 0.666 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.864      ;
; 0.677 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.875      ;
; 0.720 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.918      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.759 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.962      ;
; 0.764 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.768 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.775 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.780 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|h_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.979      ;
; 0.781 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.979      ;
; 0.783 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.982      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.463 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.698     ; 1.260      ;
; -1.347 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.592     ; 1.260      ;
; -0.301 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.673      ;
; -0.301 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.673      ;
; -0.301 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.673      ;
; -0.301 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.673      ;
; -0.301 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.673      ;
; -0.301 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.673      ;
; -0.301 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.673      ;
; -0.301 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.673      ;
; -0.301 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.673      ;
; -0.301 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.673      ;
; -0.301 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.673      ;
; -0.301 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.673      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.299 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.877      ; 1.671      ;
; -0.185 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.673      ;
; -0.185 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.673      ;
; -0.185 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.673      ;
; -0.185 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.673      ;
; -0.185 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.673      ;
; -0.185 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.673      ;
; -0.185 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.673      ;
; -0.185 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.673      ;
; -0.185 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.673      ;
; -0.185 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.673      ;
; -0.185 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.673      ;
; -0.185 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.673      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; -0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.983      ; 1.671      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.876      ; 1.260      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.139  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.875      ; 1.231      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.227  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.982      ; 1.260      ;
; 0.255  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.231      ;
; 0.255  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.231      ;
; 0.255  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.231      ;
; 0.255  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.231      ;
; 0.255  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.231      ;
; 0.255  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.231      ;
; 0.255  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.981      ; 1.231      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.321 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.169      ; 1.144      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.343 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.170      ; 1.167      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.066      ; 1.144      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.436 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.067      ; 1.167      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.734 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.559      ;
; 0.747 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.572      ;
; 0.747 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.572      ;
; 0.747 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.572      ;
; 0.747 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.572      ;
; 0.747 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.572      ;
; 0.747 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.572      ;
; 0.747 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.572      ;
; 0.747 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.572      ;
; 0.747 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.572      ;
; 0.747 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.572      ;
; 0.747 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.572      ;
; 0.747 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.171      ; 1.572      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.827 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.559      ;
; 0.840 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.572      ;
; 0.840 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.572      ;
; 0.840 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.572      ;
; 0.840 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.572      ;
; 0.840 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.572      ;
; 0.840 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.068      ; 1.572      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1D4'                                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1D4 ; Rise       ; GPIO1D4                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.005 ; 0.211        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -0.005 ; 0.211        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -0.005 ; 0.211        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -0.005 ; 0.211        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.036  ; 0.220        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.036  ; 0.220        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.036  ; 0.220        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.036  ; 0.220        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.036  ; 0.220        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.049  ; 0.233        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.049  ; 0.233        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.049  ; 0.233        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK|combout             ;
; 0.209  ; 0.209        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.209  ; 0.209        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.209  ; 0.209        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.217  ; 0.217        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|dPCLK|datad               ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|takeTurn|clk              ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; GPIO1D4~input|o                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; GPIO1D4~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; GPIO1D4~input|i                 ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.563  ; 0.779        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.563  ; 0.779        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.563  ; 0.779        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.563  ; 0.779        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.563  ; 0.779        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.605  ; 0.789        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.605  ; 0.789        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.605  ; 0.789        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.605  ; 0.789        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; GPIO1D4~input|o                 ;
; 0.765  ; 0.765        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.765  ; 0.765        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.765  ; 0.765        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.765  ; 0.765        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.765  ; 0.765        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.765  ; 0.765        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.765  ; 0.765        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.765  ; 0.765        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.765  ; 0.765        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|takeTurn|clk              ;
; 0.770  ; 0.770        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.770  ; 0.770        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.782  ; 0.782        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|dPCLK|datad               ;
; 0.790  ; 0.790        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.790  ; 0.790        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.790  ; 0.790        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.792  ; 0.792        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK|combout             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.415  ; 0.415        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.423  ; 0.607        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.590 ; 4.774        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 4.590 ; 4.774        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 4.590 ; 4.774        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 4.590 ; 4.774        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 4.590 ; 4.774        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 4.590 ; 4.774        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 4.590 ; 4.774        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 4.590 ; 4.774        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 4.590 ; 4.774        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
; 4.591 ; 4.775        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 4.591 ; 4.775        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 4.591 ; 4.775        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 4.706 ; 4.706        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.706 ; 4.706        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.713 ; 4.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.713 ; 4.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.716 ; 4.716        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.716 ; 4.716        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.743 ; 4.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.745 ; 4.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.750 ; 4.750        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[0]|clk                                       ;
; 4.750 ; 4.750        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[1]|clk                                       ;
; 4.750 ; 4.750        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[2]|clk                                       ;
; 4.750 ; 4.750        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[3]|clk                                       ;
; 4.750 ; 4.750        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[4]|clk                                       ;
; 4.750 ; 4.750        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[5]|clk                                       ;
; 4.750 ; 4.750        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[7]|clk                                       ;
; 4.750 ; 4.750        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[8]|clk                                       ;
; 4.750 ; 4.750        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[9]|clk                                       ;
; 4.751 ; 4.751        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|Clk_aux|clk                                          ;
; 4.751 ; 4.751        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[10]|clk                                      ;
; 4.751 ; 4.751        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[6]|clk                                       ;
; 4.754 ; 4.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.754 ; 4.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 4.766 ; 4.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.769 ; 4.769        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.009 ; 5.225        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 5.009 ; 5.225        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 5.009 ; 5.225        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 5.009 ; 5.225        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 5.009 ; 5.225        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 5.009 ; 5.225        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 5.009 ; 5.225        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 5.009 ; 5.225        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 5.009 ; 5.225        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 5.009 ; 5.225        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 5.009 ; 5.225        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 5.009 ; 5.225        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
; 5.230 ; 5.230        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.233 ; 5.233        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.245 ; 5.245        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.245 ; 5.245        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.249 ; 5.249        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|Clk_aux|clk                                          ;
; 5.249 ; 5.249        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[0]|clk                                       ;
; 5.249 ; 5.249        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[10]|clk                                      ;
; 5.249 ; 5.249        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[1]|clk                                       ;
; 5.249 ; 5.249        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[2]|clk                                       ;
; 5.249 ; 5.249        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[3]|clk                                       ;
; 5.249 ; 5.249        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[4]|clk                                       ;
; 5.249 ; 5.249        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[5]|clk                                       ;
; 5.249 ; 5.249        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[6]|clk                                       ;
; 5.249 ; 5.249        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[7]|clk                                       ;
; 5.249 ; 5.249        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[8]|clk                                       ;
; 5.249 ; 5.249        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[9]|clk                                       ;
; 5.255 ; 5.255        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.257 ; 5.257        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.283 ; 5.283        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.283 ; 5.283        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.286 ; 5.286        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.286 ; 5.286        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.294 ; 5.294        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.294 ; 5.294        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.250 ; 312.466      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.250 ; 312.466      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.250 ; 312.466      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.250 ; 312.466      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.250 ; 312.466      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.291 ; 312.475      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.291 ; 312.475      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.291 ; 312.475      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.307 ; 312.523      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.307 ; 312.523      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.307 ; 312.523      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.349 ; 312.533      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.349 ; 312.533      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.349 ; 312.533      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.349 ; 312.533      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.349 ; 312.533      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.484 ; 312.484      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.484 ; 312.484      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.490 ; 312.490      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.490 ; 312.490      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.490 ; 312.490      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.490 ; 312.490      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.490 ; 312.490      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.490 ; 312.490      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.490 ; 312.490      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.490 ; 312.490      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.509 ; 312.509      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.509 ; 312.509      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.509 ; 312.509      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.509 ; 312.509      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.509 ; 312.509      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.509 ; 312.509      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.509 ; 312.509      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.509 ; 312.509      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.515 ; 312.515      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.515 ; 312.515      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; 3.110  ; 3.521 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; 3.110  ; 3.521 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; 3.164  ; 3.530 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; 3.045  ; 3.388 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; 3.164  ; 3.530 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; 5.181  ; 5.598 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; 5.181  ; 5.598 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; 2.795  ; 3.250 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; 4.444  ; 4.789 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; 4.467  ; 4.851 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; 3.333  ; 3.798 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; 3.744  ; 4.098 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.210  ; 0.717 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; -0.066 ; 0.471 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; -0.147 ; 0.382 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; -0.030 ; 0.430 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+--------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; -2.734 ; -3.106 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; -2.734 ; -3.106 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; -2.653 ; -3.015 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; -2.653 ; -3.015 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; -2.812 ; -3.158 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; -2.143 ; -2.531 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; -2.721 ; -3.127 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; -2.223 ; -2.665 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; -2.760 ; -3.175 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; -2.640 ; -3.021 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; -2.143 ; -2.531 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; -2.181 ; -2.567 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.222  ; -0.275 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.500  ; -0.021 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; 0.577  ; 0.065  ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.464  ; 0.018  ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 2.143 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 2.143 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.997 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.997 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 5.932 ; 5.895 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 5.096 ; 5.082 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 5.146 ; 5.125 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 5.280 ; 5.289 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 5.932 ; 5.895 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 6.101 ; 6.010 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 5.129 ; 5.107 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 5.346 ; 5.331 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 6.101 ; 6.010 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 5.858 ; 5.803 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 5.190 ; 5.249 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 5.744 ; 5.702 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 5.394 ; 5.410 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 5.522 ; 5.521 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 5.617 ; 5.632 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 5.744 ; 5.702 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 5.005 ; 5.001 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.432 ; 6.321 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.248 ; 6.160 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.286 ; 6.196 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 5.116 ; 5.109 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 5.116 ; 5.109 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 3.933 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 3.933 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 4.127 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 4.127 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 3.680 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 3.680 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 5.216 ; 5.027 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 3.522 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 5.216 ; 5.027 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 6.030 ; 5.912 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 6.030 ; 5.912 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.322 ; 5.133 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.322 ; 5.133 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 1.815 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 1.815 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.670 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.670 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 4.749 ; 4.735 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 4.749 ; 4.735 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 4.797 ; 4.776 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 4.927 ; 4.934 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 5.552 ; 5.516 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 4.780 ; 4.760 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 4.780 ; 4.760 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 4.988 ; 4.974 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 5.715 ; 5.626 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 5.482 ; 5.428 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 4.840 ; 4.896 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 5.035 ; 5.050 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 5.035 ; 5.050 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 5.157 ; 5.156 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 5.250 ; 5.264 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 5.373 ; 5.331 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 4.661 ; 4.657 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.249 ; 6.137 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.071 ; 5.982 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.107 ; 6.016 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 4.670 ; 4.663 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 4.670 ; 4.663 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 3.828 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 3.828 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 4.010 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 4.010 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 3.614 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 3.614 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 5.080 ; 3.458 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 3.458 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 5.080 ; 4.893 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.861 ; 5.744 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.861 ; 5.744 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.183 ; 4.996 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.183 ; 4.996 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 5.642 ;    ;    ; 5.856 ;
; SW[3]      ; GPIO0_D[14] ; 5.696 ;    ;    ; 5.924 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 5.525 ;    ;    ; 5.731 ;
; SW[3]      ; GPIO0_D[14] ; 5.577 ;    ;    ; 5.795 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPonce:CAP11|CAPclk                                ; -2.876 ; -371.862      ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -2.684 ; -2.684        ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -1.528 ; -19.428       ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.566 ; -5.404        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.178  ; 0.000         ;
; CLOCK_50                                            ; 0.189  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.232  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.535  ; 0.000         ;
; GPIO1D4                                             ; 0.587  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.319 ; -0.895        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.287 ; -3.251        ;
; CLOCK_50                                            ; -0.152 ; -0.152        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.025  ; 0.000         ;
; GPIO1D4                                             ; 0.047  ; 0.000         ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 0.180  ; 0.000         ;
; CAPonce:CAP11|CAPclk                                ; 0.187  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.208  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.277  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.726 ; -0.726        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.287 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1D4                                             ; -3.000  ; -21.614       ;
; CAPonce:CAP11|CAPclk                                ; -1.000  ; -229.000      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -1.000  ; -34.000       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.464   ; 0.000         ;
; CLOCK_50                                            ; 4.267   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.665   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.271 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                             ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                     ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+
; -2.876 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.646      ;
; -2.876 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.646      ;
; -2.876 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.646      ;
; -2.876 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.646      ;
; -2.876 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.646      ;
; -2.876 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.646      ;
; -2.876 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.646      ;
; -2.876 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.646      ;
; -2.876 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.646      ;
; -2.876 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.646      ;
; -2.794 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.564      ;
; -2.794 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.564      ;
; -2.794 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.564      ;
; -2.794 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.564      ;
; -2.794 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.564      ;
; -2.794 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.564      ;
; -2.794 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.564      ;
; -2.794 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.564      ;
; -2.794 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.564      ;
; -2.794 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.564      ;
; -2.768 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.520     ; 1.747      ;
; -2.765 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.520     ; 1.744      ;
; -2.760 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.526      ;
; -2.760 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.526      ;
; -2.760 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.526      ;
; -2.760 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.526      ;
; -2.760 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.526      ;
; -2.760 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.526      ;
; -2.760 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.526      ;
; -2.760 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.526      ;
; -2.760 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.526      ;
; -2.760 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.526      ;
; -2.756 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[0]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.526      ;
; -2.756 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[1]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.526      ;
; -2.756 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[2]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.526      ;
; -2.756 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[3]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.526      ;
; -2.756 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[4]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.526      ;
; -2.756 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[5]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.526      ;
; -2.756 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[6]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.526      ;
; -2.756 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[7]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.526      ;
; -2.756 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[8]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.526      ;
; -2.756 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastRow[9]                                                                                     ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.707     ; 1.526      ;
; -2.734 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.711      ;
; -2.681 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.636      ;
; -2.681 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.636      ;
; -2.681 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.636      ;
; -2.681 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.636      ;
; -2.681 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.636      ;
; -2.681 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.636      ;
; -2.681 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.636      ;
; -2.681 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.636      ;
; -2.681 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|firstWhite[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.636      ;
; -2.678 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.444      ;
; -2.678 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.444      ;
; -2.678 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.444      ;
; -2.678 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.444      ;
; -2.678 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.444      ;
; -2.678 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.444      ;
; -2.678 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.444      ;
; -2.678 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.444      ;
; -2.678 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.444      ;
; -2.678 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.444      ;
; -2.649 ; CAPonce:CAP11|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.532     ; 1.616      ;
; -2.642 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.413      ;
; -2.642 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.413      ;
; -2.642 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.413      ;
; -2.642 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.413      ;
; -2.642 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.413      ;
; -2.642 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.413      ;
; -2.642 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.413      ;
; -2.642 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.413      ;
; -2.642 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.413      ;
; -2.640 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[0]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.406      ;
; -2.640 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[1]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.406      ;
; -2.640 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[2]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.406      ;
; -2.640 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[3]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.406      ;
; -2.640 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[4]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.406      ;
; -2.640 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[5]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.406      ;
; -2.640 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[6]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.406      ;
; -2.640 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[7]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.406      ;
; -2.640 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[8]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.406      ;
; -2.640 ; CAPonce:CAP11|QaddReg[3] ; centroID:cID|lastWhite[9]                                                                                   ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.711     ; 1.406      ;
; -2.635 ; CAPonce:CAP11|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.534     ; 1.600      ;
; -2.614 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.569      ;
; -2.614 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.569      ;
; -2.614 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.569      ;
; -2.614 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.569      ;
; -2.614 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.569      ;
; -2.614 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.569      ;
; -2.614 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[6]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.569      ;
; -2.614 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[7]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.569      ;
; -2.614 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|firstWhite[8]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.522     ; 1.569      ;
; -2.574 ; CAPonce:CAP11|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0 ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.524     ; 1.549      ;
; -2.564 ; CAPonce:CAP11|QaddReg[1] ; centroID:cID|theresWhite                                                                                    ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.335      ;
; -2.560 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.331      ;
; -2.560 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.331      ;
; -2.560 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.331      ;
; -2.560 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.331      ;
; -2.560 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.331      ;
; -2.560 ; CAPonce:CAP11|QaddReg[2] ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1D4      ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.706     ; 1.331      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+--------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.684 ; centroID:cID|lastLocX[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.779     ; 1.850      ;
; -2.672 ; centroID:cID|lastLocX[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.779     ; 1.838      ;
; -2.638 ; centroID:cID|lastLocX[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.779     ; 1.804      ;
; -2.604 ; centroID:cID|lastLocX[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.779     ; 1.770      ;
; -2.584 ; centroID:cID|lastLocX[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.779     ; 1.750      ;
; -2.541 ; centroID:cID|lastLocY[4]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.780     ; 1.706      ;
; -2.521 ; centroID:cID|lastLocX[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.779     ; 1.687      ;
; -2.502 ; centroID:cID|lastLocX[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.779     ; 1.668      ;
; -2.471 ; centroID:cID|lastLocX[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.779     ; 1.637      ;
; -2.456 ; centroID:cID|lastLocY[3]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.780     ; 1.621      ;
; -2.452 ; centroID:cID|lastLocY[6]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.780     ; 1.617      ;
; -2.446 ; centroID:cID|lastLocY[8]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.780     ; 1.611      ;
; -2.402 ; centroID:cID|lastLocY[1]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.780     ; 1.567      ;
; -2.387 ; centroID:cID|lastLocY[7]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.780     ; 1.552      ;
; -2.303 ; centroID:cID|lastLocY[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.780     ; 1.468      ;
; -2.260 ; centroID:cID|lastLocY[2]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.780     ; 1.425      ;
; -2.252 ; centroID:cID|lastLocX[9]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.976     ; 1.221      ;
; -2.228 ; centroID:cID|lastLocY[5]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.780     ; 1.393      ;
; -2.198 ; centroID:cID|lastLocY[9]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.780     ; 1.363      ;
; -2.094 ; centroID:cID|lastLocX[0]                                                                                     ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.779     ; 1.260      ;
; 5.336  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.499     ; 3.074      ;
; 5.362  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.489     ; 3.058      ;
; 5.369  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.501     ; 3.039      ;
; 5.384  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.689     ; 2.836      ;
; 5.385  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.689     ; 2.835      ;
; 5.393  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.496     ; 3.020      ;
; 5.404  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.492     ; 3.013      ;
; 5.417  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.801      ;
; 5.418  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.800      ;
; 5.447  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.960      ;
; 5.449  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.507     ; 2.953      ;
; 5.452  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.682     ; 2.775      ;
; 5.453  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.682     ; 2.774      ;
; 5.455  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.490     ; 2.964      ;
; 5.464  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.492     ; 2.953      ;
; 5.472  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.497     ; 2.940      ;
; 5.478  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.695     ; 2.736      ;
; 5.479  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.695     ; 2.735      ;
; 5.495  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.692     ; 2.722      ;
; 5.496  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.692     ; 2.721      ;
; 5.497  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.697     ; 2.715      ;
; 5.498  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.697     ; 2.714      ;
; 5.500  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.904      ;
; 5.502  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.500     ; 2.907      ;
; 5.503  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.489     ; 2.917      ;
; 5.540  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.671      ;
; 5.541  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.670      ;
; 5.550  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.690     ; 2.669      ;
; 5.551  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.690     ; 2.668      ;
; 5.552  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.498     ; 2.859      ;
; 5.562  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.508     ; 2.839      ;
; 5.578  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.499     ; 2.832      ;
; 5.580  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.684     ; 2.645      ;
; 5.581  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.684     ; 2.644      ;
; 5.599  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.492     ; 2.818      ;
; 5.600  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.499     ; 2.810      ;
; 5.601  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.489     ; 2.819      ;
; 5.601  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.489     ; 2.819      ;
; 5.602  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.494     ; 2.813      ;
; 5.616  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.696     ; 2.597      ;
; 5.617  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.696     ; 2.596      ;
; 5.630  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.496     ; 2.783      ;
; 5.631  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.496     ; 2.782      ;
; 5.632  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.775      ;
; 5.638  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.506     ; 2.765      ;
; 5.640  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.686     ; 2.583      ;
; 5.641  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.686     ; 2.582      ;
; 5.648  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.689     ; 2.572      ;
; 5.649  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.689     ; 2.571      ;
; 5.662  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.496     ; 2.751      ;
; 5.677  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.486     ; 2.746      ;
; 5.680  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.692     ; 2.537      ;
; 5.681  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.692     ; 2.536      ;
; 5.683  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.535      ;
; 5.684  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.534      ;
; 5.685  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.482     ; 2.742      ;
; 5.692  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.490     ; 2.727      ;
; 5.693  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.490     ; 2.726      ;
; 5.699  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.512      ;
; 5.700  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.511      ;
; 5.703  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.498     ; 2.708      ;
; 5.703  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.492     ; 2.714      ;
; 5.703  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.492     ; 2.714      ;
; 5.705  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.501     ; 2.703      ;
; 5.711  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.497     ; 2.701      ;
; 5.711  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.497     ; 2.701      ;
; 5.721  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.508     ; 2.680      ;
; 5.726  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.699     ; 2.484      ;
; 5.727  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.699     ; 2.483      ;
; 5.740  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.489     ; 2.680      ;
; 5.741  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.489     ; 2.679      ;
; 5.748  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 2.652      ;
; 5.761  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.484     ; 2.664      ;
; 5.791  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.498     ; 2.620      ;
; 5.791  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.498     ; 2.620      ;
; 5.792  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.494     ; 2.623      ;
; 5.804  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.490     ; 2.615      ;
; 5.817  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.499     ; 2.593      ;
; 5.817  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.499     ; 2.593      ;
; 5.836  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.492     ; 2.581      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                                                                                        ;
+--------+-------------------------------+---------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.528 ; centroID:cID|lastLocX[3]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.706      ;
; -1.528 ; centroID:cID|lastLocX[3]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.706      ;
; -1.528 ; centroID:cID|lastLocX[3]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.706      ;
; -1.528 ; centroID:cID|lastLocX[3]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.706      ;
; -1.528 ; centroID:cID|lastLocX[3]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.706      ;
; -1.444 ; centroID:cID|lastLocX[0]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.622      ;
; -1.444 ; centroID:cID|lastLocX[0]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.622      ;
; -1.444 ; centroID:cID|lastLocX[0]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.622      ;
; -1.444 ; centroID:cID|lastLocX[0]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.622      ;
; -1.444 ; centroID:cID|lastLocX[0]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.622      ;
; -1.379 ; centroID:cID|lastLocX[3]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.557      ;
; -1.379 ; centroID:cID|lastLocX[3]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.557      ;
; -1.377 ; centroID:cID|lastLocX[3]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.555      ;
; -1.327 ; centroID:cID|lastLocX[1]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.505      ;
; -1.327 ; centroID:cID|lastLocX[1]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.505      ;
; -1.327 ; centroID:cID|lastLocX[1]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.505      ;
; -1.327 ; centroID:cID|lastLocX[1]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.505      ;
; -1.327 ; centroID:cID|lastLocX[1]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.505      ;
; -1.325 ; centroID:cID|lastLocX[5]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.503      ;
; -1.325 ; centroID:cID|lastLocX[5]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.503      ;
; -1.325 ; centroID:cID|lastLocX[5]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.503      ;
; -1.325 ; centroID:cID|lastLocX[5]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.503      ;
; -1.325 ; centroID:cID|lastLocX[5]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.503      ;
; -1.295 ; centroID:cID|lastLocX[0]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.473      ;
; -1.295 ; centroID:cID|lastLocX[0]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.473      ;
; -1.293 ; centroID:cID|lastLocX[0]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.471      ;
; -1.277 ; centroID:cID|lastLocX[7]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.455      ;
; -1.277 ; centroID:cID|lastLocX[7]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.455      ;
; -1.277 ; centroID:cID|lastLocX[7]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.455      ;
; -1.277 ; centroID:cID|lastLocX[7]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.455      ;
; -1.277 ; centroID:cID|lastLocX[7]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.455      ;
; -1.271 ; centroID:cID|lastLocX[2]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.449      ;
; -1.271 ; centroID:cID|lastLocX[2]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.449      ;
; -1.271 ; centroID:cID|lastLocX[2]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.449      ;
; -1.271 ; centroID:cID|lastLocX[2]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.449      ;
; -1.271 ; centroID:cID|lastLocX[2]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.449      ;
; -1.239 ; centroID:cID|lastLocX[4]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.417      ;
; -1.239 ; centroID:cID|lastLocX[4]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.417      ;
; -1.239 ; centroID:cID|lastLocX[4]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.417      ;
; -1.239 ; centroID:cID|lastLocX[4]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.417      ;
; -1.239 ; centroID:cID|lastLocX[4]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.417      ;
; -1.203 ; centroID:cID|lastLocX[8]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.381      ;
; -1.203 ; centroID:cID|lastLocX[8]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.381      ;
; -1.203 ; centroID:cID|lastLocX[8]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.381      ;
; -1.203 ; centroID:cID|lastLocX[8]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.381      ;
; -1.203 ; centroID:cID|lastLocX[8]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.381      ;
; -1.178 ; centroID:cID|lastLocX[1]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.356      ;
; -1.178 ; centroID:cID|lastLocX[1]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.356      ;
; -1.176 ; centroID:cID|lastLocX[5]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.354      ;
; -1.176 ; centroID:cID|lastLocX[5]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.354      ;
; -1.176 ; centroID:cID|lastLocX[1]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.354      ;
; -1.174 ; centroID:cID|lastLocX[5]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.352      ;
; -1.158 ; centroID:cID|lastLocX[9]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.506     ; 1.139      ;
; -1.158 ; centroID:cID|lastLocX[9]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.506     ; 1.139      ;
; -1.158 ; centroID:cID|lastLocX[9]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.506     ; 1.139      ;
; -1.158 ; centroID:cID|lastLocX[9]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.506     ; 1.139      ;
; -1.158 ; centroID:cID|lastLocX[9]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.506     ; 1.139      ;
; -1.138 ; centroID:cID|lastLocX[6]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.316      ;
; -1.138 ; centroID:cID|lastLocX[6]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.316      ;
; -1.138 ; centroID:cID|lastLocX[6]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.316      ;
; -1.138 ; centroID:cID|lastLocX[6]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.316      ;
; -1.138 ; centroID:cID|lastLocX[6]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.316      ;
; -1.128 ; centroID:cID|lastLocX[7]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.306      ;
; -1.128 ; centroID:cID|lastLocX[7]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.306      ;
; -1.126 ; centroID:cID|lastLocX[7]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.304      ;
; -1.122 ; centroID:cID|lastLocX[2]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.300      ;
; -1.122 ; centroID:cID|lastLocX[2]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.300      ;
; -1.120 ; centroID:cID|lastLocX[2]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.298      ;
; -1.090 ; centroID:cID|lastLocX[4]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.268      ;
; -1.090 ; centroID:cID|lastLocX[4]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.268      ;
; -1.088 ; centroID:cID|lastLocX[4]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.266      ;
; -1.054 ; centroID:cID|lastLocX[8]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.232      ;
; -1.054 ; centroID:cID|lastLocX[8]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.232      ;
; -1.052 ; centroID:cID|lastLocX[8]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.230      ;
; -1.009 ; centroID:cID|lastLocX[9]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.506     ; 0.990      ;
; -1.009 ; centroID:cID|lastLocX[9]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.506     ; 0.990      ;
; -1.007 ; centroID:cID|lastLocX[9]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.506     ; 0.988      ;
; -0.989 ; centroID:cID|lastLocX[6]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.167      ;
; -0.989 ; centroID:cID|lastLocX[6]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.167      ;
; -0.987 ; centroID:cID|lastLocX[6]      ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2] ; CAPonce:CAP11|CAPclk               ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; -0.309     ; 1.165      ;
; -0.558 ; COMdriver:uCOM|bit_counter[4] ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.033     ; 1.512      ;
; -0.558 ; COMdriver:uCOM|bit_counter[7] ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.033     ; 1.512      ;
; -0.477 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.974      ;
; -0.477 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.974      ;
; -0.477 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.974      ;
; -0.477 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.974      ;
; -0.473 ; COMdriver:uCOM|bit_counter[2] ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.033     ; 1.427      ;
; -0.426 ; COMdriver:uCOM|bit_counter[8] ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.033     ; 1.380      ;
; -0.414 ; COMdriver:uCOM|bit_counter[6] ; COMdriver:uCOM|send_aux                     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 1.000        ; -0.033     ; 1.368      ;
; -0.402 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_Y|data_out     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.899      ;
; -0.402 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_X|data_out     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.899      ;
; -0.387 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.884      ;
; -0.387 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.884      ;
; -0.387 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.884      ;
; -0.387 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.884      ;
; -0.387 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.884      ;
; -0.387 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.884      ;
; -0.387 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.884      ;
; -0.387 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.884      ;
; -0.387 ; COMdriver:uCOM|send_aux       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.500        ; 0.010      ; 0.884      ;
+--------+-------------------------------+---------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.566 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.108     ; 0.445      ;
; -0.519 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.108     ; 0.398      ;
; -0.393 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.346      ;
; -0.389 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.342      ;
; -0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.327      ;
; -0.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.322      ;
; -0.366 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.319      ;
; -0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.314      ;
; -0.360 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.313      ;
; -0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.292      ;
; -0.333 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.286      ;
; -0.330 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.283      ;
; -0.329 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.282      ;
; -0.324 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.277      ;
; -0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.250      ;
; -0.274 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 1.227      ;
; -0.226 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.177      ;
; -0.190 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.141      ;
; -0.179 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.130      ;
; -0.172 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.123      ;
; -0.135 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.086      ;
; -0.129 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.080      ;
; -0.059 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.010      ;
; -0.047 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.998      ;
; -0.043 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.994      ;
; -0.038 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.989      ;
; -0.011 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.962      ;
; -0.004 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.955      ;
; -0.002 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.953      ;
; 0.128  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.825      ;
; 0.128  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.825      ;
; 0.129  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.824      ;
; 0.132  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.821      ;
; 0.135  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.818      ;
; 0.201  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.750      ;
; 0.205  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.746      ;
; 0.206  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.745      ;
; 0.209  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.742      ;
; 0.209  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.742      ;
; 0.269  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.684      ;
; 0.270  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.683      ;
; 0.271  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.682      ;
; 0.272  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.681      ;
; 0.274  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.679      ;
; 0.282  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.671      ;
; 0.299  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.816      ;
; 0.322  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.629      ;
; 0.323  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.792      ;
; 0.323  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.628      ;
; 0.324  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.627      ;
; 0.325  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.790      ;
; 0.325  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.626      ;
; 0.325  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.626      ;
; 0.328  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.623      ;
; 0.329  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.622      ;
; 0.332  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.619      ;
; 0.334  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.617      ;
; 0.336  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.615      ;
; 0.339  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.776      ;
; 0.347  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.768      ;
; 0.353  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.599      ;
; 0.354  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.598      ;
; 0.355  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.760      ;
; 0.355  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.597      ;
; 0.355  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.597      ;
; 0.356  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.596      ;
; 0.356  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.596      ;
; 0.359  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.593      ;
; 0.360  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.755      ;
; 0.360  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.592      ;
; 0.360  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.592      ;
; 0.361  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.754      ;
; 0.361  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.591      ;
; 0.362  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.753      ;
; 0.362  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.590      ;
; 0.366  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.584      ;
; 0.373  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.742      ;
; 0.376  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.739      ;
; 0.380  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.735      ;
; 0.380  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.735      ;
; 0.382  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.733      ;
; 0.392  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.723      ;
; 0.397  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.718      ;
; 0.400  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.715      ;
; 0.406  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.709      ;
; 0.406  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.709      ;
; 0.412  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.540      ;
; 0.419  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.532      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.531      ;
; 0.421  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.530      ;
; 0.421  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.530      ;
; 0.423  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.529      ;
; 0.423  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.529      ;
; 0.424  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.691      ;
; 0.424  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.527      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.526      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.526      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.526      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.526      ;
; 0.429  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.208      ; 1.686      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.178 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.161      ; 1.585      ;
; 0.722 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.161      ; 1.541      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.189 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 0.500        ; 1.268      ; 1.661      ;
; 0.786 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 1.000        ; 1.268      ; 1.564      ;
; 8.297 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.655      ;
; 8.342 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.610      ;
; 8.348 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.604      ;
; 8.383 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.569      ;
; 8.391 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.561      ;
; 8.433 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.519      ;
; 8.454 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.498      ;
; 8.475 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.477      ;
; 8.476 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.476      ;
; 8.480 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.472      ;
; 8.483 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.469      ;
; 8.502 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.450      ;
; 8.550 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.402      ;
; 8.552 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.400      ;
; 8.570 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.382      ;
; 8.580 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.372      ;
; 8.582 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.370      ;
; 8.603 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.349      ;
; 8.617 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.335      ;
; 8.630 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.322      ;
; 8.636 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.316      ;
; 8.649 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.303      ;
; 8.697 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.255      ;
; 8.699 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.253      ;
; 8.717 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.235      ;
; 8.747 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.205      ;
; 8.764 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.188      ;
; 8.811 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.141      ;
; 8.829 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.123      ;
; 8.878 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.074      ;
; 8.880 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.072      ;
; 8.895 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.057      ;
; 8.896 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.056      ;
; 8.914 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.038      ;
; 8.918 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.034      ;
; 8.918 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.034      ;
; 8.932 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.020      ;
; 8.947 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.005      ;
; 8.948 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 1.004      ;
; 8.956 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.996      ;
; 8.958 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.994      ;
; 8.962 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.990      ;
; 8.963 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.989      ;
; 8.968 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.984      ;
; 8.982 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.970      ;
; 8.983 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.969      ;
; 8.987 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.965      ;
; 8.988 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.964      ;
; 8.988 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.964      ;
; 8.998 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.954      ;
; 9.003 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.949      ;
; 9.030 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.922      ;
; 9.035 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.917      ;
; 9.051 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.901      ;
; 9.054 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.898      ;
; 9.055 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.897      ;
; 9.059 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.893      ;
; 9.061 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.891      ;
; 9.066 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.886      ;
; 9.088 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.864      ;
; 9.102 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.850      ;
; 9.104 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.848      ;
; 9.107 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.845      ;
; 9.117 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.835      ;
; 9.117 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.835      ;
; 9.118 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.834      ;
; 9.121 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.831      ;
; 9.122 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.830      ;
; 9.123 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.829      ;
; 9.123 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.829      ;
; 9.123 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.829      ;
; 9.127 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.825      ;
; 9.131 ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.821      ;
; 9.136 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.816      ;
; 9.151 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.801      ;
; 9.152 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.800      ;
; 9.157 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.795      ;
; 9.157 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.795      ;
; 9.158 ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.794      ;
; 9.160 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.792      ;
; 9.160 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.792      ;
; 9.161 ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.791      ;
; 9.166 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.786      ;
; 9.166 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.786      ;
; 9.166 ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.786      ;
; 9.171 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.781      ;
; 9.172 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.780      ;
; 9.181 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.771      ;
; 9.194 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.758      ;
; 9.195 ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.757      ;
; 9.202 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.750      ;
; 9.203 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.749      ;
; 9.400 ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.552      ;
; 9.405 ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.547      ;
; 9.406 ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.546      ;
; 9.408 ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.544      ;
; 9.409 ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.543      ;
; 9.416 ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 10.000       ; -0.035     ; 0.536      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.232   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.074      ; 0.384      ;
; 0.266   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.093      ; 0.359      ;
; 0.278   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.074      ; 0.338      ;
; 0.757   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.074      ; 0.359      ;
; 0.777   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.074      ; 0.339      ;
; 0.787   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.093      ; 0.338      ;
; 311.548 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 0.923      ;
; 311.741 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 0.730      ;
; 311.800 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.631      ;
; 311.808 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.623      ;
; 311.828 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 0.643      ;
; 311.880 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.551      ;
; 311.884 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.547      ;
; 311.893 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.538      ;
; 311.998 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 0.473      ;
; 312.037 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.394      ;
; 624.233 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.037     ; 0.717      ;
; 624.349 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.603      ;
; 624.352 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.600      ;
; 624.377 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.575      ;
; 624.414 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.037     ; 0.536      ;
; 624.483 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.469      ;
; 624.593 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.359      ;
; 624.602 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.350      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.535 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.103     ; 0.359      ;
; 0.626 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1D4'                                                                                                           ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.587 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.026     ; 0.374      ;
; 0.588 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.026     ; 0.373      ;
; 0.590 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.038     ; 0.359      ;
; 0.606 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1D4      ; GPIO1D4     ; 1.000        ; -0.022     ; 0.359      ;
; 0.615 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.585      ; 0.457      ;
; 0.621 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.585      ; 0.451      ;
; 0.622 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.585      ; 0.450      ;
; 0.626 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.585      ; 0.446      ;
; 0.628 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.585      ; 0.444      ;
; 0.628 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.585      ; 0.444      ;
; 0.629 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.585      ; 0.443      ;
; 0.701 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; 0.500        ; 0.585      ; 0.371      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.319  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.314      ;
; -0.289  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 0.323      ;
; -0.287  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 0.325      ;
; 0.188   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.190   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.344      ; 0.323      ;
; 0.202   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.323      ; 0.314      ;
; 0.249   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.323      ; 0.361      ;
; 0.285   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.329   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.450      ;
; 0.338   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.457      ;
; 0.386   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.505      ;
; 0.389   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.508      ;
; 0.490   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.611      ;
; 312.718 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.338      ;
; 312.736 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.396      ;
; 312.836 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.456      ;
; 312.837 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.457      ;
; 312.839 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.459      ;
; 312.872 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.492      ;
; 312.873 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.493      ;
; 312.888 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.548      ;
; 312.975 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.635      ;
; 313.137 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.797      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.287 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.408      ;
; -0.274 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.421      ;
; -0.268 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.427      ;
; -0.262 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.433      ;
; -0.255 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.440      ;
; -0.253 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.442      ;
; -0.249 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.446      ;
; -0.248 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.447      ;
; -0.234 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.461      ;
; -0.221 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.474      ;
; -0.216 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.479      ;
; -0.216 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.479      ;
; -0.206 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.489      ;
; -0.200 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.495      ;
; -0.197 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.498      ;
; -0.194 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.501      ;
; -0.187 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.508      ;
; -0.184 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.511      ;
; -0.182 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.513      ;
; -0.180 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.515      ;
; -0.171 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.524      ;
; -0.165 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.530      ;
; -0.160 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.535      ;
; -0.152 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.543      ;
; -0.150 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.545      ;
; -0.138 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.557      ;
; -0.136 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.559      ;
; -0.107 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.531      ; 1.588      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.103      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.313      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.313      ;
; 0.195  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.314      ;
; 0.196  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.315      ;
; 0.196  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.315      ;
; 0.197  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.316      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.374      ;
; 0.256  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.376      ;
; 0.256  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.376      ;
; 0.256  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.376      ;
; 0.258  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.378      ;
; 0.263  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.382      ;
; 0.265  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.385      ;
; 0.265  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.384      ;
; 0.271  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.391      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.298  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.298  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.417      ;
; 0.298  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.419      ;
; 0.322  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.441      ;
; 0.379  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.497      ;
; 0.391  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.510      ;
; 0.392  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.511      ;
; 0.392  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.511      ;
; 0.392  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.511      ;
; 0.393  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.512      ;
; 0.393  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.512      ;
; 0.396  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.515      ;
; 0.397  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.516      ;
; 0.398  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.517      ;
; 0.398  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.517      ;
; 0.400  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.519      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.529      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.530      ;
; 0.412  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.531      ;
; 0.415  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.534      ;
; 0.416  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.535      ;
; 0.418  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.537      ;
; 0.419  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.538      ;
; 0.419  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.538      ;
; 0.419  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.538      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.539      ;
; 0.440  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.561      ;
; 0.452  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.573      ;
; 0.455  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.576      ;
; 0.456  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.577      ;
; 0.457  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.578      ;
; 0.471  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.590      ;
; 0.472  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.591      ;
; 0.474  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.593      ;
; 0.476  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.595      ;
; 0.478  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.597      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -0.152 ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; 0.000        ; 1.317      ; 1.384      ;
; 0.300  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.307  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.308  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.310  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.429      ;
; 0.422  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; CLOCK_50    ; -0.500       ; 1.317      ; 1.458      ;
; 0.448  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.567      ;
; 0.449  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.568      ;
; 0.450  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.569      ;
; 0.451  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.570      ;
; 0.453  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.572      ;
; 0.453  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.572      ;
; 0.458  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.577      ;
; 0.460  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.579      ;
; 0.461  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.580      ;
; 0.466  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.585      ;
; 0.497  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.616      ;
; 0.501  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.620      ;
; 0.501  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.620      ;
; 0.504  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.623      ;
; 0.506  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.625      ;
; 0.511  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.630      ;
; 0.513  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.632      ;
; 0.514  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.633      ;
; 0.514  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.633      ;
; 0.516  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.635      ;
; 0.523  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.642      ;
; 0.526  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.645      ;
; 0.527  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.646      ;
; 0.531  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.650      ;
; 0.537  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.656      ;
; 0.545  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.664      ;
; 0.557  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.676      ;
; 0.562  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.681      ;
; 0.563  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.682      ;
; 0.563  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.682      ;
; 0.566  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.685      ;
; 0.566  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.685      ;
; 0.571  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.690      ;
; 0.577  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.696      ;
; 0.577  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.696      ;
; 0.578  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.697      ;
; 0.581  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.700      ;
; 0.581  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.700      ;
; 0.582  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.701      ;
; 0.586  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.705      ;
; 0.589  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.708      ;
; 0.589  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.708      ;
; 0.590  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.709      ;
; 0.591  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.710      ;
; 0.592  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.711      ;
; 0.592  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.711      ;
; 0.593  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.712      ;
; 0.594  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.713      ;
; 0.603  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.722      ;
; 0.604  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.723      ;
; 0.605  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.724      ;
; 0.607  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.726      ;
; 0.607  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.726      ;
; 0.610  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.729      ;
; 0.610  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.729      ;
; 0.612  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.731      ;
; 0.620  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.739      ;
; 0.629  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.748      ;
; 0.644  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.763      ;
; 0.644  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.763      ;
; 0.644  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.763      ;
; 0.645  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.764      ;
; 0.645  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.764      ;
; 0.646  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.765      ;
; 0.649  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.768      ;
; 0.655  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.774      ;
; 0.656  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.775      ;
; 0.658  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.777      ;
; 0.662  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.781      ;
; 0.668  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.669  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.788      ;
; 0.709  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.828      ;
; 0.721  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.840      ;
; 0.724  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.843      ;
; 0.731  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.850      ;
; 0.732  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.851      ;
; 0.747  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.866      ;
; 0.748  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.867      ;
; 0.751  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.870      ;
; 0.751  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.870      ;
; 0.756  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 0.875      ;
; 1.015  ; COMdriver:uCOM|div_clk:DIV|counter[0]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.134      ;
; 1.103  ; COMdriver:uCOM|div_clk:DIV|counter[3]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.222      ;
; 1.105  ; COMdriver:uCOM|div_clk:DIV|counter[10] ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.224      ;
; 1.155  ; COMdriver:uCOM|div_clk:DIV|counter[8]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.274      ;
; 1.157  ; COMdriver:uCOM|div_clk:DIV|counter[2]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.276      ;
; 1.158  ; COMdriver:uCOM|div_clk:DIV|counter[1]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.277      ;
; 1.162  ; COMdriver:uCOM|div_clk:DIV|counter[5]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.281      ;
; 1.171  ; COMdriver:uCOM|div_clk:DIV|counter[6]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.290      ;
; 1.210  ; COMdriver:uCOM|div_clk:DIV|counter[7]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.329      ;
; 1.284  ; COMdriver:uCOM|div_clk:DIV|counter[4]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.403      ;
; 1.308  ; COMdriver:uCOM|div_clk:DIV|counter[9]  ; COMdriver:uCOM|div_clk:DIV|Clk_aux     ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.035      ; 1.427      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.025 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.220      ; 1.444      ;
; 0.557 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.220      ; 1.476      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1D4'                                                                                                            ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.047 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.662      ; 0.313      ;
; 0.107 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.662      ; 0.373      ;
; 0.114 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.662      ; 0.380      ;
; 0.114 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.662      ; 0.380      ;
; 0.127 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.662      ; 0.393      ;
; 0.127 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.662      ; 0.393      ;
; 0.128 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.662      ; 0.394      ;
; 0.130 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1D4      ; GPIO1D4     ; -0.500       ; 0.662      ; 0.396      ;
; 0.192 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.038      ; 0.314      ;
; 0.204 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.026      ; 0.314      ;
; 0.205 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.026      ; 0.315      ;
; 0.208 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1D4      ; GPIO1D4     ; 0.000        ; 0.022      ; 0.314      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.180 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.043      ; 0.307      ;
; 0.185 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.307      ;
; 0.188 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.314      ;
; 0.227 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.349      ;
; 0.299 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.420      ;
; 0.308 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.430      ;
; 0.332 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.454      ;
; 0.384 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.506      ;
; 0.403 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.525      ;
; 0.416 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.538      ;
; 0.420 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.540      ;
; 0.432 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.554      ;
; 0.447 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.569      ;
; 0.457 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.235      ; 0.777      ;
; 0.458 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.581      ;
; 0.465 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.587      ;
; 0.468 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.590      ;
; 0.469 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.592      ;
; 0.500 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.622      ;
; 0.510 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.632      ;
; 0.515 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.635      ;
; 0.516 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.235      ; 0.835      ;
; 0.518 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.640      ;
; 0.522 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.235      ; 0.841      ;
; 0.523 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.647      ;
; 0.530 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.041      ; 0.655      ;
; 0.531 ; COMdriver:uCOM|com_serie:COM_X|sending        ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.041      ; 0.656      ;
; 0.535 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.658      ;
; 0.542 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.662      ;
; 0.544 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.041      ; 0.669      ;
; 0.546 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.041      ; 0.671      ;
; 0.551 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.673      ;
; 0.561 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.683      ;
; 0.568 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.690      ;
; 0.572 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.694      ;
; 0.588 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.709      ;
; 0.590 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.710      ;
; 0.594 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.716      ;
; 0.594 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.716      ;
; 0.598 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.720      ;
; 0.601 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.721      ;
; 0.604 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.724      ;
; 0.610 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.732      ;
; 0.613 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.733      ;
; 0.618 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.740      ;
; 0.622 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.742      ;
; 0.641 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.763      ;
; 0.652 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.772      ;
; 0.655 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.777      ;
; 0.662 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.784      ;
; 0.667 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.787      ;
; 0.669 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.789      ;
; 0.678 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.798      ;
; 0.678 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.798      ;
; 0.678 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.798      ;
; 0.700 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.820      ;
; 0.703 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.823      ;
; 0.713 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.835      ;
; 0.719 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|send_aux                       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.841      ;
; 0.725 ; COMdriver:uCOM|bit_counter[7]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.845      ;
; 0.734 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.854      ;
; 0.736 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.856      ;
; 0.737 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.857      ;
; 0.743 ; COMdriver:uCOM|bit_counter[3]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.863      ;
; 0.745 ; COMdriver:uCOM|bit_counter[2]                 ; COMdriver:uCOM|bit_counter[8]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.865      ;
; 0.764 ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.886      ;
; 0.771 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.893      ;
; 0.775 ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.038      ; 0.897      ;
; 0.780 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_X|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.041      ; 0.905      ;
; 0.784 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.235      ; 1.103      ;
; 0.786 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.235      ; 1.105      ;
; 0.794 ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ; COMdriver:uCOM|com_serie:COM_Y|data_out       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.041      ; 0.919      ;
; 0.798 ; COMdriver:uCOM|bit_counter[1]                 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.918      ;
; 0.802 ; COMdriver:uCOM|bit_counter[5]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.922      ;
; 0.802 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|outSerial[0]                   ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.235      ; 1.121      ;
; 0.802 ; COMdriver:uCOM|bit_counter[4]                 ; COMdriver:uCOM|bit_counter[9]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.922      ;
; 0.804 ; COMdriver:uCOM|bit_counter[6]                 ; COMdriver:uCOM|bit_counter[0]                 ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 0.000        ; 0.036      ; 0.924      ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'                                                                                                      ;
+-------+----------------------------+----------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.187 ; centroID:cID|theresWhite   ; centroID:cID|theresWhite   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.307      ;
; 0.199 ; CAPonce:CAP11|enawRAMclk   ; CAPonce:CAP11|enawRAMclk   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.024      ; 0.307      ;
; 0.203 ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.325      ;
; 0.253 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.232      ; 0.569      ;
; 0.296 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[2]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[1]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[6]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[7]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; centroID:cID|mostCount[8]  ; centroID:cID|mostCount[8]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.418      ;
; 0.302 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[3] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[5] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; centroID:cID|whiteCount[8] ; centroID:cID|whiteCount[8] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[7] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[1] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.429      ;
; 0.307 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.429      ;
; 0.309 ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.431      ;
; 0.315 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[0] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[2] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.438      ;
; 0.326 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.448      ;
; 0.326 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.046      ; 0.456      ;
; 0.330 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.451      ;
; 0.350 ; centroID:cID|theresWhite   ; centroID:cID|lastLocY[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.470      ;
; 0.360 ; centroID:cID|mostLocY[6]   ; centroID:cID|lastLocY[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.050      ; 0.494      ;
; 0.365 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[4]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.485      ;
; 0.371 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[3]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.491      ;
; 0.371 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[6] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.491      ;
; 0.378 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.499      ;
; 0.379 ; centroID:cID|mostLocY[5]   ; centroID:cID|lastLocY[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.050      ; 0.513      ;
; 0.380 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.501      ;
; 0.384 ; centroID:cID|mostLocY[7]   ; centroID:cID|lastLocY[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.050      ; 0.518      ;
; 0.385 ; centroID:cID|mostLocY[9]   ; centroID:cID|lastLocY[8]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.050      ; 0.519      ;
; 0.392 ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.513      ;
; 0.395 ; centroID:cID|mostCount[0]  ; centroID:cID|mostCount[0]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.515      ;
; 0.397 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[4] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.517      ;
; 0.400 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.521      ;
; 0.407 ; centroID:cID|whiteCount[4] ; centroID:cID|lastWhite[4]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.040      ; 0.531      ;
; 0.409 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.531      ;
; 0.412 ; centroID:cID|whiteCount[2] ; centroID:cID|lastWhite[2]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.040      ; 0.536      ;
; 0.419 ; centroID:cID|whiteCount[3] ; centroID:cID|lastWhite[3]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.040      ; 0.543      ;
; 0.419 ; centroID:cID|whiteCount[1] ; centroID:cID|lastWhite[1]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.040      ; 0.543      ;
; 0.445 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[3]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.565      ;
; 0.446 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.035      ; 0.565      ;
; 0.447 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[7]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.035      ; 0.566      ;
; 0.451 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.573      ;
; 0.452 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.035      ; 0.571      ;
; 0.452 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[8]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[4] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[6] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[8] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[2] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[8]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.579      ;
; 0.459 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[13]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.581      ;
; 0.460 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[2]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[8]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[3]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[14]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[15]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[1] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[2] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.590      ;
; 0.469 ; centroID:cID|theresWhite   ; centroID:cID|lastLocY[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; centroID:cID|theresWhite   ; centroID:cID|lastLocY[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; centroID:cID|mostLocY[8]   ; centroID:cID|lastLocY[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.050      ; 0.605      ;
; 0.473 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.595      ;
; 0.474 ; centroID:cID|theresWhite   ; centroID:cID|lastLocY[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[3] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.596      ;
; 0.476 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.598      ;
; 0.479 ; centroID:cID|mostLocY[4]   ; centroID:cID|lastLocY[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.050      ; 0.613      ;
; 0.479 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[4] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.599      ;
; 0.484 ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.605      ;
; 0.487 ; centroID:cID|firstRow[1]   ; centroID:cID|mostLocY[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.039      ; 0.610      ;
; 0.487 ; centroID:cID|theresWhite   ; centroID:cID|lastLocX[0]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.035      ; 0.606      ;
+-------+----------------------------+----------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                   ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.022      ; 0.314      ;
; 0.233 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.013     ; 0.314      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.277 ; VGA_generator:VGApart|RAM_adr1[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.396      ;
; 0.282 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.401      ;
; 0.285 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.288 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.407      ;
; 0.288 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.407      ;
; 0.294 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.311 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.318 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.319 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.320 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.439      ;
; 0.337 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.346 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.465      ;
; 0.351 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.470      ;
; 0.353 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.472      ;
; 0.356 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.475      ;
; 0.358 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.477      ;
; 0.384 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.503      ;
; 0.385 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.504      ;
; 0.407 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.526      ;
; 0.436 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.556      ;
; 0.453 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.458 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|h_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.460 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.462 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|h_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.411     ; 0.802      ;
; -0.657 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.352     ; 0.802      ;
; 0.028  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.084      ;
; 0.028  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.084      ;
; 0.028  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.084      ;
; 0.028  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.084      ;
; 0.028  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.084      ;
; 0.028  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.084      ;
; 0.028  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.084      ;
; 0.028  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.084      ;
; 0.028  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.084      ;
; 0.028  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.084      ;
; 0.028  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.084      ;
; 0.028  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.084      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.042  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.070      ;
; 0.097  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.084      ;
; 0.097  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.084      ;
; 0.097  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.084      ;
; 0.097  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.084      ;
; 0.097  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.084      ;
; 0.097  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.084      ;
; 0.097  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.084      ;
; 0.097  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.084      ;
; 0.097  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.084      ;
; 0.097  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.084      ;
; 0.097  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.084      ;
; 0.097  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.084      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.684      ; 1.070      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.309  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.802      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.623      ; 0.783      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.378  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.683      ; 0.802      ;
; 0.396  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.682      ; 0.783      ;
; 0.396  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.682      ; 0.783      ;
; 0.396  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.682      ; 0.783      ;
; 0.396  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.682      ; 0.783      ;
; 0.396  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.682      ; 0.783      ;
; 0.396  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.682      ; 0.783      ;
; 0.396  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.682      ; 0.783      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.287 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.681      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.298 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.800      ; 0.692      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.334 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.681      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.345 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.743      ; 0.692      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.926      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.926      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.926      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.926      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.926      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.926      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.926      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.926      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.926      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.926      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.926      ;
; 0.530 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.926      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.802      ; 0.928      ;
; 0.577 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.926      ;
; 0.577 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.926      ;
; 0.577 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.926      ;
; 0.577 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.926      ;
; 0.577 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.926      ;
; 0.577 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.926      ;
; 0.577 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.926      ;
; 0.577 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.926      ;
; 0.577 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.926      ;
; 0.577 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.926      ;
; 0.577 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.926      ;
; 0.577 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.926      ;
; 0.579 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.928      ;
; 0.579 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.928      ;
; 0.579 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.928      ;
; 0.579 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.928      ;
; 0.579 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.928      ;
; 0.579 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.928      ;
; 0.579 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.928      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1D4'                                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1D4 ; Rise       ; GPIO1D4                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.364 ; -0.180       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -0.364 ; -0.180       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -0.364 ; -0.180       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -0.358 ; -0.142       ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -0.358 ; -0.142       ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -0.358 ; -0.142       ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -0.358 ; -0.142       ; 0.216          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -0.317 ; -0.133       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -0.317 ; -0.133       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -0.317 ; -0.133       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -0.317 ; -0.133       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -0.317 ; -0.133       ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.184 ; -0.184       ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; -0.184 ; -0.184       ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; -0.184 ; -0.184       ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; -0.182 ; -0.182       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK|combout             ;
; -0.176 ; -0.176       ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; CAP11|dPCLK|datad               ;
; -0.146 ; -0.146       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; -0.146 ; -0.146       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; -0.138 ; -0.138       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[0]|clk            ;
; -0.138 ; -0.138       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[1]|clk            ;
; -0.138 ; -0.138       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[2]|clk            ;
; -0.138 ; -0.138       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QaddReg[3]|clk            ;
; -0.138 ; -0.138       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[4]|clk             ;
; -0.138 ; -0.138       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[5]|clk             ;
; -0.138 ; -0.138       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[6]|clk             ;
; -0.138 ; -0.138       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|QinReg[7]|clk             ;
; -0.138 ; -0.138       ; 0.000          ; High Pulse Width ; GPIO1D4 ; Fall       ; CAP11|takeTurn|clk              ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; GPIO1D4~input|o                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; GPIO1D4~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Rise       ; GPIO1D4~input|i                 ;
; 0.913  ; 1.129        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.913  ; 1.129        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.913  ; 1.129        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.913  ; 1.129        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.913  ; 1.129        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.957  ; 1.141        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.957  ; 1.141        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.957  ; 1.141        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.957  ; 1.141        ; 0.184          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.957  ; 1.173        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.957  ; 1.173        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.957  ; 1.173        ; 0.216          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; GPIO1D4~input|o                 ;
; 1.135  ; 1.135        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 1.135  ; 1.135        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 1.135  ; 1.135        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 1.135  ; 1.135        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 1.135  ; 1.135        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[4]|clk             ;
; 1.135  ; 1.135        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[5]|clk             ;
; 1.135  ; 1.135        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[6]|clk             ;
; 1.135  ; 1.135        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|QinReg[7]|clk             ;
; 1.135  ; 1.135        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|takeTurn|clk              ;
; 1.142  ; 1.142        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 1.142  ; 1.142        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 1.172  ; 1.172        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|dPCLK|datad               ;
; 1.177  ; 1.177        ; 0.000          ; Low Pulse Width  ; GPIO1D4 ; Fall       ; CAP11|dPCLK|combout             ;
; 1.179  ; 1.179        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 1.179  ; 1.179        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 1.179  ; 1.179        ; 0.000          ; High Pulse Width ; GPIO1D4 ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[12]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[13]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[14]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[15]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|enawRAMclk                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'COMdriver:uCOM|div_clk:DIV|Clk_aux'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[6]   ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[7]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|send_aux                       ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[0]                 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[1]                 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[2]                 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[3]                 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[4]                 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[5]                 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[6]                 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[7]                 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[8]                 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|bit_counter[9]                 ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Rise       ; COMdriver:uCOM|outSerial[0]                   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[0] ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[1] ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|bit_counter[2] ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|data_out       ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|sending        ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[0]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[1]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[2]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[3]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[4]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[5]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[6]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_X|shift_reg[7]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|data_out       ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[0]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[1]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[2]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[3]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[4]   ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; Fall       ; COMdriver:uCOM|com_serie:COM_Y|shift_reg[5]   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
; 0.437  ; 0.653        ; 0.216          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.313  ; 0.497        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.541  ; 0.541        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.267 ; 4.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 4.267 ; 4.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 4.267 ; 4.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 4.267 ; 4.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 4.267 ; 4.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 4.267 ; 4.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 4.267 ; 4.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 4.267 ; 4.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 4.267 ; 4.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 4.267 ; 4.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 4.267 ; 4.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 4.267 ; 4.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
; 4.425 ; 4.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.425 ; 4.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.427 ; 4.427        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.427 ; 4.427        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.429 ; 4.429        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.429 ; 4.429        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.441 ; 4.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.444 ; 4.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.447 ; 4.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|Clk_aux|clk                                          ;
; 4.447 ; 4.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[0]|clk                                       ;
; 4.447 ; 4.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[10]|clk                                      ;
; 4.447 ; 4.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[1]|clk                                       ;
; 4.447 ; 4.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[2]|clk                                       ;
; 4.447 ; 4.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[3]|clk                                       ;
; 4.447 ; 4.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[4]|clk                                       ;
; 4.447 ; 4.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[5]|clk                                       ;
; 4.447 ; 4.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[6]|clk                                       ;
; 4.447 ; 4.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[7]|clk                                       ;
; 4.447 ; 4.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[8]|clk                                       ;
; 4.447 ; 4.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[9]|clk                                       ;
; 4.451 ; 4.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.453 ; 4.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 4.455 ; 4.455        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.455 ; 4.455        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.331 ; 5.547        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 5.331 ; 5.547        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 5.331 ; 5.547        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 5.331 ; 5.547        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 5.331 ; 5.547        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 5.331 ; 5.547        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 5.331 ; 5.547        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 5.331 ; 5.547        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 5.331 ; 5.547        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 5.331 ; 5.547        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 5.331 ; 5.547        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 5.331 ; 5.547        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
; 5.544 ; 5.544        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.544 ; 5.544        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.547 ; 5.547        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.548 ; 5.548        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.553 ; 5.553        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|Clk_aux|clk                                          ;
; 5.553 ; 5.553        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[0]|clk                                       ;
; 5.553 ; 5.553        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[10]|clk                                      ;
; 5.553 ; 5.553        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[1]|clk                                       ;
; 5.553 ; 5.553        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[2]|clk                                       ;
; 5.553 ; 5.553        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[3]|clk                                       ;
; 5.553 ; 5.553        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[4]|clk                                       ;
; 5.553 ; 5.553        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[5]|clk                                       ;
; 5.553 ; 5.553        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[6]|clk                                       ;
; 5.553 ; 5.553        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[7]|clk                                       ;
; 5.553 ; 5.553        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[8]|clk                                       ;
; 5.553 ; 5.553        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; uCOM|DIV|counter[9]|clk                                       ;
; 5.556 ; 5.556        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.559 ; 5.559        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.570 ; 5.570        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.570 ; 5.570        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.572 ; 5.572        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.572 ; 5.572        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.573 ; 5.573        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.573 ; 5.573        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                            ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[0]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[10]                        ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[1]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[2]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[3]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[4]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[5]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[6]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[7]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[8]                         ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; COMdriver:uCOM|div_clk:DIV|counter[9]                         ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.713 ; 9.897        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[0]                                                                                 ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[1]                                                                                 ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[2]                                                                                 ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[3]                                                                                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.271 ; 312.487      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.271 ; 312.487      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.271 ; 312.487      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.312 ; 312.496      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.328 ; 312.512      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.328 ; 312.512      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.328 ; 312.512      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.492 ; 312.492      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.498 ; 312.498      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.498 ; 312.498      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.502 ; 312.502      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.502 ; 312.502      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; 1.943  ; 2.656 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; 1.943  ; 2.656 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; 2.020  ; 2.634 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; 1.940  ; 2.531 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; 2.020  ; 2.634 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; 3.362  ; 4.044 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; 3.362  ; 4.044 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; 1.878  ; 2.541 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; 2.828  ; 3.599 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; 2.862  ; 3.636 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; 2.207  ; 2.913 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; 2.428  ; 3.147 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.160  ; 1.013 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.035  ; 0.894 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; -0.029 ; 0.820 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.015  ; 0.853 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+--------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; -1.699 ; -2.381 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; -1.699 ; -2.381 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; -1.683 ; -2.292 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; -1.683 ; -2.292 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; -1.797 ; -2.391 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; -1.455 ; -2.094 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; -1.805 ; -2.471 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; -1.499 ; -2.152 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; -1.830 ; -2.512 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; -1.752 ; -2.419 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; -1.455 ; -2.094 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; -1.491 ; -2.131 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.115  ; -0.725 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.241  ; -0.599 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; 0.303  ; -0.528 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.260  ; -0.560 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 1.281 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 1.281 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 3.665 ; 3.785 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 3.169 ; 3.264 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 3.200 ; 3.294 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 3.274 ; 3.369 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 3.665 ; 3.785 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 3.762 ; 3.902 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 3.186 ; 3.282 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 3.329 ; 3.446 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 3.762 ; 3.902 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 3.614 ; 3.729 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 3.274 ; 3.411 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 3.556 ; 3.675 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 3.378 ; 3.480 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 3.438 ; 3.547 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 3.485 ; 3.614 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 3.556 ; 3.675 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 3.112 ; 3.195 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 4.154 ; 4.231 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 4.056 ; 4.164 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 4.082 ; 4.201 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 3.149 ; 3.299 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 3.149 ; 3.299 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 2.601 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 2.601 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 2.690 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 2.690 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 2.362 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 2.362 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 3.294 ; 3.240 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 2.388 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 3.294 ; 3.240 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 3.866 ; 3.885 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 3.866 ; 3.885 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 3.353 ; 3.299 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 3.353 ; 3.299 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 1.058 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 1.058 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.003 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.003 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 2.937 ; 3.026 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 2.937 ; 3.026 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 2.966 ; 3.056 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 3.038 ; 3.128 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 3.413 ; 3.527 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 2.953 ; 3.045 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 2.953 ; 3.045 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 3.090 ; 3.201 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 3.506 ; 3.640 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 3.364 ; 3.473 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 3.037 ; 3.168 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 3.137 ; 3.235 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 3.137 ; 3.235 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 3.194 ; 3.298 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 3.239 ; 3.363 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 3.309 ; 3.423 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 2.882 ; 2.962 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 4.039 ; 4.110 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 3.943 ; 4.043 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 3.968 ; 4.079 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 2.850 ; 2.993 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 2.850 ; 2.993 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 2.530 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 2.530 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 2.611 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 2.611 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 2.323 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 2.323 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 3.211 ; 2.346 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 2.346 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 3.211 ; 3.156 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 3.761 ; 3.777 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 3.761 ; 3.777 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 3.268 ; 3.213 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 3.268 ; 3.213 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.693 ;    ;    ; 4.223 ;
; SW[3]      ; GPIO0_D[14] ; 3.735 ;    ;    ; 4.259 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.612 ;    ;    ; 4.134 ;
; SW[3]      ; GPIO0_D[14] ; 3.652 ;    ;    ; 4.168 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -4.764   ; -0.586 ; -1.687   ; 0.271   ; -3.000              ;
;  CAPonce:CAP11|CAPclk                                ; -4.764   ; 0.187  ; N/A      ; N/A     ; -2.174              ;
;  CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.131   ; 0.025  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.587   ; 0.277  ; N/A      ; N/A     ; 9.628               ;
;  CLOCK_50                                            ; 0.136    ; -0.211 ; N/A      ; N/A     ; 4.267               ;
;  COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -3.124   ; 0.180  ; N/A      ; N/A     ; -1.000              ;
;  DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.173    ; -0.586 ; N/A      ; N/A     ; 312.250             ;
;  GPIO1D4                                             ; -0.112   ; 0.047  ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.464               ;
;  SCCBdrive:SCCBdriver|clk400                         ; 0.152    ; 0.208  ; N/A      ; N/A     ; -1.000              ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -1.721   ; -0.287 ; -1.687   ; 0.271   ; -1.000              ;
; Design-wide TNS                                      ; -786.359 ; -4.298 ; -10.992  ; 0.0     ; -447.898            ;
;  CAPonce:CAP11|CAPclk                                ; -698.839 ; 0.000  ; N/A      ; N/A     ; -341.704            ;
;  CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.131   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.587   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; 0.000    ; -0.211 ; N/A      ; N/A     ; 0.000               ;
;  COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; -52.648  ; 0.000  ; N/A      ; N/A     ; -34.000             ;
;  DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.000    ; -1.731 ; N/A      ; N/A     ; 0.000               ;
;  GPIO1D4                                             ; -0.411   ; 0.000  ; N/A      ; N/A     ; -21.614             ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400                         ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -29.743  ; -3.251 ; -10.992  ; 0.000   ; -55.000             ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; 3.447  ; 3.961 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; 3.447  ; 3.961 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; 3.546  ; 3.987 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; 3.427  ; 3.839 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; 3.546  ; 3.987 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; 5.813  ; 6.328 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; 5.813  ; 6.328 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; 3.168  ; 3.730 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; 4.965  ; 5.452 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; 4.995  ; 5.529 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; 3.792  ; 4.373 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; 4.197  ; 4.722 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.338  ; 1.013 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.035  ; 0.894 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; -0.029 ; 0.820 ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.074  ; 0.853 ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+--------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CAPonce:CAP11|CAPclk ; -1.699 ; -2.381 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
;  SW[4]    ; CAPonce:CAP11|CAPclk ; -1.699 ; -2.381 ; Rise       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CAPonce:CAP11|CAPclk ; -1.683 ; -2.292 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[2]    ; CAPonce:CAP11|CAPclk ; -1.683 ; -2.292 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]    ; CAPonce:CAP11|CAPclk ; -1.797 ; -2.391 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]     ; CLOCK_50             ; -1.455 ; -2.094 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50             ; -1.805 ; -2.471 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50             ; -1.499 ; -2.152 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50             ; -1.830 ; -2.512 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50             ; -1.752 ; -2.419 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50             ; -1.455 ; -2.094 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50             ; -1.491 ; -2.131 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D6   ; GPIO1D4              ; 0.222  ; -0.275 ; Rise       ; GPIO1D4                                             ;
; GPIO1D8   ; GPIO1D4              ; 0.500  ; -0.021 ; Rise       ; GPIO1D4                                             ;
; GPIO1D26  ; GPIO1D4              ; 0.577  ; 0.065  ; Rise       ; GPIO1D4                                             ;
; GPIO1D28  ; GPIO1D4              ; 0.464  ; 0.018  ; Rise       ; GPIO1D4                                             ;
+-----------+----------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 2.143 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 2.143 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.997 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.997 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 6.235 ; 6.285 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 5.324 ; 5.355 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 5.383 ; 5.403 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 5.530 ; 5.601 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 6.235 ; 6.285 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 6.422 ; 6.447 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 5.362 ; 5.397 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 5.597 ; 5.660 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 6.422 ; 6.447 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 6.154 ; 6.180 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 5.427 ; 5.534 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 6.029 ; 6.070 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 5.666 ; 5.765 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 5.799 ; 5.868 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 5.908 ; 5.991 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 6.029 ; 6.070 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 5.234 ; 5.273 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.871 ; 6.820 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.679 ; 6.690 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 6.715 ; 6.738 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 5.254 ; 5.371 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 5.254 ; 5.371 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.171 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 4.171 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 4.336 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 4.336 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 3.812 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 3.812 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 5.510 ; 5.360 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 3.742 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 5.510 ; 5.360 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 6.429 ; 6.382 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 6.429 ; 6.382 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 5.625 ; 5.475 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 5.625 ; 5.475 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                           ; 1.058 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ; 1.058 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                           ;       ; 1.003 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                           ;       ; 1.003 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                           ; 2.937 ; 3.026 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                           ; 2.937 ; 3.026 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                           ; 2.966 ; 3.056 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                           ; 3.038 ; 3.128 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                           ; 3.413 ; 3.527 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                           ; 2.953 ; 3.045 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                           ; 2.953 ; 3.045 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                           ; 3.090 ; 3.201 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                           ; 3.506 ; 3.640 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                           ; 3.364 ; 3.473 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                           ; 3.037 ; 3.168 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                           ; 3.137 ; 3.235 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                           ; 3.137 ; 3.235 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                           ; 3.194 ; 3.298 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                           ; 3.239 ; 3.363 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                           ; 3.309 ; 3.423 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                           ; 2.882 ; 2.962 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1D3      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 4.039 ; 4.110 ; Rise       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D0      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 3.943 ; 4.043 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; GPIO1D1      ; COMdriver:uCOM|div_clk:DIV|Clk_aux ; 3.968 ; 4.079 ; Fall       ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ;
; LEDG[*]      ; CLOCK_50                           ; 2.850 ; 2.993 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                           ; 2.850 ; 2.993 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ;       ; 2.530 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ;       ; 2.530 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E           ; 2.611 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E           ; 2.611 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 2.323 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ; 2.323 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400        ; 3.211 ; 2.346 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400        ;       ; 2.346 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400        ; 3.211 ; 3.156 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 3.761 ; 3.777 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 3.761 ; 3.777 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data    ; 3.268 ; 3.213 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data    ; 3.268 ; 3.213 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.064 ;    ;    ; 6.370 ;
; SW[3]      ; GPIO0_D[14] ; 6.126 ;    ;    ; 6.444 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.612 ;    ;    ; 4.134 ;
; SW[3]      ; GPIO0_D[14] ; 3.652 ;    ;    ; 4.168 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[24]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[25]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[26]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[27]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[28]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[29]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[30]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1D0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1D1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1D3       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1D2                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1D10                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1D13                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1D22                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1D24                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1D30                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1D26                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1D4                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1D8                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1D28                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1D6                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO1D0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO1D1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO1D3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO1D0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO1D1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO1D3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|CAPclk                                ; 1253     ; 3837     ; 0        ; 824      ;
; GPIO1D4                                             ; CAPonce:CAP11|CAPclk                                ; 0        ; 176      ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 56       ; 0        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1943     ; 180      ; 515      ; 0        ;
; CLOCK_50                                            ; CLOCK_50                                            ; 132      ; 0        ; 0        ; 0        ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; CLOCK_50                                            ; 1        ; 1        ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 0        ; 0        ; 114      ; 0        ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 137      ; 0        ; 22       ; 75       ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 6        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0        ; 0        ; 1        ; 1        ;
; GPIO1D4                                             ; GPIO1D4                                             ; 4        ; 0        ; 8        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; SCCBdrive:SCCBdriver|clk400data                     ; 28       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400data                     ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|CAPclk                                ; 1253     ; 3837     ; 0        ; 824      ;
; GPIO1D4                                             ; CAPonce:CAP11|CAPclk                                ; 0        ; 176      ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 56       ; 0        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1943     ; 180      ; 515      ; 0        ;
; CLOCK_50                                            ; CLOCK_50                                            ; 132      ; 0        ; 0        ; 0        ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; CLOCK_50                                            ; 1        ; 1        ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 0        ; 0        ; 114      ; 0        ;
; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; COMdriver:uCOM|div_clk:DIV|Clk_aux                  ; 137      ; 0        ; 22       ; 75       ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 6        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0        ; 0        ; 1        ; 1        ;
; GPIO1D4                                             ; GPIO1D4                                             ; 4        ; 0        ; 8        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; SCCBdrive:SCCBdriver|clk400data                     ; 28       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400data                     ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 324   ; 324  ;
; Unconstrained Output Ports      ; 23    ; 23   ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Aug 04 14:29:28 2024
Info: Command: quartus_sta LOCVIEW -c LOCVIEW
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Warning (20013): Ignored assignments for entity "LoQritas" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LoQritas -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LoQritas -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LOCVIEW.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {DIV800|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 2 -duty_cycle 50.00 -name {DIV800|altpll_component|auto_generated|pll1|clk[0]} {DIV800|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_25M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK_25M|altpll_component|auto_generated|pll1|clk[0]} {CLK_25M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name COMdriver:uCOM|div_clk:DIV|Clk_aux COMdriver:uCOM|div_clk:DIV|Clk_aux
    Info (332105): create_clock -period 1.000 -name CAPonce:CAP11|CAPclk CAPonce:CAP11|CAPclk
    Info (332105): create_clock -period 1.000 -name CAPonce:CAP11|Z_1:DEPHASE|Qd[1] CAPonce:CAP11|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name GPIO1D4 GPIO1D4
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400 SCCBdrive:SCCBdriver|clk400
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.764            -698.839 CAPonce:CAP11|CAPclk 
    Info (332119):    -4.587              -4.587 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.124             -52.648 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):    -1.721             -29.743 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.131              -0.131 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -0.112              -0.411 GPIO1D4 
    Info (332119):     0.136               0.000 CLOCK_50 
    Info (332119):     0.152               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.173               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.528              -1.534 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.183              -0.183 CLOCK_50 
    Info (332119):    -0.169              -1.001 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.144               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.344               0.000 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):     0.358               0.000 CAPonce:CAP11|CAPclk 
    Info (332119):     0.361               0.000 GPIO1D4 
    Info (332119):     0.385               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.536               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.687             -10.992 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.271               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.194 GPIO1D4 
    Info (332119):    -2.174            -341.704 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000             -34.000 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):    -1.000              -1.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.483               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.595               0.000 CLOCK_50 
    Info (332119):     9.628               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.254               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.312            -620.419 CAPonce:CAP11|CAPclk 
    Info (332119):    -4.056              -4.056 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.788             -45.187 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):    -1.431             -21.240 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.043              -0.157 GPIO1D4 
    Info (332119):    -0.042              -0.042 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.244               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.255               0.000 CLOCK_50 
    Info (332119):     0.325               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.586
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.586              -1.731 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.211              -0.211 CLOCK_50 
    Info (332119):    -0.024              -0.044 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.085               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.299               0.000 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):     0.313               0.000 CAPonce:CAP11|CAPclk 
    Info (332119):     0.321               0.000 GPIO1D4 
    Info (332119):     0.341               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.497               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.463
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.463              -8.962 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.020 GPIO1D4 
    Info (332119):    -2.174            -341.704 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000             -34.000 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):    -1.000              -1.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.489               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.590               0.000 CLOCK_50 
    Info (332119):     9.649               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.250               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.876
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.876            -371.862 CAPonce:CAP11|CAPclk 
    Info (332119):    -2.684              -2.684 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.528             -19.428 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):    -0.566              -5.404 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.178               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.189               0.000 CLOCK_50 
    Info (332119):     0.232               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.535               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.587               0.000 GPIO1D4 
Info (332146): Worst-case hold slack is -0.319
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.319              -0.895 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.287              -3.251 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.152              -0.152 CLOCK_50 
    Info (332119):     0.025               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.047               0.000 GPIO1D4 
    Info (332119):     0.180               0.000 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):     0.187               0.000 CAPonce:CAP11|CAPclk 
    Info (332119):     0.208               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.277               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.726
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.726              -0.726 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.614 GPIO1D4 
    Info (332119):    -1.000            -229.000 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000             -34.000 COMdriver:uCOM|div_clk:DIV|Clk_aux 
    Info (332119):    -1.000              -1.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.464               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.267               0.000 CLOCK_50 
    Info (332119):     9.665               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.271               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4694 megabytes
    Info: Processing ended: Sun Aug 04 14:29:34 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


