

================================================================
== Vitis HLS Report for 'A_IO_L3_in_x0'
================================================================
* Date:           Fri Sep 16 23:41:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  13793337|  13793337|  45.973 ms|  45.973 ms|  13793337|  13793337|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                   |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- A_IO_L3_in_x0_loop_1             |  13793336|  13793336|   3448334|          -|          -|     4|        no|
        | + A_IO_L3_in_x0_loop_2            |   3448332|   3448332|    574722|          -|          -|     6|        no|
        |  ++ A_IO_L3_in_x0_loop_3          |    574720|    574720|      4490|          -|          -|   128|        no|
        |   +++ A_IO_L3_in_x0_loop_4        |      4488|      4488|      1122|          -|          -|     4|        no|
        |    ++++ A_IO_L3_in_x0_loop_5      |      1120|      1120|        70|          -|          -|    16|        no|
        |     +++++ A_IO_L3_in_x0_loop_6    |        68|        68|        34|          -|          -|     2|        no|
        |      ++++++ A_IO_L3_in_x0_loop_7  |        32|        32|         2|          -|          -|    16|        no|
        +-----------------------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 9 7 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_local_out, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_local_out, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_in, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln110 = br void" [./dut.cpp:110]   --->   Operation 13 'br' 'br_ln110' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 14 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 15 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 16 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln890, void %.split13, void" [./dut.cpp:110]   --->   Operation 18 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1332" [./dut.cpp:110]   --->   Operation 19 'specloopname' 'specloopname_ln110' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln111 = br void" [./dut.cpp:111]   --->   Operation 20 'br' 'br_ln111' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [./dut.cpp:134]   --->   Operation 21 'ret' 'ret_ln134' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.57>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln691_1949, void, i3 0, void %.split13"   --->   Operation 22 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.57ns)   --->   "%add_ln691_1949 = add i3 %c1_V, i3 1"   --->   Operation 23 'add' 'add_ln691_1949' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.49ns)   --->   "%icmp_ln890_1857 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 24 'icmp' 'icmp_ln890_1857' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln890_1857, void %.split11, void" [./dut.cpp:111]   --->   Operation 26 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1677" [./dut.cpp:111]   --->   Operation 27 'specloopname' 'specloopname_ln111' <Predicate = (!icmp_ln890_1857)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln112 = br void" [./dut.cpp:112]   --->   Operation 28 'br' 'br_ln112' <Predicate = (!icmp_ln890_1857)> <Delay = 0.38>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = (icmp_ln890_1857)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void %.split11, i8 %c2_V_205, void"   --->   Operation 30 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.70ns)   --->   "%c2_V_205 = add i8 %c2_V, i8 1"   --->   Operation 31 'add' 'c2_V_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.58ns)   --->   "%icmp_ln112 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:112]   --->   Operation 32 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %.split8, void" [./dut.cpp:112]   --->   Operation 34 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1364" [./dut.cpp:112]   --->   Operation 35 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln115 = br void" [./dut.cpp:115]   --->   Operation 36 'br' 'br_ln115' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.57>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%c3_V = phi i3 %add_ln691_1951, void, i3 0, void %.split8"   --->   Operation 38 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.57ns)   --->   "%add_ln691_1951 = add i3 %c3_V, i3 1"   --->   Operation 39 'add' 'add_ln691_1951' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.49ns)   --->   "%icmp_ln890_1858 = icmp_eq  i3 %c3_V, i3 4"   --->   Operation 40 'icmp' 'icmp_ln890_1858' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln890_1858, void %.split6, void" [./dut.cpp:115]   --->   Operation 42 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1296" [./dut.cpp:115]   --->   Operation 43 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln890_1858)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln117 = br void" [./dut.cpp:117]   --->   Operation 44 'br' 'br_ln117' <Predicate = (!icmp_ln890_1858)> <Delay = 0.38>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = (icmp_ln890_1858)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %add_ln691_1952, void, i5 0, void %.split6"   --->   Operation 46 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln691_1952 = add i5 %c4_V, i5 1"   --->   Operation 47 'add' 'add_ln691_1952' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.63ns)   --->   "%icmp_ln890_1859 = icmp_eq  i5 %c4_V, i5 16"   --->   Operation 48 'icmp' 'icmp_ln890_1859' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln890_1859, void %.split4, void" [./dut.cpp:117]   --->   Operation 50 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_776" [./dut.cpp:117]   --->   Operation 51 'specloopname' 'specloopname_ln117' <Predicate = (!icmp_ln890_1859)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln118 = br void" [./dut.cpp:118]   --->   Operation 52 'br' 'br_ln118' <Predicate = (!icmp_ln890_1859)> <Delay = 0.38>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln890_1859)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.43>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_1953, void, i2 0, void %.split4"   --->   Operation 54 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.43ns)   --->   "%add_ln691_1953 = add i2 %c5_V, i2 1"   --->   Operation 55 'add' 'add_ln691_1953' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.34ns)   --->   "%icmp_ln890_1860 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 56 'icmp' 'icmp_ln890_1860' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln890_1860, void %.split2, void" [./dut.cpp:118]   --->   Operation 58 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_774" [./dut.cpp:118]   --->   Operation 59 'specloopname' 'specloopname_ln118' <Predicate = (!icmp_ln890_1860)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln121 = br void" [./dut.cpp:121]   --->   Operation 60 'br' 'br_ln121' <Predicate = (!icmp_ln890_1860)> <Delay = 0.38>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (icmp_ln890_1860)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.70>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%c6_V = phi i5 %add_ln691_1954, void %.split, i5 0, void %.split2"   --->   Operation 62 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln691_1954 = add i5 %c6_V, i5 1"   --->   Operation 63 'add' 'add_ln691_1954' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.63ns)   --->   "%icmp_ln890_1861 = icmp_eq  i5 %c6_V, i5 16"   --->   Operation 64 'icmp' 'icmp_ln890_1861' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln890_1861, void %.split, void" [./dut.cpp:121]   --->   Operation 66 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (icmp_ln890_1861)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_710" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 70 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_local_out, i512 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_local_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
br_ln110              (br               ) [ 0111111111]
c0_V                  (phi              ) [ 0010000000]
add_ln691             (add              ) [ 0111111111]
icmp_ln890            (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln110              (br               ) [ 0000000000]
specloopname_ln110    (specloopname     ) [ 0000000000]
br_ln111              (br               ) [ 0011111111]
ret_ln134             (ret              ) [ 0000000000]
c1_V                  (phi              ) [ 0001000000]
add_ln691_1949        (add              ) [ 0011111111]
icmp_ln890_1857       (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln111              (br               ) [ 0000000000]
specloopname_ln111    (specloopname     ) [ 0000000000]
br_ln112              (br               ) [ 0011111111]
br_ln0                (br               ) [ 0111111111]
c2_V                  (phi              ) [ 0000100000]
c2_V_205              (add              ) [ 0011111111]
icmp_ln112            (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln112              (br               ) [ 0000000000]
specloopname_ln112    (specloopname     ) [ 0000000000]
br_ln115              (br               ) [ 0011111111]
br_ln0                (br               ) [ 0011111111]
c3_V                  (phi              ) [ 0000010000]
add_ln691_1951        (add              ) [ 0011111111]
icmp_ln890_1858       (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln115              (br               ) [ 0000000000]
specloopname_ln115    (specloopname     ) [ 0000000000]
br_ln117              (br               ) [ 0011111111]
br_ln0                (br               ) [ 0011111111]
c4_V                  (phi              ) [ 0000001000]
add_ln691_1952        (add              ) [ 0011111111]
icmp_ln890_1859       (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln117              (br               ) [ 0000000000]
specloopname_ln117    (specloopname     ) [ 0000000000]
br_ln118              (br               ) [ 0011111111]
br_ln0                (br               ) [ 0011111111]
c5_V                  (phi              ) [ 0000000100]
add_ln691_1953        (add              ) [ 0011111111]
icmp_ln890_1860       (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln118              (br               ) [ 0000000000]
specloopname_ln118    (specloopname     ) [ 0000000000]
br_ln121              (br               ) [ 0011111111]
br_ln0                (br               ) [ 0011111111]
c6_V                  (phi              ) [ 0000000010]
add_ln691_1954        (add              ) [ 0011111111]
icmp_ln890_1861       (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln121              (br               ) [ 0000000000]
br_ln0                (br               ) [ 0011111111]
specloopname_ln0      (specloopname     ) [ 0000000000]
tmp                   (read             ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln0                (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_local_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_local_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_722"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1307"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1332"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1677"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1364"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1296"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_776"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_774"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_710"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="512" slack="0"/>
<pin id="80" dir="0" index="1" bw="512" slack="0"/>
<pin id="81" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln174_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="512" slack="0"/>
<pin id="87" dir="0" index="2" bw="512" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 "/>
</bind>
</comp>

<comp id="92" class="1005" name="c0_V_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="1"/>
<pin id="94" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="c0_V_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="c1_V_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="1"/>
<pin id="105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="c1_V_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="c2_V_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="1"/>
<pin id="116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="c2_V_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/4 "/>
</bind>
</comp>

<comp id="125" class="1005" name="c3_V_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="1"/>
<pin id="127" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="c3_V_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/5 "/>
</bind>
</comp>

<comp id="136" class="1005" name="c4_V_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="1"/>
<pin id="138" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="c4_V_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/6 "/>
</bind>
</comp>

<comp id="147" class="1005" name="c5_V_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="1"/>
<pin id="149" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="c5_V_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/7 "/>
</bind>
</comp>

<comp id="158" class="1005" name="c6_V_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="c6_V_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln691_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln890_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="3" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln691_1949_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1949/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln890_1857_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1857/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="c2_V_205_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V_205/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln112_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln691_1951_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1951/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln890_1858_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1858/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln691_1952_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1952/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln890_1859_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1859/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln691_1953_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1953/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln890_1860_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1860/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln691_1954_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1954/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln890_1861_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1861/8 "/>
</bind>
</comp>

<comp id="253" class="1005" name="add_ln691_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="261" class="1005" name="add_ln691_1949_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1949 "/>
</bind>
</comp>

<comp id="269" class="1005" name="c2_V_205_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c2_V_205 "/>
</bind>
</comp>

<comp id="277" class="1005" name="add_ln691_1951_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1951 "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln691_1952_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1952 "/>
</bind>
</comp>

<comp id="293" class="1005" name="add_ln691_1953_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1953 "/>
</bind>
</comp>

<comp id="301" class="1005" name="add_ln691_1954_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1954 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="74" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="76" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="78" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="96" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="96" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="107" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="107" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="118" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="118" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="129" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="129" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="140" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="140" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="151" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="151" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="162" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="162" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="169" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="264"><net_src comp="181" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="272"><net_src comp="193" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="280"><net_src comp="205" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="288"><net_src comp="217" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="296"><net_src comp="229" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="304"><net_src comp="241" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="162" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_local_out | {9 }
 - Input state : 
	Port: A_IO_L3_in_x0 : fifo_A_in | {9 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln110 : 2
	State 3
		add_ln691_1949 : 1
		icmp_ln890_1857 : 1
		br_ln111 : 2
	State 4
		c2_V_205 : 1
		icmp_ln112 : 1
		br_ln112 : 2
	State 5
		add_ln691_1951 : 1
		icmp_ln890_1858 : 1
		br_ln115 : 2
	State 6
		add_ln691_1952 : 1
		icmp_ln890_1859 : 1
		br_ln117 : 2
	State 7
		add_ln691_1953 : 1
		icmp_ln890_1860 : 1
		br_ln118 : 2
	State 8
		add_ln691_1954 : 1
		icmp_ln890_1861 : 1
		br_ln121 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln691_fu_169    |    0    |    10   |
|          |  add_ln691_1949_fu_181  |    0    |    10   |
|          |     c2_V_205_fu_193     |    0    |    15   |
|    add   |  add_ln691_1951_fu_205  |    0    |    10   |
|          |  add_ln691_1952_fu_217  |    0    |    12   |
|          |  add_ln691_1953_fu_229  |    0    |    9    |
|          |  add_ln691_1954_fu_241  |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_175    |    0    |    8    |
|          |  icmp_ln890_1857_fu_187 |    0    |    8    |
|          |    icmp_ln112_fu_199    |    0    |    11   |
|   icmp   |  icmp_ln890_1858_fu_211 |    0    |    8    |
|          |  icmp_ln890_1859_fu_223 |    0    |    9    |
|          |  icmp_ln890_1860_fu_235 |    0    |    8    |
|          |  icmp_ln890_1861_fu_247 |    0    |    9    |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_78     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_84 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   139   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|add_ln691_1949_reg_261|    3   |
|add_ln691_1951_reg_277|    3   |
|add_ln691_1952_reg_285|    5   |
|add_ln691_1953_reg_293|    2   |
|add_ln691_1954_reg_301|    5   |
|   add_ln691_reg_253  |    3   |
|      c0_V_reg_92     |    3   |
|     c1_V_reg_103     |    3   |
|   c2_V_205_reg_269   |    8   |
|     c2_V_reg_114     |    8   |
|     c3_V_reg_125     |    3   |
|     c4_V_reg_136     |    5   |
|     c5_V_reg_147     |    2   |
|     c6_V_reg_158     |    5   |
+----------------------+--------+
|         Total        |   58   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   139  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   58   |    -   |
+-----------+--------+--------+
|   Total   |   58   |   139  |
+-----------+--------+--------+
