# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 22:58:31  September 21, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Processor_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE30F23C7
set_global_assignment -name TOP_LEVEL_ENTITY Processor
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:58:31  SEPTEMBER 21, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/WB_Block.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/RegisterFile.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Register_Bank.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Register.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/RAM.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Mux4.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Mux2.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/MEM_WB_Stage.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/MEM_Block.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_ID_Stage.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_EX_Stage.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/HazardDetectionUnit.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ForwardingUnit.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Extender.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_MEM_Stage.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ControlUnit.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Compare.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/BranchForwardUnit.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUTest.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v"
set_global_assignment -name VERILOG_FILE "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Add.v"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top