idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable PF memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
wr hqm_pf_cfg_i.sriov_cap_func_bar_l 0x00000000
wr hqm_pf_cfg_i.sriov_cap_func_bar_u 0x00000003
###################################
# 16 VF
wr hqm_pf_cfg_i.sriov_cap_num_vf 0x10
###################################
# Enable VF and VF memory operations
wr hqm_pf_cfg_i.sriov_cap_control_status 0x9
wr hqm_vf_cfg_i[0].device_command  0x4
wr hqm_vf_cfg_i[1].device_command  0x4
wr hqm_vf_cfg_i[2].device_command  0x4
wr hqm_vf_cfg_i[3].device_command  0x4
wr hqm_vf_cfg_i[4].device_command  0x4
wr hqm_vf_cfg_i[5].device_command  0x4
wr hqm_vf_cfg_i[6].device_command  0x4
wr hqm_vf_cfg_i[7].device_command  0x4
wr hqm_vf_cfg_i[8].device_command  0x4
wr hqm_vf_cfg_i[9].device_command  0x4
wr hqm_vf_cfg_i[10].device_command 0x4
wr hqm_vf_cfg_i[11].device_command 0x4
wr hqm_vf_cfg_i[12].device_command 0x4
wr hqm_vf_cfg_i[13].device_command 0x4
wr hqm_vf_cfg_i[14].device_command 0x4
wr hqm_vf_cfg_i[15].device_command 0x4
###################################
# Enable MSIs
wr hqm_vf_cfg_i[0].msi_cap_addr_l       0x76543f00
wr hqm_vf_cfg_i[0].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[0].msi_cap_msg_data     0xf000
wr hqm_vf_cfg_i[0].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[0].msi_cap_msg_control  0x0001
#
rd hqm_vf_cfg_i[0].msi_cap_addr_l       0x76543f00
rd hqm_vf_cfg_i[0].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[0].msi_cap_msg_data     0xf000
rd hqm_vf_cfg_i[0].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[0].msi_cap_msg_control  0x018b
###################################
# Write/Read of isr
wr hqm_func_pf_per_vf[0].pf_to_vf_mailbox_isr 0x0001
rd hqm_func_pf_per_vf[0].pf_to_vf_mailbox_isr 0x0001
rd hqm_func_vf_bar[0].pf_to_vf_mailbox_isr 1
rd hqm_func_vf_bar[0].vf_msi_isr_pend 1

###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x000001ff 0x000081ff 1000

