Release 14.1 - xst P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: mouse_led.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mouse_led.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mouse_led"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : mouse_led
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ps2_tx.v" in library work
Compiling verilog file "ps2_rx.v" in library work
Module <ps2_tx> compiled
Compiling verilog file "ps2_rxtx.v" in library work
Module <ps2_rx> compiled
Compiling verilog file "mouse.v" in library work
Module <ps2_rxtx> compiled
Compiling verilog file "mouse_led.v" in library work
Module <mouse> compiled
Module <mouse_led> compiled
No errors in compilation
Analysis of file <"mouse_led.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mouse_led> in library <work>.

Analyzing hierarchy for module <mouse> in library <work> with parameters.
	STRM = "11110100"
	done = "110"
	init1 = "000"
	init2 = "001"
	init3 = "010"
	pack1 = "011"
	pack2 = "100"
	pack3 = "101"

Analyzing hierarchy for module <ps2_rxtx> in library <work>.

Analyzing hierarchy for module <ps2_rx> in library <work> with parameters.
	dps = "01"
	idle = "00"
	load = "10"

Analyzing hierarchy for module <ps2_tx> in library <work> with parameters.
	data = "011"
	idle = "000"
	rts = "001"
	start = "010"
	stop = "100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mouse_led>.
Module <mouse_led> is correct for synthesis.
 
Analyzing module <mouse> in library <work>.
	STRM = 8'b11110100
	done = 3'b110
	init1 = 3'b000
	init2 = 3'b001
	init3 = 3'b010
	pack1 = 3'b011
	pack2 = 3'b100
	pack3 = 3'b101
Module <mouse> is correct for synthesis.
 
Analyzing module <ps2_rxtx> in library <work>.
Module <ps2_rxtx> is correct for synthesis.
 
Analyzing module <ps2_rx> in library <work>.
	dps = 2'b01
	idle = 2'b00
	load = 2'b10
Module <ps2_rx> is correct for synthesis.
 
Analyzing module <ps2_tx> in library <work>.
	data = 3'b011
	idle = 3'b000
	rts = 3'b001
	start = 3'b010
	stop = 3'b100
Module <ps2_tx> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ps2_rx>.
    Related source file is "ps2_rx.v".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit register for signal <b_reg>.
    Found 1-bit register for signal <f_ps2c_reg>.
    Found 8-bit register for signal <filter_reg>.
    Found 4-bit subtractor for signal <n_next$addsub0000> created at line 88.
    Found 4-bit register for signal <n_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ps2_rx> synthesized.


Synthesizing Unit <ps2_tx>.
    Related source file is "ps2_tx.v".
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <ps2c>.
    Found 1-bit tristate buffer for signal <ps2d>.
    Found 9-bit register for signal <b_reg>.
    Found 13-bit subtractor for signal <c_next$addsub0000> created at line 105.
    Found 13-bit register for signal <c_reg>.
    Found 1-bit register for signal <f_ps2c_reg>.
    Found 8-bit register for signal <filter_reg>.
    Found 4-bit subtractor for signal <n_next$addsub0000> created at line 129.
    Found 4-bit register for signal <n_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Tristate(s).
Unit <ps2_tx> synthesized.


Synthesizing Unit <ps2_rxtx>.
    Related source file is "ps2_rxtx.v".
Unit <ps2_rxtx> synthesized.


Synthesizing Unit <mouse>.
    Related source file is "mouse.v".
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <btn_reg>.
    Found 9-bit register for signal <x_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  12 D-type flip-flop(s).
Unit <mouse> synthesized.


Synthesizing Unit <mouse_led>.
    Related source file is "mouse_led.v".
WARNING:Xst:646 - Signal <btnm<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x8-bit ROM for signal <led>.
    Found 10-bit adder for signal <p_next$addsub0000> created at line 30.
    Found 10-bit register for signal <p_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mouse_led> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 13-bit subtractor                                     : 1
 4-bit subtractor                                      : 2
# Registers                                            : 12
 1-bit register                                        : 2
 10-bit register                                       : 1
 11-bit register                                       : 1
 13-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 2
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <mouse_unit/state_reg/FSM> on signal <state_reg[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0001000
 100   | 0010000
 101   | 0100000
 110   | 1000000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <mouse_unit/ps2_unit/ps2_tx_unit/state_reg/FSM> on signal <state_reg[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <mouse_unit/ps2_unit/ps2_rx_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <b_reg_8> (without init value) has a constant value of 0 in block <ps2_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <b_reg_0> of sequential type is unconnected in block <ps2_rx_unit>.
WARNING:Xst:2677 - Node <btn_reg_2> of sequential type is unconnected in block <mouse_unit>.
WARNING:Xst:2677 - Node <b_reg_0> of sequential type is unconnected in block <ps2_rx>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 13-bit subtractor                                     : 1
 4-bit subtractor                                      : 2
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <b_reg_8> (without init value) has a constant value of 0 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mouse_unit/btn_reg_2> of sequential type is unconnected in block <mouse_led>.

Optimizing unit <mouse_led> ...

Optimizing unit <ps2_rx> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_7> in Unit <mouse_led> is equivalent to the following FF/Latch, which will be removed : <mouse_unit/ps2_unit/ps2_rx_unit/filter_reg_7> 
INFO:Xst:2261 - The FF/Latch <mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_6> in Unit <mouse_led> is equivalent to the following FF/Latch, which will be removed : <mouse_unit/ps2_unit/ps2_rx_unit/filter_reg_6> 
INFO:Xst:2261 - The FF/Latch <mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_5> in Unit <mouse_led> is equivalent to the following FF/Latch, which will be removed : <mouse_unit/ps2_unit/ps2_rx_unit/filter_reg_5> 
INFO:Xst:2261 - The FF/Latch <mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_4> in Unit <mouse_led> is equivalent to the following FF/Latch, which will be removed : <mouse_unit/ps2_unit/ps2_rx_unit/filter_reg_4> 
INFO:Xst:2261 - The FF/Latch <mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_3> in Unit <mouse_led> is equivalent to the following FF/Latch, which will be removed : <mouse_unit/ps2_unit/ps2_rx_unit/filter_reg_3> 
INFO:Xst:2261 - The FF/Latch <mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_2> in Unit <mouse_led> is equivalent to the following FF/Latch, which will be removed : <mouse_unit/ps2_unit/ps2_rx_unit/filter_reg_2> 
INFO:Xst:2261 - The FF/Latch <mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_1> in Unit <mouse_led> is equivalent to the following FF/Latch, which will be removed : <mouse_unit/ps2_unit/ps2_rx_unit/filter_reg_1> 
INFO:Xst:2261 - The FF/Latch <mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_0> in Unit <mouse_led> is equivalent to the following FF/Latch, which will be removed : <mouse_unit/ps2_unit/ps2_rx_unit/filter_reg_0> 
Found area constraint ratio of 100 (+ 5) on block mouse_led, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 82
 Flip-Flops                                            : 82

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mouse_led.ngr
Top Level Output File Name         : mouse_led
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 223
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 1
#      LUT2                        : 23
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 19
#      LUT3_D                      : 3
#      LUT3_L                      : 10
#      LUT4                        : 91
#      LUT4_D                      : 4
#      LUT4_L                      : 4
#      MUXCY                       : 21
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 82
#      FDC                         : 79
#      FDCE                        : 2
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      IOBUF                       : 2
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       92  out of   4656     1%  
 Number of Slice Flip Flops:             82  out of   9312     0%  
 Number of 4 input LUTs:                171  out of   9312     1%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 82    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 82    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.276ns (Maximum Frequency: 189.523MHz)
   Minimum input arrival time before clock: 2.495ns
   Maximum output required time after clock: 6.176ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.276ns (frequency: 189.523MHz)
  Total number of paths / destination ports: 1134 / 82
-------------------------------------------------------------------------
Delay:               5.276ns (Levels of Logic = 4)
  Source:            mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_0 (FF)
  Destination:       mouse_unit/ps2_unit/ps2_tx_unit/b_reg_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_0 to mouse_unit/ps2_unit/ps2_tx_unit/b_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.607  mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_0 (mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_0)
     LUT3_D:I1->O          2   0.612   0.410  mouse_unit/ps2_unit/ps2_tx_unit/fall_edge7 (mouse_unit/ps2_unit/ps2_tx_unit/fall_edge7)
     LUT4:I2->O            8   0.612   0.646  mouse_unit/ps2_unit/ps2_tx_unit/fall_edge33 (mouse_unit/ps2_unit/ps2_tx_unit/fall_edge)
     LUT4_D:I3->O          2   0.612   0.383  mouse_unit/ps2_unit/ps2_tx_unit/b_next<0>1 (N11)
     LUT4:I3->O            1   0.612   0.000  mouse_unit/ps2_unit/ps2_tx_unit/b_next<1>1 (mouse_unit/ps2_unit/ps2_tx_unit/b_next<1>)
     FDC:D                     0.268          mouse_unit/ps2_unit/ps2_tx_unit/b_reg_1
    ----------------------------------------
    Total                      5.276ns (3.230ns logic, 2.046ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.495ns (Levels of Logic = 2)
  Source:            ps2d (PAD)
  Destination:       mouse_unit/ps2_unit/ps2_rx_unit/b_reg_10 (FF)
  Destination Clock: clk rising

  Data Path: ps2d to mouse_unit/ps2_unit/ps2_rx_unit/b_reg_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.106   0.509  ps2d_IOBUF (N48)
     LUT4:I0->O            1   0.612   0.000  mouse_unit/ps2_unit/ps2_rx_unit/b_next<10>2 (mouse_unit/ps2_unit/ps2_rx_unit/b_next<10>)
     FDC:D                     0.268          mouse_unit/ps2_unit/ps2_rx_unit/b_reg_10
    ----------------------------------------
    Total                      2.495ns (1.986ns logic, 0.509ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 36 / 10
-------------------------------------------------------------------------
Offset:              6.176ns (Levels of Logic = 2)
  Source:            mouse_unit/ps2_unit/ps2_tx_unit/state_reg_FSM_FFd3 (FF)
  Destination:       ps2c (PAD)
  Source Clock:      clk rising

  Data Path: mouse_unit/ps2_unit/ps2_tx_unit/state_reg_FSM_FFd3 to ps2c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.514   1.031  mouse_unit/ps2_unit/ps2_tx_unit/state_reg_FSM_FFd3 (mouse_unit/ps2_unit/ps2_tx_unit/state_reg_FSM_FFd3)
     LUT2:I0->O           14   0.612   0.850  mouse_unit/ps2_unit/ps2_tx_unit/tri_c_inv1 (mouse_unit/ps2_unit/ps2_tx_unit/tri_c_inv)
     IOBUF:T->IO               3.169          ps2c_IOBUF (ps2c)
    ----------------------------------------
    Total                      6.176ns (4.295ns logic, 1.881ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.52 secs
 
--> 

Total memory usage is 160608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    8 (   0 filtered)

