// Seed: 3516164279
`define pp_5 0
wire id_6 = 1;
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_1 = id_2;
endmodule
`timescale 1 ps / 1ps
