// Seed: 4222996218
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = ~(1);
  assign module_2.type_22 = 0;
  wire id_2;
endmodule
module module_1;
  assign id_1 = {1, 1, 1 >= (id_1 / 1) - 1, id_1 == id_1};
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    output supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri id_3
    , id_49,
    input supply0 id_4,
    input uwire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output uwire id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri1 id_12,
    inout tri id_13,
    input uwire id_14,
    input supply1 id_15,
    output tri0 id_16,
    input wand id_17,
    output wire id_18,
    output wire id_19,
    output wand id_20,
    output wor id_21,
    output wire id_22,
    input wor id_23,
    input tri id_24,
    input tri0 id_25,
    input wire id_26,
    output wand id_27,
    input wor id_28,
    input wor id_29,
    input supply0 id_30,
    inout supply1 id_31,
    output wand void id_32,
    input wand id_33,
    input uwire id_34,
    input tri id_35,
    input tri0 id_36,
    input supply1 id_37,
    input uwire id_38
    , id_50,
    input supply1 id_39,
    input logic id_40,
    output supply1 id_41,
    input wor id_42,
    input supply1 id_43,
    input tri0 id_44,
    output tri1 id_45,
    input uwire id_46,
    output tri0 id_47
);
  assign id_21 = 1 && id_46 - id_11;
  xor primCall (
      id_27,
      id_40,
      id_29,
      id_10,
      id_37,
      id_26,
      id_36,
      id_11,
      id_31,
      id_15,
      id_38,
      id_7,
      id_44,
      id_30,
      id_8,
      id_28,
      id_35,
      id_13,
      id_3,
      id_52,
      id_1,
      id_17,
      id_25,
      id_6,
      id_51,
      id_33,
      id_23,
      id_24,
      id_50,
      id_5,
      id_49
  );
  always id_19 = 1;
  wire id_51, id_52;
  module_0 modCall_1 (id_52);
  assign id_16 = id_15;
  always_ff
    if (1) id_19 = 1;
    else id_49.id_40 <= 1;
endmodule
