{
  "layer-example-path": "/home/rohan/genesys.sim/simd_sim/fpga9_t2_elem_add",
  "use-double-buffering": false,
  "fast-run": true,
  "num-input-to-load-from-ddr": 0,
  "num-output-to-store-to-ddr": 1,
  "ld-init-delay-cycles": 80,
  "ld-scale-of-delay": 1,
  "st-init-delay-cycles": 80,
  "st-scale-of-delay": 6,
  "ddrBandwidth Byte/s":80000000000,
  "ddrFrequency Mhz": 1333, 
  "ddrLatency": 3
}