INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 13:37:36 BST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 1.68 sec.
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.8 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 733.754 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.55 sec.
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (/opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_pair.h:442:40)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (/opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1737:5)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.8 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.82 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.61 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.82 seconds; current allocated memory: 0.695 MB.
Command   ap_source done; error code: 1; 12.75 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 13:43:05 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.7 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.82 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 1.9 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.03 seconds; current allocated memory: 735.727 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.53 sec.
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (/opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_pair.h:442:40)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (/opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1737:5)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.81 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.81 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.57 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.81 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.88 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 13:43:42 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.7 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.82 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 1.91 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 735.727 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.54 sec.
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (/opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_pair.h:442:40)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (/opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1737:5)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.81 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.82 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.59 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.82 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.89 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 13:44:54 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.68 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 1.89 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 732.762 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.51 sec.
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (/opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_pair.h:442:40)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (/opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1737:5)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.8 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.8 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.6 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.8 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.85 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 13:45:40 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.68 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 1.88 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 735.727 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.55 sec.
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (/opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_pair.h:442:40)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (/opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1737:5)
ERROR: [HLS 207-2538] declaration of 'spmm_hls' has a different language linkage (src/spmm_device_fpga.cpp:94:6)
INFO: [HLS 207-70] previous declaration is here (src/spmm_device_fpga.hpp:5:6)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.84 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.84 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.62 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.84 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.88 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 13:49:14 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.68 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 1.89 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.762 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.53 sec.
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (/opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_pair.h:442:40)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (/opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1737:5)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.79 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.8 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.58 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.8 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.84 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 13:53:11 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.68 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 1.9 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.762 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.51 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'std' (src/common.hpp:6:17)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/common.hpp:11:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'std' (src/common.hpp:12:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'index_t' (src/common.hpp:12:17)
ERROR: [HLS 207-3776] use of undeclared identifier 'std' (src/common.hpp:13:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'index_t' (src/common.hpp:13:17)
ERROR: [HLS 207-3776] use of undeclared identifier 'std' (src/common.hpp:14:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'std' (src/common.hpp:17:15)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.hpp:7:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.hpp:8:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.hpp:9:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.hpp:10:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.hpp:13:11)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.hpp:14:11)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:10:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:11:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:15:11)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:16:11)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:20:11)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.8 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.81 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.59 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.81 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.86 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 13:54:09 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.7 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.83 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 1.94 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.770 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.51 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'std' (src/spmm_device_fpga.hpp:1:17)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.hpp:8:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.hpp:9:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.hpp:10:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.hpp:11:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.hpp:14:11)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.hpp:15:11)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:11:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:12:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:16:11)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:17:11)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:21:11)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:22:11)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:28:2)
WARNING: [HLS 207-5544] invalid variable expr  (src/spmm_device_fpga.cpp:30:38)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:45:2)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:49:13)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:86:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:95:5)
ERROR: [HLS 207-3801] unknown type name 'index_t' (src/spmm_device_fpga.cpp:96:5)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.84 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.85 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.63 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.85 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.95 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 13:55:36 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.69 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.82 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 1.91 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.770 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.49 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.46 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.63 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.42 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.73 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.82 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.52 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:79:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:85:15)
WARNING: [HLS 207-5292] unused parameter 'K' (src/spmm_device_fpga.cpp:86:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.35 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.11 seconds; current allocated memory: 732.777 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.81 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.81 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.99 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.99 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.38 sec.
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:55:13)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:55:13) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'init_seen' (src/spmm_device_fpga.cpp:35:5) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:28:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:29:10)
INFO: [HLS 214-248] Applying array_partition to 'tile': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-248] Applying array_partition to 'tile_ref': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:141:7)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_0' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_1' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_2' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_3' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.89 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.77 seconds; current allocated memory: 733.262 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.262 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 736.250 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:95) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.477 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:68:30) to (src/spmm_device_fpga.cpp:71:13) in function 'set_tile'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile' (src/spmm_device_fpga.cpp:28:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 758.820 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 759.703 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.33 sec.
Command       elaborate done; 9.23 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model set_tile 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile spmm_hls
INFO-FLOW: Configuring Module : set_tile ...
Execute         set_default_model set_tile 
Execute         apply_spec_resource_limit set_tile 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile spmm_hls
INFO-FLOW: Preprocessing Module: set_tile ...
Execute         set_default_model set_tile 
Execute         cdfg_preprocess -model set_tile 
Execute         rtl_gen_preprocess set_tile 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile 
Execute         schedule -model set_tile 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 762.762 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile.
Execute         set_default_model set_tile 
Execute         bind -model set_tile 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 762.762 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.bind.adb -f 
INFO-FLOW: Finish binding set_tile.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 762.762 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 762.762 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 763.418 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile 
Execute         gen_rtl set_tile -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile 
Execute         syn_report -csynth -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_csynth.xml 
Execute         syn_report -verbosereport -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model set_tile -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.adb 
Execute         db_write -model set_tile -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 1.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.82 seconds; current allocated memory: 770.168 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile spmm_hls
INFO-FLOW: Handling components in module [set_tile] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_control_s_axi set_tile spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 773.559 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls set_tile grp_set_tile_fu_178} INST2MODULE {spmm_hls spmm_hls grp_set_tile_fu_178 set_tile} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_set_tile_fu_178} grp_set_tile_fu_178 {DEPTH 2 CHILDREN {}}} MODULEDATA {set_tile {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_327_p2 SOURCE src/spmm_device_fpga.cpp:43 VARIABLE add_ln43 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_341_p2 SOURCE src/spmm_device_fpga.cpp:45 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_365_p2 SOURCE src/spmm_device_fpga.cpp:48 VARIABLE add_ln48 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_391_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_739_p2 SOURCE src/spmm_device_fpga.cpp:70 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_228_p2 SOURCE src/spmm_device_fpga.cpp:150 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.55 seconds; current allocated memory: 783.699 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 5.51 sec.
Command     csynth_design done; 14.77 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.83 seconds. CPU system time: 1.51 seconds. Elapsed time: 14.77 seconds; current allocated memory: 51.516 MB.
Execute     export_design -format xo -output build_fpga/spmm_hls.xo 
INFO: [HLS 200-1510] Running: export_design -format xo -output build_fpga/spmm_hls.xo 
Execute       config_export -format=xo -output=build_fpga/spmm_hls.xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute       source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=spmm_hls xml_exists=0
Execute       source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute       source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute       source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute       source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute       source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute       source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to spmm_hls
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(0)=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml top=spmm_hls
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (0)=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml
Execute       send_msg_by_id ERROR @200-1032@ 
ERROR: [HLS 200-1032] Solution configuration has changed (config_export -format xo), please rerun csynth_design.
INFO-FLOW: DBG:PUTS: DBG: auto_generate error Must rerun csynth_design
Must rerun csynth_design
    while executing
"error "Must rerun csynth_design""
    (procedure "::AESL_AUTOMG::auto_generate" line 279)
    invoked from within
"::AESL_AUTOMG::auto_generate {*}$args"
INFO-FLOW: Caught error in export_design: 
    while executing
"auto_impl_catch $gStartDir {*}$auto_impl_ippack_args"
    (procedure "::AESL_AUTOIMPL::export_design_wrap" line 73)
    invoked from within
"::AESL_AUTOIMPL::export_design_wrap {*}$args"
    (procedure "ap_internal_export_design" line 111)
    invoked from within
"ap_internal_export_design "
Command     export_design done; error code: 2; 0.65 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.195 MB.
Command   ap_source done; error code: 1; 27.51 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 13:58:10 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.71 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.85 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.93 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.49 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.64 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.72 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.8 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.39 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.48 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:79:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:85:15)
WARNING: [HLS 207-5292] unused parameter 'K' (src/spmm_device_fpga.cpp:86:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.23 seconds. CPU system time: 0.68 seconds. Elapsed time: 3.92 seconds; current allocated memory: 732.855 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.69 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.69 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.95 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.95 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.35 sec.
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:55:13)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:55:13) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'init_seen' (src/spmm_device_fpga.cpp:35:5) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:28:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:29:10)
INFO: [HLS 214-248] Applying array_partition to 'tile': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-248] Applying array_partition to 'tile_ref': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:141:7)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_0' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_1' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_2' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_3' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.79 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.39 seconds; current allocated memory: 733.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.387 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 736.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:95) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.617 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:68:30) to (src/spmm_device_fpga.cpp:71:13) in function 'set_tile'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile' (src/spmm_device_fpga.cpp:28:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 758.961 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 759.875 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.29 sec.
Command       elaborate done; 8.61 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model set_tile 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile spmm_hls
INFO-FLOW: Configuring Module : set_tile ...
Execute         set_default_model set_tile 
Execute         apply_spec_resource_limit set_tile 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile spmm_hls
INFO-FLOW: Preprocessing Module: set_tile ...
Execute         set_default_model set_tile 
Execute         cdfg_preprocess -model set_tile 
Execute         rtl_gen_preprocess set_tile 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile 
Execute         schedule -model set_tile 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 762.941 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile.
Execute         set_default_model set_tile 
Execute         bind -model set_tile 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 762.941 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.bind.adb -f 
INFO-FLOW: Finish binding set_tile.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 762.941 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 762.941 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 763.555 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile 
Execute         gen_rtl set_tile -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile 
Execute         syn_report -csynth -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_csynth.xml 
Execute         syn_report -verbosereport -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model set_tile -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.adb 
Execute         db_write -model set_tile -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 1.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.86 seconds; current allocated memory: 770.340 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile spmm_hls
INFO-FLOW: Handling components in module [set_tile] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_control_s_axi set_tile spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 773.793 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls set_tile grp_set_tile_fu_178} INST2MODULE {spmm_hls spmm_hls grp_set_tile_fu_178 set_tile} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_set_tile_fu_178} grp_set_tile_fu_178 {DEPTH 2 CHILDREN {}}} MODULEDATA {set_tile {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_327_p2 SOURCE src/spmm_device_fpga.cpp:43 VARIABLE add_ln43 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_341_p2 SOURCE src/spmm_device_fpga.cpp:45 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_365_p2 SOURCE src/spmm_device_fpga.cpp:48 VARIABLE add_ln48 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_391_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_739_p2 SOURCE src/spmm_device_fpga.cpp:70 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_228_p2 SOURCE src/spmm_device_fpga.cpp:150 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.55 seconds; current allocated memory: 784.195 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 5.55 sec.
Command     csynth_design done; 14.2 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.68 seconds. CPU system time: 1.48 seconds. Elapsed time: 14.2 seconds; current allocated memory: 52.055 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 14:02:35 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.7 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.82 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.9 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.48 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.45 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.66 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.76 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.85 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.42 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.48 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:80:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:86:15)
WARNING: [HLS 207-5292] unused parameter 'K' (src/spmm_device_fpga.cpp:87:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.55 seconds. Elapsed time: 4.1 seconds; current allocated memory: 732.879 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.58 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.58 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.94 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.94 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; error code: 1; 0.17 sec.
ERROR: [HLS 214-274] In 'init_seen', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (src/spmm_device_fpga.cpp:35:5)
Execute         send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 8.06 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 8.07 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.05 seconds. CPU system time: 1 seconds. Elapsed time: 8.07 seconds; current allocated memory: 0.379 MB.
Command   ap_source done; error code: 1; 20.12 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 14:03:05 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.74 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.87 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 2 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.47 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.42 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.64 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.4 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.72 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.81 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.38 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.5 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:79:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:85:15)
WARNING: [HLS 207-5292] unused parameter 'K' (src/spmm_device_fpga.cpp:86:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.35 seconds. CPU system time: 0.61 seconds. Elapsed time: 3.98 seconds; current allocated memory: 732.840 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.65 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.65 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.98 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.99 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.37 sec.
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:55:13)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:55:13) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:28:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:29:10)
INFO: [HLS 214-248] Applying array_partition to 'tile': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-248] Applying array_partition to 'tile_ref': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:141:7)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_0' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_1' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_2' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_3' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.82 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.45 seconds; current allocated memory: 733.371 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.371 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 736.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:95) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.691 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:68:30) to (src/spmm_device_fpga.cpp:71:13) in function 'set_tile'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile' (src/spmm_device_fpga.cpp:28:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 759.129 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 779.363 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.33 sec.
Command       elaborate done; 8.76 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model set_tile 
Execute         preproc_iomode -model set_tile_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Configuring Module : set_tile_Pipeline_init_seen ...
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile ...
Execute         set_default_model set_tile 
Execute         apply_spec_resource_limit set_tile 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_Pipeline_init_seen ...
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile ...
Execute         set_default_model set_tile 
Execute         cdfg_preprocess -model set_tile 
Execute         rtl_gen_preprocess set_tile 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         schedule -model set_tile_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 780.906 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_Pipeline_init_seen.
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         bind -model set_tile_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 780.906 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 782.734 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 782.734 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile 
Execute         schedule -model set_tile 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 782.734 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile.
Execute         set_default_model set_tile 
Execute         bind -model set_tile 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 782.734 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.bind.adb -f 
INFO-FLOW: Finish binding set_tile.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 782.902 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 782.902 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 782.902 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_Pipeline_init_seen 
Execute         gen_rtl set_tile_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 784.703 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -model set_tile_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 788.355 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile 
Execute         gen_rtl set_tile -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile 
Execute         syn_report -csynth -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_csynth.xml 
Execute         syn_report -verbosereport -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.adb 
Execute         db_write -model set_tile -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 1.59 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.72 seconds; current allocated memory: 793.113 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Handling components in module [set_tile_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_Pipeline_init_seen
INFO-FLOW: Append model set_tile_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_control_s_axi set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile_Pipeline_init_seen
set_tile_Pipeline_copy_tile_loop
set_tile
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 796.926 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name set_tile
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile_Pipeline_init_seen
set_tile_Pipeline_copy_tile_loop
set_tile
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls set_tile grp_set_tile_fu_178 set_tile_Pipeline_init_seen grp_set_tile_Pipeline_init_seen_fu_140 set_tile_Pipeline_copy_tile_loop grp_set_tile_Pipeline_copy_tile_loop_fu_148} INST2MODULE {spmm_hls spmm_hls grp_set_tile_fu_178 set_tile grp_set_tile_Pipeline_init_seen_fu_140 set_tile_Pipeline_init_seen grp_set_tile_Pipeline_copy_tile_loop_fu_148 set_tile_Pipeline_copy_tile_loop} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_set_tile_fu_178} grp_set_tile_fu_178 {DEPTH 2 CHILDREN {grp_set_tile_Pipeline_init_seen_fu_140 grp_set_tile_Pipeline_copy_tile_loop_fu_148}} grp_set_tile_Pipeline_init_seen_fu_140 {DEPTH 3 CHILDREN {}} grp_set_tile_Pipeline_copy_tile_loop_fu_148 {DEPTH 3 CHILDREN {}}} MODULEDATA {set_tile_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:35 VARIABLE add_ln35 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_395_p2 SOURCE src/spmm_device_fpga.cpp:43 VARIABLE add_ln43 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_409_p2 SOURCE src/spmm_device_fpga.cpp:45 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_433_p2 SOURCE src/spmm_device_fpga.cpp:48 VARIABLE add_ln48 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_459_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_807_p2 SOURCE src/spmm_device_fpga.cpp:70 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_228_p2 SOURCE src/spmm_device_fpga.cpp:150 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.64 seconds; current allocated memory: 807.305 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 6.29 sec.
Command     csynth_design done; 15.09 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.55 seconds. CPU system time: 1.49 seconds. Elapsed time: 15.09 seconds; current allocated memory: 75.160 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 14:35:43 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.71 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.83 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.92 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.5 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.68 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.75 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.85 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.48 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:87:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.14 seconds; current allocated memory: 732.879 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.63 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.63 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.96 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.96 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.33 sec.
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:55:13)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:55:13) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:28:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:29:10)
INFO: [HLS 214-248] Applying array_partition to 'tile': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-248] Applying array_partition to 'tile_ref': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:165:7)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_0' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_1' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_2' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_3' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.32 seconds; current allocated memory: 733.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.375 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 736.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:119) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.695 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:68:30) to (src/spmm_device_fpga.cpp:71:13) in function 'set_tile'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile' (src/spmm_device_fpga.cpp:28:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 759.141 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 779.363 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.33 sec.
Command       elaborate done; 8.79 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model set_tile 
Execute         preproc_iomode -model set_tile_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Configuring Module : set_tile_Pipeline_init_seen ...
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile ...
Execute         set_default_model set_tile 
Execute         apply_spec_resource_limit set_tile 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_Pipeline_init_seen ...
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile ...
Execute         set_default_model set_tile 
Execute         cdfg_preprocess -model set_tile 
Execute         rtl_gen_preprocess set_tile 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         schedule -model set_tile_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 780.891 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_Pipeline_init_seen.
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         bind -model set_tile_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 780.891 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 782.816 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 782.816 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile 
Execute         schedule -model set_tile 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 782.816 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile.
Execute         set_default_model set_tile 
Execute         bind -model set_tile 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 782.816 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.bind.adb -f 
INFO-FLOW: Finish binding set_tile.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 782.906 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 782.906 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 782.906 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_Pipeline_init_seen 
Execute         gen_rtl set_tile_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 784.668 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model set_tile_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 788.320 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile 
Execute         gen_rtl set_tile -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile 
Execute         syn_report -csynth -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_csynth.xml 
Execute         syn_report -verbosereport -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model set_tile -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.adb 
Execute         db_write -model set_tile -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 1.56 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.69 seconds; current allocated memory: 793.094 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Handling components in module [set_tile_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_Pipeline_init_seen
INFO-FLOW: Append model set_tile_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_control_s_axi set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile_Pipeline_init_seen
set_tile_Pipeline_copy_tile_loop
set_tile
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 796.609 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name set_tile
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile_Pipeline_init_seen
set_tile_Pipeline_copy_tile_loop
set_tile
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls set_tile grp_set_tile_fu_178 set_tile_Pipeline_init_seen grp_set_tile_Pipeline_init_seen_fu_140 set_tile_Pipeline_copy_tile_loop grp_set_tile_Pipeline_copy_tile_loop_fu_148} INST2MODULE {spmm_hls spmm_hls grp_set_tile_fu_178 set_tile grp_set_tile_Pipeline_init_seen_fu_140 set_tile_Pipeline_init_seen grp_set_tile_Pipeline_copy_tile_loop_fu_148 set_tile_Pipeline_copy_tile_loop} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_set_tile_fu_178} grp_set_tile_fu_178 {DEPTH 2 CHILDREN {grp_set_tile_Pipeline_init_seen_fu_140 grp_set_tile_Pipeline_copy_tile_loop_fu_148}} grp_set_tile_Pipeline_init_seen_fu_140 {DEPTH 3 CHILDREN {}} grp_set_tile_Pipeline_copy_tile_loop_fu_148 {DEPTH 3 CHILDREN {}}} MODULEDATA {set_tile_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:35 VARIABLE add_ln35 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_395_p2 SOURCE src/spmm_device_fpga.cpp:43 VARIABLE add_ln43 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_409_p2 SOURCE src/spmm_device_fpga.cpp:45 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_433_p2 SOURCE src/spmm_device_fpga.cpp:48 VARIABLE add_ln48 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_459_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_807_p2 SOURCE src/spmm_device_fpga.cpp:70 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_228_p2 SOURCE src/spmm_device_fpga.cpp:174 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.65 seconds; current allocated memory: 807.301 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 6.21 sec.
Command     csynth_design done; 15.04 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.73 seconds. CPU system time: 1.28 seconds. Elapsed time: 15.04 seconds; current allocated memory: 75.145 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 14:37:50 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.69 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.89 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.49 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.47 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.67 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.42 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.77 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.86 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.48 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:87:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.52 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.16 seconds; current allocated memory: 735.844 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.61 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.61 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.94 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.94 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.41 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:93:30)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:55:13)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:55:13) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int)' into 'pu_kernel(Sp_value*, bool*, float const*, unsigned int)' (src/spmm_device_fpga.cpp:108:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:28:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:29:10)
INFO: [HLS 214-248] Applying array_partition to 'tile': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-248] Applying array_partition to 'tile_ref': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:165:7)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_0' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_1' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_2' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_3' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.4 seconds; current allocated memory: 736.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.336 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 739.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:119) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 739.660 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:68:30) to (src/spmm_device_fpga.cpp:71:13) in function 'set_tile'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile' (src/spmm_device_fpga.cpp:28:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 762.113 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 782.352 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.32 sec.
Command       elaborate done; 8.9 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model set_tile 
Execute         preproc_iomode -model set_tile_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Configuring Module : set_tile_Pipeline_init_seen ...
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile ...
Execute         set_default_model set_tile 
Execute         apply_spec_resource_limit set_tile 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_Pipeline_init_seen ...
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile ...
Execute         set_default_model set_tile 
Execute         cdfg_preprocess -model set_tile 
Execute         rtl_gen_preprocess set_tile 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         schedule -model set_tile_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.871 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_Pipeline_init_seen.
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         bind -model set_tile_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 783.871 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 785.789 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 785.789 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile 
Execute         schedule -model set_tile 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 785.789 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile.
Execute         set_default_model set_tile 
Execute         bind -model set_tile 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 785.789 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.bind.adb -f 
INFO-FLOW: Finish binding set_tile.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 785.871 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 785.871 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 785.871 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_Pipeline_init_seen 
Execute         gen_rtl set_tile_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 787.637 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model set_tile_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 791.320 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile 
Execute         gen_rtl set_tile -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile 
Execute         syn_report -csynth -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_csynth.xml 
Execute         syn_report -verbosereport -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.adb 
Execute         db_write -model set_tile -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 1.51 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.63 seconds; current allocated memory: 796.078 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Handling components in module [set_tile_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_Pipeline_init_seen
INFO-FLOW: Append model set_tile_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_control_s_axi set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile_Pipeline_init_seen
set_tile_Pipeline_copy_tile_loop
set_tile
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 799.551 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name set_tile
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile_Pipeline_init_seen
set_tile_Pipeline_copy_tile_loop
set_tile
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls set_tile grp_set_tile_fu_178 set_tile_Pipeline_init_seen grp_set_tile_Pipeline_init_seen_fu_140 set_tile_Pipeline_copy_tile_loop grp_set_tile_Pipeline_copy_tile_loop_fu_148} INST2MODULE {spmm_hls spmm_hls grp_set_tile_fu_178 set_tile grp_set_tile_Pipeline_init_seen_fu_140 set_tile_Pipeline_init_seen grp_set_tile_Pipeline_copy_tile_loop_fu_148 set_tile_Pipeline_copy_tile_loop} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_set_tile_fu_178} grp_set_tile_fu_178 {DEPTH 2 CHILDREN {grp_set_tile_Pipeline_init_seen_fu_140 grp_set_tile_Pipeline_copy_tile_loop_fu_148}} grp_set_tile_Pipeline_init_seen_fu_140 {DEPTH 3 CHILDREN {}} grp_set_tile_Pipeline_copy_tile_loop_fu_148 {DEPTH 3 CHILDREN {}}} MODULEDATA {set_tile_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:35 VARIABLE add_ln35 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_395_p2 SOURCE src/spmm_device_fpga.cpp:43 VARIABLE add_ln43 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_409_p2 SOURCE src/spmm_device_fpga.cpp:45 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_433_p2 SOURCE src/spmm_device_fpga.cpp:48 VARIABLE add_ln48 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_459_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_807_p2 SOURCE src/spmm_device_fpga.cpp:70 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_228_p2 SOURCE src/spmm_device_fpga.cpp:174 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.64 seconds. CPU system time: 0 seconds. Elapsed time: 2.64 seconds; current allocated memory: 810.238 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 6.12 sec.
Command     csynth_design done; 15.06 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.58 seconds. CPU system time: 1.45 seconds. Elapsed time: 15.06 seconds; current allocated memory: 75.176 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 14:39:49 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.74 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.87 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.96 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.52 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.43 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.63 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.4 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.73 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.82 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.39 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.49 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:87:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.35 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.04 seconds; current allocated memory: 732.879 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.61 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.61 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.95 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.95 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.41 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:93:30)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:55:13)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:55:13) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int)' into 'pu_kernel(Sp_value*, bool*, float const*, unsigned int)' (src/spmm_device_fpga.cpp:108:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:28:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:29:10)
INFO: [HLS 214-248] Applying array_partition to 'tile': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-248] Applying array_partition to 'tile_ref': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:165:7)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_0' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_1' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_2' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_3' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.44 seconds; current allocated memory: 733.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.375 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 736.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:119) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.695 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:68:30) to (src/spmm_device_fpga.cpp:71:13) in function 'set_tile'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile' (src/spmm_device_fpga.cpp:28:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 759.145 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 779.383 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.33 sec.
Command       elaborate done; 8.82 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model set_tile 
Execute         preproc_iomode -model set_tile_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Configuring Module : set_tile_Pipeline_init_seen ...
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile ...
Execute         set_default_model set_tile 
Execute         apply_spec_resource_limit set_tile 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_Pipeline_init_seen ...
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile ...
Execute         set_default_model set_tile 
Execute         cdfg_preprocess -model set_tile 
Execute         rtl_gen_preprocess set_tile 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         schedule -model set_tile_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 780.906 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_Pipeline_init_seen.
Execute         set_default_model set_tile_Pipeline_init_seen 
Execute         bind -model set_tile_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 780.906 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 782.738 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 782.738 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile 
Execute         schedule -model set_tile 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 782.738 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile.
Execute         set_default_model set_tile 
Execute         bind -model set_tile 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 782.738 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.bind.adb -f 
INFO-FLOW: Finish binding set_tile.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 782.906 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 782.906 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 782.906 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_Pipeline_init_seen 
Execute         gen_rtl set_tile_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 784.672 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -model set_tile_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 788.355 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile 
Execute         gen_rtl set_tile -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile 
Execute         syn_report -csynth -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_csynth.xml 
Execute         syn_report -verbosereport -model set_tile -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.adb 
Execute         db_write -model set_tile -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 1.59 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.72 seconds; current allocated memory: 793.141 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Handling components in module [set_tile_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_Pipeline_init_seen
INFO-FLOW: Append model set_tile_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_control_s_axi set_tile_Pipeline_init_seen set_tile_Pipeline_copy_tile_loop set_tile spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile_Pipeline_init_seen
set_tile_Pipeline_copy_tile_loop
set_tile
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 796.594 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name set_tile
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile_Pipeline_init_seen
set_tile_Pipeline_copy_tile_loop
set_tile
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls set_tile grp_set_tile_fu_178 set_tile_Pipeline_init_seen grp_set_tile_Pipeline_init_seen_fu_140 set_tile_Pipeline_copy_tile_loop grp_set_tile_Pipeline_copy_tile_loop_fu_148} INST2MODULE {spmm_hls spmm_hls grp_set_tile_fu_178 set_tile grp_set_tile_Pipeline_init_seen_fu_140 set_tile_Pipeline_init_seen grp_set_tile_Pipeline_copy_tile_loop_fu_148 set_tile_Pipeline_copy_tile_loop} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_set_tile_fu_178} grp_set_tile_fu_178 {DEPTH 2 CHILDREN {grp_set_tile_Pipeline_init_seen_fu_140 grp_set_tile_Pipeline_copy_tile_loop_fu_148}} grp_set_tile_Pipeline_init_seen_fu_140 {DEPTH 3 CHILDREN {}} grp_set_tile_Pipeline_copy_tile_loop_fu_148 {DEPTH 3 CHILDREN {}}} MODULEDATA {set_tile_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:35 VARIABLE add_ln35 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_395_p2 SOURCE src/spmm_device_fpga.cpp:43 VARIABLE add_ln43 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_409_p2 SOURCE src/spmm_device_fpga.cpp:45 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_433_p2 SOURCE src/spmm_device_fpga.cpp:48 VARIABLE add_ln48 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_459_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_807_p2 SOURCE src/spmm_device_fpga.cpp:70 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_228_p2 SOURCE src/spmm_device_fpga.cpp:174 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.64 seconds; current allocated memory: 807.309 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 6.28 sec.
Command     csynth_design done; 15.14 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.56 seconds. CPU system time: 1.56 seconds. Elapsed time: 15.14 seconds; current allocated memory: 75.168 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 15:29:03 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.69 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.81 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.9 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.49 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.65 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.46 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.77 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.87 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:198:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:200:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:201:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:201:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:202:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:202:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:203:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:203:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:204:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:204:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 10 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.49 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.59 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.21 seconds; current allocated memory: 733.027 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.63 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.63 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.95 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.97 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.45 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int)' into 'pu_kernel(hls::stream<TilePkt, 0>&, float const*, unsigned int)' (src/spmm_device_fpga.cpp:128:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:192:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:192:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:192:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:192:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:192:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.63 seconds. Elapsed time: 4.44 seconds; current allocated memory: 733.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.492 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 734.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:151) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 734.621 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:200)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:200 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:193:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
Command           transform done; 0.12 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 757.270 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 825.363 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.42 sec.
Command       elaborate done; 9.09 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model dataflow_in_loop_row_loop 
Execute         preproc_iomode -model pu_kernel.3 
Execute         preproc_iomode -model pu_kernel.2 
Execute         preproc_iomode -model pu_kernel.1 
Execute         preproc_iomode -model pu_kernel 
Execute         preproc_iomode -model set_tile_broadcast 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel pu_kernel.1 pu_kernel.2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         apply_spec_resource_limit set_tile_broadcast 
INFO-FLOW: Configuring Module : pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         apply_spec_resource_limit pu_kernel 
INFO-FLOW: Configuring Module : pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         apply_spec_resource_limit pu_kernel.1 
INFO-FLOW: Configuring Module : pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         apply_spec_resource_limit pu_kernel.2 
INFO-FLOW: Configuring Module : pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         apply_spec_resource_limit pu_kernel.3 
INFO-FLOW: Configuring Module : dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         apply_spec_resource_limit dataflow_in_loop_row_loop 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel pu_kernel.1 pu_kernel.2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         cdfg_preprocess -model set_tile_broadcast 
Execute         rtl_gen_preprocess set_tile_broadcast 
INFO-FLOW: Preprocessing Module: pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         cdfg_preprocess -model pu_kernel 
Execute         rtl_gen_preprocess pu_kernel 
INFO-FLOW: Preprocessing Module: pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         cdfg_preprocess -model pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.1 
INFO-FLOW: Preprocessing Module: pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         cdfg_preprocess -model pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.2 
INFO-FLOW: Preprocessing Module: pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         cdfg_preprocess -model pu_kernel.3 
Execute         rtl_gen_preprocess pu_kernel.3 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         cdfg_preprocess -model dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel pu_kernel.1 pu_kernel.2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         schedule -model set_tile_broadcast_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 826.918 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_init_seen.
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         bind -model set_tile_broadcast_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 826.918 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast 
Execute         schedule -model set_tile_broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast.
Execute         set_default_model set_tile_broadcast 
Execute         bind -model set_tile_broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel 
Execute         schedule -model pu_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.
Execute         set_default_model pu_kernel 
Execute         bind -model pu_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1 
Execute         schedule -model pu_kernel.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1.
Execute         set_default_model pu_kernel.1 
Execute         bind -model pu_kernel.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2 
Execute         schedule -model pu_kernel.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2.
Execute         set_default_model pu_kernel.2 
Execute         bind -model pu_kernel.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3 
Execute         schedule -model pu_kernel.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3.
Execute         set_default_model pu_kernel.3 
Execute         bind -model pu_kernel.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         schedule -model dataflow_in_loop_row_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 828.430 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_row_loop.
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         bind -model dataflow_in_loop_row_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 828.434 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_row_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 829.516 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 829.516 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast 
Execute         rtl_gen_preprocess pu_kernel 
Execute         rtl_gen_preprocess pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.3 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel pu_kernel.1 pu_kernel.2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 829.516 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 831.309 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 834.574 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast 
Execute         syn_report -csynth -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model set_tile_broadcast -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.adb 
Execute         db_write -model set_tile_broadcast -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 835.723 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel 
Execute         syn_report -csynth -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.adb 
Execute         db_write -model pu_kernel -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 835.961 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1 
Execute         syn_report -csynth -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.adb 
Execute         db_write -model pu_kernel.1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 836.227 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2 
Execute         syn_report -csynth -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.adb 
Execute         db_write -model pu_kernel.2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 836.465 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3 
Execute         syn_report -csynth -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.adb 
Execute         db_write -model pu_kernel.3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dataflow_in_loop_row_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_U0_U(spmm_hls_start_for_pu_kernel_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_1_U0_U(spmm_hls_start_for_pu_kernel_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_2_U0_U(spmm_hls_start_for_pu_kernel_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_3_U0_U(spmm_hls_start_for_pu_kernel_3_U0)' using Shift Registers.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 837.840 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dataflow_in_loop_row_loop 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dataflow_in_loop_row_loop 
Execute         syn_report -csynth -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.xml 
Execute         syn_report -verbosereport -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model dataflow_in_loop_row_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.adb 
Execute         db_write -model dataflow_in_loop_row_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dataflow_in_loop_row_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 2.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.47 seconds; current allocated memory: 842.289 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.18 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel pu_kernel.1 pu_kernel.2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO-FLOW: Handling components in module [pu_kernel_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO-FLOW: Handling components in module [pu_kernel_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO-FLOW: Handling components in module [pu_kernel_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_row_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_start_for_pu_kernel_U0.
INFO-FLOW: Append model spmm_hls_start_for_pu_kernel_U0
INFO-FLOW: Found component spmm_hls_start_for_pu_kernel_1_U0.
INFO-FLOW: Append model spmm_hls_start_for_pu_kernel_1_U0
INFO-FLOW: Found component spmm_hls_start_for_pu_kernel_2_U0.
INFO-FLOW: Append model spmm_hls_start_for_pu_kernel_2_U0
INFO-FLOW: Found component spmm_hls_start_for_pu_kernel_3_U0.
INFO-FLOW: Append model spmm_hls_start_for_pu_kernel_3_U0
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: Append model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile_broadcast
INFO-FLOW: Append model pu_kernel
INFO-FLOW: Append model pu_kernel_1
INFO-FLOW: Append model pu_kernel_2
INFO-FLOW: Append model pu_kernel_3
INFO-FLOW: Append model dataflow_in_loop_row_loop
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_start_for_pu_kernel_U0 spmm_hls_start_for_pu_kernel_1_U0 spmm_hls_start_for_pu_kernel_2_U0 spmm_hls_start_for_pu_kernel_3_U0 spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_control_s_axi set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel pu_kernel_1 pu_kernel_2 pu_kernel_3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_start_for_pu_kernel_U0
INFO-FLOW: To file: write model spmm_hls_start_for_pu_kernel_1_U0
INFO-FLOW: To file: write model spmm_hls_start_for_pu_kernel_2_U0
INFO-FLOW: To file: write model spmm_hls_start_for_pu_kernel_3_U0
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile_broadcast
INFO-FLOW: To file: write model pu_kernel
INFO-FLOW: To file: write model pu_kernel_1
INFO-FLOW: To file: write model pu_kernel_2
INFO-FLOW: To file: write model pu_kernel_3
INFO-FLOW: To file: write model dataflow_in_loop_row_loop
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_start_for_pu_kernel_U0
spmm_hls_start_for_pu_kernel_1_U0
spmm_hls_start_for_pu_kernel_2_U0
spmm_hls_start_for_pu_kernel_3_U0
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel
pu_kernel_1
pu_kernel_2
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 845.551 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name pu_kernel
INFO-FLOW: No bind nodes found for module_name pu_kernel_1
INFO-FLOW: No bind nodes found for module_name pu_kernel_2
INFO-FLOW: No bind nodes found for module_name pu_kernel_3
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_start_for_pu_kernel_U0
spmm_hls_start_for_pu_kernel_1_U0
spmm_hls_start_for_pu_kernel_2_U0
spmm_hls_start_for_pu_kernel_3_U0
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel
pu_kernel_1
pu_kernel_2
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls dataflow_in_loop_row_loop grp_dataflow_in_loop_row_loop_fu_148 set_tile_broadcast set_tile_broadcast_U0 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_copy_tile_loop grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 pu_kernel pu_kernel_U0 pu_kernel_1 pu_kernel_1_U0 pu_kernel_2 pu_kernel_2_U0 pu_kernel_3 pu_kernel_3_U0} INST2MODULE {spmm_hls spmm_hls grp_dataflow_in_loop_row_loop_fu_148 dataflow_in_loop_row_loop set_tile_broadcast_U0 set_tile_broadcast grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 set_tile_broadcast_Pipeline_copy_tile_loop pu_kernel_U0 pu_kernel pu_kernel_1_U0 pu_kernel_1 pu_kernel_2_U0 pu_kernel_2 pu_kernel_3_U0 pu_kernel_3} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_dataflow_in_loop_row_loop_fu_148} grp_dataflow_in_loop_row_loop_fu_148 {DEPTH 2 CHILDREN {set_tile_broadcast_U0 pu_kernel_U0 pu_kernel_1_U0 pu_kernel_2_U0 pu_kernel_3_U0}} set_tile_broadcast_U0 {DEPTH 3 CHILDREN {grp_set_tile_broadcast_Pipeline_init_seen_fu_263 grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271}} grp_set_tile_broadcast_Pipeline_init_seen_fu_263 {DEPTH 4 CHILDREN {}} grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 {DEPTH 4 CHILDREN {}} pu_kernel_U0 {DEPTH 3 CHILDREN {}} pu_kernel_1_U0 {DEPTH 3 CHILDREN {}} pu_kernel_2_U0 {DEPTH 3 CHILDREN {}} pu_kernel_3_U0 {DEPTH 3 CHILDREN {}}} MODULEDATA {set_tile_broadcast_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_308_p2 SOURCE src/spmm_device_fpga.cpp:57 VARIABLE add_ln57 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_322_p2 SOURCE src/spmm_device_fpga.cpp:59 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_346_p2 SOURCE src/spmm_device_fpga.cpp:62 VARIABLE add_ln62 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_372_p2 SOURCE src/spmm_device_fpga.cpp:63 VARIABLE add_ln63 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_634_p2 SOURCE src/spmm_device_fpga.cpp:84 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_value_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_y_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_ref_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_row_loop {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_01_U SOURCE {} VARIABLE s_01 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_12_U SOURCE {} VARIABLE s_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_23_U SOURCE {} VARIABLE s_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_34_U SOURCE {} VARIABLE s_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 0 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_173_p2 SOURCE src/spmm_device_fpga.cpp:198 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel {AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1 {AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2 {AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.76 seconds; current allocated memory: 856.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 8.33 sec.
Command     csynth_design done; 17.45 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.86 seconds. CPU system time: 1.52 seconds. Elapsed time: 17.45 seconds; current allocated memory: 124.859 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 15:32:36 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.7 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.82 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.91 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.48 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.43 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.66 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.43 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.72 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.82 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:199:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:201:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:202:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:202:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:203:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:203:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:204:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:204:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:205:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:205:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 10 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.48 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.46 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.09 seconds; current allocated memory: 733.027 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.59 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.59 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.94 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.95 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.43 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int)' into 'pu_kernel(hls::stream<TilePkt, 0>&, float const*, unsigned int)' (src/spmm_device_fpga.cpp:128:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:193:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:193:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:193:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:193:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:193:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.35 seconds; current allocated memory: 733.477 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.477 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 734.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:152) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 734.609 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:201)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:201 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:194:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
Command           transform done; 0.12 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 757.270 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 825.359 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.43 sec.
Command       elaborate done; 8.87 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model dataflow_in_loop_row_loop 
Execute         preproc_iomode -model pu_kernel.3 
Execute         preproc_iomode -model pu_kernel.2 
Execute         preproc_iomode -model pu_kernel.1 
Execute         preproc_iomode -model pu_kernel 
Execute         preproc_iomode -model set_tile_broadcast 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel pu_kernel.1 pu_kernel.2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         apply_spec_resource_limit set_tile_broadcast 
INFO-FLOW: Configuring Module : pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         apply_spec_resource_limit pu_kernel 
INFO-FLOW: Configuring Module : pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         apply_spec_resource_limit pu_kernel.1 
INFO-FLOW: Configuring Module : pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         apply_spec_resource_limit pu_kernel.2 
INFO-FLOW: Configuring Module : pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         apply_spec_resource_limit pu_kernel.3 
INFO-FLOW: Configuring Module : dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         apply_spec_resource_limit dataflow_in_loop_row_loop 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel pu_kernel.1 pu_kernel.2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         cdfg_preprocess -model set_tile_broadcast 
Execute         rtl_gen_preprocess set_tile_broadcast 
INFO-FLOW: Preprocessing Module: pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         cdfg_preprocess -model pu_kernel 
Execute         rtl_gen_preprocess pu_kernel 
INFO-FLOW: Preprocessing Module: pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         cdfg_preprocess -model pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.1 
INFO-FLOW: Preprocessing Module: pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         cdfg_preprocess -model pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.2 
INFO-FLOW: Preprocessing Module: pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         cdfg_preprocess -model pu_kernel.3 
Execute         rtl_gen_preprocess pu_kernel.3 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         cdfg_preprocess -model dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel pu_kernel.1 pu_kernel.2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         schedule -model set_tile_broadcast_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 826.918 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_init_seen.
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         bind -model set_tile_broadcast_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 826.918 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast 
Execute         schedule -model set_tile_broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast.
Execute         set_default_model set_tile_broadcast 
Execute         bind -model set_tile_broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel 
Execute         schedule -model pu_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.
Execute         set_default_model pu_kernel 
Execute         bind -model pu_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1 
Execute         schedule -model pu_kernel.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1.
Execute         set_default_model pu_kernel.1 
Execute         bind -model pu_kernel.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2 
Execute         schedule -model pu_kernel.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2.
Execute         set_default_model pu_kernel.2 
Execute         bind -model pu_kernel.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3 
Execute         schedule -model pu_kernel.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3.
Execute         set_default_model pu_kernel.3 
Execute         bind -model pu_kernel.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         schedule -model dataflow_in_loop_row_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 828.414 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_row_loop.
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         bind -model dataflow_in_loop_row_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 828.434 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_row_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 829.523 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 829.523 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast 
Execute         rtl_gen_preprocess pu_kernel 
Execute         rtl_gen_preprocess pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.3 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel pu_kernel.1 pu_kernel.2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 829.523 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 831.332 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 834.578 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast 
Execute         syn_report -csynth -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model set_tile_broadcast -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.adb 
Execute         db_write -model set_tile_broadcast -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 835.730 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel 
Execute         syn_report -csynth -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.adb 
Execute         db_write -model pu_kernel -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 835.965 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1 
Execute         syn_report -csynth -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.adb 
Execute         db_write -model pu_kernel.1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 836.234 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2 
Execute         syn_report -csynth -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.adb 
Execute         db_write -model pu_kernel.2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 836.473 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3 
Execute         syn_report -csynth -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.adb 
Execute         db_write -model pu_kernel.3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dataflow_in_loop_row_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_U0_U(spmm_hls_start_for_pu_kernel_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_1_U0_U(spmm_hls_start_for_pu_kernel_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_2_U0_U(spmm_hls_start_for_pu_kernel_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_3_U0_U(spmm_hls_start_for_pu_kernel_3_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 837.848 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dataflow_in_loop_row_loop 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dataflow_in_loop_row_loop 
Execute         syn_report -csynth -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.xml 
Execute         syn_report -verbosereport -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         db_write -model dataflow_in_loop_row_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.adb 
Execute         db_write -model dataflow_in_loop_row_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dataflow_in_loop_row_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 2.04 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.24 seconds; current allocated memory: 842.285 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.17 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel pu_kernel.1 pu_kernel.2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO-FLOW: Handling components in module [pu_kernel_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO-FLOW: Handling components in module [pu_kernel_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO-FLOW: Handling components in module [pu_kernel_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_row_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_start_for_pu_kernel_U0.
INFO-FLOW: Append model spmm_hls_start_for_pu_kernel_U0
INFO-FLOW: Found component spmm_hls_start_for_pu_kernel_1_U0.
INFO-FLOW: Append model spmm_hls_start_for_pu_kernel_1_U0
INFO-FLOW: Found component spmm_hls_start_for_pu_kernel_2_U0.
INFO-FLOW: Append model spmm_hls_start_for_pu_kernel_2_U0
INFO-FLOW: Found component spmm_hls_start_for_pu_kernel_3_U0.
INFO-FLOW: Append model spmm_hls_start_for_pu_kernel_3_U0
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: Append model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile_broadcast
INFO-FLOW: Append model pu_kernel
INFO-FLOW: Append model pu_kernel_1
INFO-FLOW: Append model pu_kernel_2
INFO-FLOW: Append model pu_kernel_3
INFO-FLOW: Append model dataflow_in_loop_row_loop
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_start_for_pu_kernel_U0 spmm_hls_start_for_pu_kernel_1_U0 spmm_hls_start_for_pu_kernel_2_U0 spmm_hls_start_for_pu_kernel_3_U0 spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_control_s_axi set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel pu_kernel_1 pu_kernel_2 pu_kernel_3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_start_for_pu_kernel_U0
INFO-FLOW: To file: write model spmm_hls_start_for_pu_kernel_1_U0
INFO-FLOW: To file: write model spmm_hls_start_for_pu_kernel_2_U0
INFO-FLOW: To file: write model spmm_hls_start_for_pu_kernel_3_U0
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile_broadcast
INFO-FLOW: To file: write model pu_kernel
INFO-FLOW: To file: write model pu_kernel_1
INFO-FLOW: To file: write model pu_kernel_2
INFO-FLOW: To file: write model pu_kernel_3
INFO-FLOW: To file: write model dataflow_in_loop_row_loop
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_start_for_pu_kernel_U0
spmm_hls_start_for_pu_kernel_1_U0
spmm_hls_start_for_pu_kernel_2_U0
spmm_hls_start_for_pu_kernel_3_U0
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel
pu_kernel_1
pu_kernel_2
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.58 seconds; current allocated memory: 845.535 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name pu_kernel
INFO-FLOW: No bind nodes found for module_name pu_kernel_1
INFO-FLOW: No bind nodes found for module_name pu_kernel_2
INFO-FLOW: No bind nodes found for module_name pu_kernel_3
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_start_for_pu_kernel_U0
spmm_hls_start_for_pu_kernel_1_U0
spmm_hls_start_for_pu_kernel_2_U0
spmm_hls_start_for_pu_kernel_3_U0
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel
pu_kernel_1
pu_kernel_2
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls dataflow_in_loop_row_loop grp_dataflow_in_loop_row_loop_fu_148 set_tile_broadcast set_tile_broadcast_U0 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_copy_tile_loop grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 pu_kernel pu_kernel_U0 pu_kernel_1 pu_kernel_1_U0 pu_kernel_2 pu_kernel_2_U0 pu_kernel_3 pu_kernel_3_U0} INST2MODULE {spmm_hls spmm_hls grp_dataflow_in_loop_row_loop_fu_148 dataflow_in_loop_row_loop set_tile_broadcast_U0 set_tile_broadcast grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 set_tile_broadcast_Pipeline_copy_tile_loop pu_kernel_U0 pu_kernel pu_kernel_1_U0 pu_kernel_1 pu_kernel_2_U0 pu_kernel_2 pu_kernel_3_U0 pu_kernel_3} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_dataflow_in_loop_row_loop_fu_148} grp_dataflow_in_loop_row_loop_fu_148 {DEPTH 2 CHILDREN {set_tile_broadcast_U0 pu_kernel_U0 pu_kernel_1_U0 pu_kernel_2_U0 pu_kernel_3_U0}} set_tile_broadcast_U0 {DEPTH 3 CHILDREN {grp_set_tile_broadcast_Pipeline_init_seen_fu_263 grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271}} grp_set_tile_broadcast_Pipeline_init_seen_fu_263 {DEPTH 4 CHILDREN {}} grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 {DEPTH 4 CHILDREN {}} pu_kernel_U0 {DEPTH 3 CHILDREN {}} pu_kernel_1_U0 {DEPTH 3 CHILDREN {}} pu_kernel_2_U0 {DEPTH 3 CHILDREN {}} pu_kernel_3_U0 {DEPTH 3 CHILDREN {}}} MODULEDATA {set_tile_broadcast_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_308_p2 SOURCE src/spmm_device_fpga.cpp:57 VARIABLE add_ln57 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_322_p2 SOURCE src/spmm_device_fpga.cpp:59 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_346_p2 SOURCE src/spmm_device_fpga.cpp:62 VARIABLE add_ln62 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_372_p2 SOURCE src/spmm_device_fpga.cpp:63 VARIABLE add_ln63 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_634_p2 SOURCE src/spmm_device_fpga.cpp:84 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_value_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_y_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_ref_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_row_loop {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_01_U SOURCE {} VARIABLE s_01 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_12_U SOURCE {} VARIABLE s_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_23_U SOURCE {} VARIABLE s_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_34_U SOURCE {} VARIABLE s_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 0 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_173_p2 SOURCE src/spmm_device_fpga.cpp:199 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel {AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1 {AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2 {AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.72 seconds; current allocated memory: 856.902 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 7.96 sec.
Command     csynth_design done; 16.87 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.26 seconds. CPU system time: 1.57 seconds. Elapsed time: 16.87 seconds; current allocated memory: 124.875 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 15:54:47 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.69 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.81 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.89 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.54 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.43 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.66 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.78 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.88 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:219:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:221:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:222:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:222:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:223:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:223:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:224:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:224:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:225:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:225:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 10 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.54 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.7 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.28 seconds; current allocated memory: 736.023 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.59 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.59 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.94 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.94 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.61 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int)' into 'pu_kernel(hls::stream<TilePkt, 0>&, float const*, unsigned int)' (src/spmm_device_fpga.cpp:141:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:213:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:213:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:213:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:213:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:213:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.86 seconds; current allocated memory: 736.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.852 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 738.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:172) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 739.445 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_1' (src/spmm_device_fpga.cpp:164) in function 'pu_kernel.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_1' (src/spmm_device_fpga.cpp:164) in function 'pu_kernel.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_1' (src/spmm_device_fpga.cpp:164) in function 'pu_kernel.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_1' (src/spmm_device_fpga.cpp:164) in function 'pu_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pu_comp' (src/spmm_device_fpga.cpp:125:20).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel.3': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_130_1' (src/spmm_device_fpga.cpp:130) in function 'pu_comp': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:221)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:221 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:214:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
Command           transform done; 0.23 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 763.832 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel.3' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel.2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:132:9)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.29 seconds; current allocated memory: 921.023 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.81 sec.
Command       elaborate done; 9.96 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_164_1' to 'pu_kernel_1_Pipeline_VITIS_LOOP_164_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_164_1' to 'pu_kernel_2_Pipeline_VITIS_LOOP_164_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_164_1' to 'pu_kernel_3_Pipeline_VITIS_LOOP_164_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model dataflow_in_loop_row_loop 
Execute         preproc_iomode -model pu_kernel.3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.2 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.1 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_164_1 
Execute         preproc_iomode -model pu_comp 
Execute         preproc_iomode -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model set_tile_broadcast 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu pu_comp pu_kernel_Pipeline_VITIS_LOOP_164_1 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_VITIS_LOOP_164_1 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_VITIS_LOOP_164_1 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_VITIS_LOOP_164_1 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         apply_spec_resource_limit set_tile_broadcast 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_comp ...
Execute         set_default_model pu_comp 
Execute         apply_spec_resource_limit pu_comp 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_164_1 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_164_1 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_164_1 
INFO-FLOW: Configuring Module : pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         apply_spec_resource_limit pu_kernel 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_164_1 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_164_1 
INFO-FLOW: Configuring Module : pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         apply_spec_resource_limit pu_kernel.1 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_164_1 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_164_1 
INFO-FLOW: Configuring Module : pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         apply_spec_resource_limit pu_kernel.2 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_164_1 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_164_1 
INFO-FLOW: Configuring Module : pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         apply_spec_resource_limit pu_kernel.3 
INFO-FLOW: Configuring Module : dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         apply_spec_resource_limit dataflow_in_loop_row_loop 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu pu_comp pu_kernel_Pipeline_VITIS_LOOP_164_1 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_VITIS_LOOP_164_1 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_VITIS_LOOP_164_1 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_VITIS_LOOP_164_1 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         cdfg_preprocess -model set_tile_broadcast 
Execute         rtl_gen_preprocess set_tile_broadcast 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_comp ...
Execute         set_default_model pu_comp 
Execute         cdfg_preprocess -model pu_comp 
Execute         rtl_gen_preprocess pu_comp 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_164_1 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_164_1 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_164_1 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_164_1 
INFO-FLOW: Preprocessing Module: pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         cdfg_preprocess -model pu_kernel 
Execute         rtl_gen_preprocess pu_kernel 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_164_1 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_164_1 
INFO-FLOW: Preprocessing Module: pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         cdfg_preprocess -model pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.1 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_164_1 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_164_1 
INFO-FLOW: Preprocessing Module: pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         cdfg_preprocess -model pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.2 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_164_1 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_164_1 
INFO-FLOW: Preprocessing Module: pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         cdfg_preprocess -model pu_kernel.3 
Execute         rtl_gen_preprocess pu_kernel.3 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         cdfg_preprocess -model dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu pu_comp pu_kernel_Pipeline_VITIS_LOOP_164_1 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_VITIS_LOOP_164_1 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_VITIS_LOOP_164_1 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_VITIS_LOOP_164_1 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         schedule -model set_tile_broadcast_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 922.695 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_init_seen.
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         bind -model set_tile_broadcast_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 922.695 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 924.133 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 924.133 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast 
Execute         schedule -model set_tile_broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 924.133 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast.
Execute         set_default_model set_tile_broadcast 
Execute         bind -model set_tile_broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 924.133 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 924.559 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 924.559 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_comp 
Execute         schedule -model pu_comp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pu_comp': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 924.895 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.sched.adb -f 
INFO-FLOW: Finish scheduling pu_comp.
Execute         set_default_model pu_comp 
Execute         bind -model pu_comp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 924.895 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.bind.adb -f 
INFO-FLOW: Finish binding pu_comp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_164_1 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_164_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_164_1': contains subfunction 'pu_comp' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 925.184 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_164_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_164_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_164_1.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_164_1 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_164_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 925.184 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_164_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_164_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_164_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel 
Execute         schedule -model pu_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 925.922 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.
Execute         set_default_model pu_kernel 
Execute         bind -model pu_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'Dbuf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 925.922 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 926.410 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 926.410 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_164_1': contains subfunction 'pu_comp' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 926.715 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_164_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_164_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_164_1.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 926.715 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_164_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_164_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_164_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1 
Execute         schedule -model pu_kernel.1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 927.379 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1.
Execute         set_default_model pu_kernel.1 
Execute         bind -model pu_kernel.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'Dbuf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 927.379 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 927.793 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 927.793 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_164_1': contains subfunction 'pu_comp' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 928.207 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_164_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_164_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_164_1.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 928.207 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_164_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_164_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_164_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2 
Execute         schedule -model pu_kernel.2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 928.852 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2.
Execute         set_default_model pu_kernel.2 
Execute         bind -model pu_kernel.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'Dbuf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 928.852 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 929.355 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 929.355 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_164_1': contains subfunction 'pu_comp' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 929.691 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_164_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_164_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_164_1.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 929.691 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_164_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_164_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_164_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3 
Execute         schedule -model pu_kernel.3 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 930.316 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3.
Execute         set_default_model pu_kernel.3 
Execute         bind -model pu_kernel.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'Dbuf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 930.316 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         schedule -model dataflow_in_loop_row_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 930.316 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_row_loop.
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         bind -model dataflow_in_loop_row_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 930.316 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.84 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_row_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 931.273 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 931.273 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.84 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_comp 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_164_1 
Execute         rtl_gen_preprocess pu_kernel 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_164_1 
Execute         rtl_gen_preprocess pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_164_1 
Execute         rtl_gen_preprocess pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_164_1 
Execute         rtl_gen_preprocess pu_kernel.3 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu pu_comp pu_kernel_Pipeline_VITIS_LOOP_164_1 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_VITIS_LOOP_164_1 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_VITIS_LOOP_164_1 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_VITIS_LOOP_164_1 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 931.273 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 933.090 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 936.332 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast 
Execute         syn_report -csynth -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model set_tile_broadcast -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.adb 
Execute         db_write -model set_tile_broadcast -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 937.684 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_comp -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 938.484 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_comp -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_comp 
Execute         gen_rtl pu_comp -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_comp 
Execute         syn_report -csynth -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.xml 
Execute         syn_report -verbosereport -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_comp -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.adb 
Execute         db_write -model pu_comp -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_comp -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_164_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_164_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_164_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 939.391 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_164_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_164_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_164_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_164_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_164_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_164_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_164_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_164_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_164_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_164_1.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_164_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_164_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_164_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 941.129 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel 
Execute         syn_report -csynth -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -model pu_kernel -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.adb 
Execute         db_write -model pu_kernel -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 943.324 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_164_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_164_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 944.211 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_164_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_164_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_164_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_164_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_164_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_164_1.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_164_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_164_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_164_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 945.938 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1 
Execute         syn_report -csynth -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -model pu_kernel.1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.adb 
Execute         db_write -model pu_kernel.1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 948.121 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_164_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_164_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 949.027 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_164_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_164_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_164_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_164_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_164_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_164_1.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_164_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_164_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_164_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 950.758 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2 
Execute         syn_report -csynth -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -model pu_kernel.2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.adb 
Execute         db_write -model pu_kernel.2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 952.961 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_164_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_164_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 953.871 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_164_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_164_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_164_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_164_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_164_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_164_1.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_164_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_164_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_164_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 955.586 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3 
Execute         syn_report -csynth -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -model pu_kernel.3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.adb 
Execute         db_write -model pu_kernel.3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dataflow_in_loop_row_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 959.953 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dataflow_in_loop_row_loop 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dataflow_in_loop_row_loop 
Execute         syn_report -csynth -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.xml 
Execute         syn_report -verbosereport -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.87 sec.
Execute         db_write -model dataflow_in_loop_row_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.adb 
Execute         db_write -model dataflow_in_loop_row_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dataflow_in_loop_row_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 0.97 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 964.785 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.88 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.67 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu pu_comp pu_kernel_Pipeline_VITIS_LOOP_164_1 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_VITIS_LOOP_164_1 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_VITIS_LOOP_164_1 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_VITIS_LOOP_164_1 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_comp] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component spmm_hls_mul_mul_16s_16s_16_4_1.
INFO-FLOW: Append model spmm_hls_mul_mul_16s_16s_16_4_1
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_164_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_164_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W.
INFO-FLOW: Append model spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
INFO-FLOW: Handling components in module [pu_kernel] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_32s_30ns_32_2_1.
INFO-FLOW: Append model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: Found component spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_164_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_164_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
INFO-FLOW: Handling components in module [pu_kernel_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_1_tile_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_tile_value_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_164_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_164_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
INFO-FLOW: Handling components in module [pu_kernel_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_2_tile_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_tile_value_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_164_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_164_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
INFO-FLOW: Handling components in module [pu_kernel_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_3_tile_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_tile_value_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dataflow_in_loop_row_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_gmem3_m_axi.
INFO-FLOW: Append model spmm_hls_gmem3_m_axi
INFO-FLOW: Found component spmm_hls_gmem4_m_axi.
INFO-FLOW: Append model spmm_hls_gmem4_m_axi
INFO-FLOW: Found component spmm_hls_gmem5_m_axi.
INFO-FLOW: Append model spmm_hls_gmem5_m_axi
INFO-FLOW: Found component spmm_hls_gmem6_m_axi.
INFO-FLOW: Append model spmm_hls_gmem6_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: Append model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile_broadcast
INFO-FLOW: Append model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_comp
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_164_1
INFO-FLOW: Append model pu_kernel
INFO-FLOW: Append model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_164_1
INFO-FLOW: Append model pu_kernel_1
INFO-FLOW: Append model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_164_1
INFO-FLOW: Append model pu_kernel_2
INFO-FLOW: Append model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_164_1
INFO-FLOW: Append model pu_kernel_3
INFO-FLOW: Append model dataflow_in_loop_row_loop
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1 spmm_hls_mul_mul_16s_16s_16_4_1 spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W spmm_hls_mul_32s_30ns_32_2_1 spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W spmm_hls_pu_kernel_1_tile_value_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W spmm_hls_pu_kernel_2_tile_value_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W spmm_hls_pu_kernel_3_tile_value_RAM_AUTO_1R1W spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_gmem3_m_axi spmm_hls_gmem4_m_axi spmm_hls_gmem5_m_axi spmm_hls_gmem6_m_axi spmm_hls_control_s_axi set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu pu_comp pu_kernel_Pipeline_VITIS_LOOP_164_1 pu_kernel pu_kernel_1_Pipeline_pu_save_stream_into_pu pu_kernel_1_Pipeline_VITIS_LOOP_164_1 pu_kernel_1 pu_kernel_2_Pipeline_pu_save_stream_into_pu pu_kernel_2_Pipeline_VITIS_LOOP_164_1 pu_kernel_2 pu_kernel_3_Pipeline_pu_save_stream_into_pu pu_kernel_3_Pipeline_VITIS_LOOP_164_1 pu_kernel_3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model spmm_hls_mul_mul_16s_16s_16_4_1
INFO-FLOW: To file: write model spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
INFO-FLOW: To file: write model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: To file: write model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_tile_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_tile_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_tile_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem3_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem4_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem5_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem6_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile_broadcast
INFO-FLOW: To file: write model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_comp
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_164_1
INFO-FLOW: To file: write model pu_kernel
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_164_1
INFO-FLOW: To file: write model pu_kernel_1
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_164_1
INFO-FLOW: To file: write model pu_kernel_2
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_164_1
INFO-FLOW: To file: write model pu_kernel_3
INFO-FLOW: To file: write model dataflow_in_loop_row_loop
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_mul_mul_16s_16s_16_4_1
spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
spmm_hls_pu_kernel_1_tile_value_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
spmm_hls_pu_kernel_2_tile_value_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
spmm_hls_pu_kernel_3_tile_value_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_164_1
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_VITIS_LOOP_164_1
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_VITIS_LOOP_164_1
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_VITIS_LOOP_164_1
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_164_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_164_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_164_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_164_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 968.059 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_mul_mul_16s_16s_16_4_1
spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
spmm_hls_pu_kernel_1_tile_value_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
spmm_hls_pu_kernel_2_tile_value_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W
spmm_hls_pu_kernel_3_tile_value_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_164_1
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_VITIS_LOOP_164_1
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_VITIS_LOOP_164_1
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_VITIS_LOOP_164_1
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_164_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_164_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_164_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_164_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem6_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem6 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls dataflow_in_loop_row_loop grp_dataflow_in_loop_row_loop_fu_178 set_tile_broadcast set_tile_broadcast_U0 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_copy_tile_loop grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 pu_kernel pu_kernel_U0 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_379 pu_kernel_Pipeline_VITIS_LOOP_164_1 grp_pu_kernel_Pipeline_VITIS_LOOP_164_1_fu_389 pu_comp {grp_pu_comp_fu_90 grp_pu_comp_fu_90 grp_pu_comp_fu_90 grp_pu_comp_fu_90} pu_kernel_1 pu_kernel_1_U0 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_379 pu_kernel_1_Pipeline_VITIS_LOOP_164_1 grp_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_fu_389 pu_kernel_2 pu_kernel_2_U0 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_379 pu_kernel_2_Pipeline_VITIS_LOOP_164_1 grp_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_fu_389 pu_kernel_3 pu_kernel_3_U0 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_379 pu_kernel_3_Pipeline_VITIS_LOOP_164_1 grp_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_fu_389} INST2MODULE {spmm_hls spmm_hls grp_dataflow_in_loop_row_loop_fu_178 dataflow_in_loop_row_loop set_tile_broadcast_U0 set_tile_broadcast grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 set_tile_broadcast_Pipeline_copy_tile_loop pu_kernel_U0 pu_kernel grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_379 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_VITIS_LOOP_164_1_fu_389 pu_kernel_Pipeline_VITIS_LOOP_164_1 grp_pu_comp_fu_90 pu_comp pu_kernel_1_U0 pu_kernel_1 grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_379 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_fu_389 pu_kernel_1_Pipeline_VITIS_LOOP_164_1 pu_kernel_2_U0 pu_kernel_2 grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_379 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_fu_389 pu_kernel_2_Pipeline_VITIS_LOOP_164_1 pu_kernel_3_U0 pu_kernel_3 grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_379 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_fu_389 pu_kernel_3_Pipeline_VITIS_LOOP_164_1} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_dataflow_in_loop_row_loop_fu_178} grp_dataflow_in_loop_row_loop_fu_178 {DEPTH 2 CHILDREN {set_tile_broadcast_U0 pu_kernel_U0 pu_kernel_1_U0 pu_kernel_2_U0 pu_kernel_3_U0}} set_tile_broadcast_U0 {DEPTH 3 CHILDREN {grp_set_tile_broadcast_Pipeline_init_seen_fu_263 grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271}} grp_set_tile_broadcast_Pipeline_init_seen_fu_263 {DEPTH 4 CHILDREN {}} grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 {DEPTH 4 CHILDREN {}} pu_kernel_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_379 grp_pu_kernel_Pipeline_VITIS_LOOP_164_1_fu_389}} grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_379 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_164_1_fu_389 {DEPTH 4 CHILDREN grp_pu_comp_fu_90} grp_pu_comp_fu_90 {DEPTH 5 CHILDREN {}} pu_kernel_1_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_379 grp_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_fu_389}} grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_379 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_fu_389 {DEPTH 4 CHILDREN grp_pu_comp_fu_90} pu_kernel_2_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_379 grp_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_fu_389}} grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_379 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_fu_389 {DEPTH 4 CHILDREN grp_pu_comp_fu_90} pu_kernel_3_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_379 grp_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_fu_389}} grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_379 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_fu_389 {DEPTH 4 CHILDREN grp_pu_comp_fu_90}} MODULEDATA {set_tile_broadcast_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_308_p2 SOURCE src/spmm_device_fpga.cpp:57 VARIABLE add_ln57 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_322_p2 SOURCE src/spmm_device_fpga.cpp:59 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_346_p2 SOURCE src/spmm_device_fpga.cpp:62 VARIABLE add_ln62 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_372_p2 SOURCE src/spmm_device_fpga.cpp:63 VARIABLE add_ln63 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_634_p2 SOURCE src/spmm_device_fpga.cpp:84 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_value_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_y_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_ref_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_comp {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U37 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_109_p2 SOURCE src/spmm_device_fpga.cpp:130 VARIABLE add_ln130 LOOP VITIS_LOOP_130_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_119_p2 SOURCE src/spmm_device_fpga.cpp:132 VARIABLE add_ln132 LOOP VITIS_LOOP_130_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U36 SOURCE src/spmm_device_fpga.cpp:132 VARIABLE mul1 LOOP VITIS_LOOP_130_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_164_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_121_p2 SOURCE src/spmm_device_fpga.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_164_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 32 URAM 0}} pu_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_561_p2 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE add_ln111 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U50 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE mul_i_i LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_591_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_4_fu_621_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114_4 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_631_p2 SOURCE src/spmm_device_fpga.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Dlen_4_fu_636_p2 SOURCE src/spmm_device_fpga.cpp:118 VARIABLE Dlen_4 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 48 URAM 0}} pu_kernel_1_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_164_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_121_p2 SOURCE src/spmm_device_fpga.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_164_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 32 URAM 0}} pu_kernel_1 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_561_p2 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE add_ln111 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U72 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE mul_i_i LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_591_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_3_fu_621_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114_3 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_631_p2 SOURCE src/spmm_device_fpga.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Dlen_3_fu_636_p2 SOURCE src/spmm_device_fpga.cpp:118 VARIABLE Dlen_3 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 48 URAM 0}} pu_kernel_2_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_164_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_121_p2 SOURCE src/spmm_device_fpga.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_164_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 32 URAM 0}} pu_kernel_2 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_561_p2 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE add_ln111 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U89 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE mul_i_i LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_591_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_2_fu_621_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114_2 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_631_p2 SOURCE src/spmm_device_fpga.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Dlen_2_fu_636_p2 SOURCE src/spmm_device_fpga.cpp:118 VARIABLE Dlen_2 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 48 URAM 0}} pu_kernel_3_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_164_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_121_p2 SOURCE src/spmm_device_fpga.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_164_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 32 URAM 0}} pu_kernel_3 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_561_p2 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE add_ln111 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U106 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE mul_i_i LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_591_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_621_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_631_p2 SOURCE src/spmm_device_fpga.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Dlen_1_fu_636_p2 SOURCE src/spmm_device_fpga.cpp:118 VARIABLE Dlen_1 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 48 URAM 0}} dataflow_in_loop_row_loop {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_01_U SOURCE {} VARIABLE s_01 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_12_U SOURCE {} VARIABLE s_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_23_U SOURCE {} VARIABLE s_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_34_U SOURCE {} VARIABLE s_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 28 BRAM 192 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_216_p2 SOURCE src/spmm_device_fpga.cpp:219 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 192 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.47 seconds; current allocated memory: 983.496 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 18.77 sec.
Command     csynth_design done; 28.77 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.15 seconds. CPU system time: 1.57 seconds. Elapsed time: 28.77 seconds; current allocated memory: 247.773 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 15:58:36 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.68 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.88 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.48 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.66 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.43 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.77 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.88 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.42 sec.
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:164:27)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:166:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:166:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:166:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:167:17)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:167:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:167:32)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:220:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:222:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:223:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:223:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:224:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:224:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:225:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:225:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:226:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:226:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 17 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 17 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.5 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.63 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.21 seconds; current allocated memory: 736.074 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.57 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.58 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.94 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.94 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.77 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int)' into 'pu_kernel(hls::stream<TilePkt, 0>&, float const*, unsigned int)' (src/spmm_device_fpga.cpp:141:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.95 seconds; current allocated memory: 736.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 736.828 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 738.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:173) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 739.832 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel.9' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel.8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel.10' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel.9': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel.8': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel.10': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel.10'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel.10': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel.8'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel.8': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel.9'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel.9': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:222)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:222 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.1' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp.2' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.1' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp.2' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.1' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp.2' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.3' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp.4' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.3' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp.4' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.3' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp.4' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.5' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp.6' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.5' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp.6' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.5' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp.6' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.7' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.7' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.7' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp' (src/spmm_device_fpga.cpp:125:20) 
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_1' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.1'
	 'pu_comp.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_155' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.3'
	 'pu_comp.4'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_156' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.5'
	 'pu_comp.6'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_154' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.7'
	 'pu_comp'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:215:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.8'
	 'pu_kernel.9'
	 'pu_kernel.10'.
Command           transform done; 0.33 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 764.523 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel.9' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel.8' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel.10' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.10 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 872.359 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.87 sec.
Command       elaborate done; 10.04 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.8_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_8_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.8' to 'pu_kernel_8'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.9_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_9_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.9' to 'pu_kernel_9'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.10_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_10_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.10' to 'pu_kernel_10'.
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model dataflow_in_loop_row_loop 
Execute         preproc_iomode -model pu_kernel.10 
Execute         preproc_iomode -model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.9 
Execute         preproc_iomode -model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.8 
Execute         preproc_iomode -model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel 
Execute         preproc_iomode -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model set_tile_broadcast 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu pu_kernel pu_kernel.8_Pipeline_pu_save_stream_into_pu pu_kernel.8 pu_kernel.9_Pipeline_pu_save_stream_into_pu pu_kernel.9 pu_kernel.10_Pipeline_pu_save_stream_into_pu pu_kernel.10 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         apply_spec_resource_limit set_tile_broadcast 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         apply_spec_resource_limit pu_kernel 
INFO-FLOW: Configuring Module : pu_kernel.8_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.8_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.8 ...
Execute         set_default_model pu_kernel.8 
Execute         apply_spec_resource_limit pu_kernel.8 
INFO-FLOW: Configuring Module : pu_kernel.9_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.9_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.9 ...
Execute         set_default_model pu_kernel.9 
Execute         apply_spec_resource_limit pu_kernel.9 
INFO-FLOW: Configuring Module : pu_kernel.10_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.10_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.10 ...
Execute         set_default_model pu_kernel.10 
Execute         apply_spec_resource_limit pu_kernel.10 
INFO-FLOW: Configuring Module : dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         apply_spec_resource_limit dataflow_in_loop_row_loop 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu pu_kernel pu_kernel.8_Pipeline_pu_save_stream_into_pu pu_kernel.8 pu_kernel.9_Pipeline_pu_save_stream_into_pu pu_kernel.9 pu_kernel.10_Pipeline_pu_save_stream_into_pu pu_kernel.10 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         cdfg_preprocess -model set_tile_broadcast 
Execute         rtl_gen_preprocess set_tile_broadcast 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         cdfg_preprocess -model pu_kernel 
Execute         rtl_gen_preprocess pu_kernel 
INFO-FLOW: Preprocessing Module: pu_kernel.8_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.8_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.8 ...
Execute         set_default_model pu_kernel.8 
Execute         cdfg_preprocess -model pu_kernel.8 
Execute         rtl_gen_preprocess pu_kernel.8 
INFO-FLOW: Preprocessing Module: pu_kernel.9_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.9_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.9 ...
Execute         set_default_model pu_kernel.9 
Execute         cdfg_preprocess -model pu_kernel.9 
Execute         rtl_gen_preprocess pu_kernel.9 
INFO-FLOW: Preprocessing Module: pu_kernel.10_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.10_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.10 ...
Execute         set_default_model pu_kernel.10 
Execute         cdfg_preprocess -model pu_kernel.10 
Execute         rtl_gen_preprocess pu_kernel.10 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         cdfg_preprocess -model dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu pu_kernel pu_kernel.8_Pipeline_pu_save_stream_into_pu pu_kernel.8 pu_kernel.9_Pipeline_pu_save_stream_into_pu pu_kernel.9 pu_kernel.10_Pipeline_pu_save_stream_into_pu pu_kernel.10 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         schedule -model set_tile_broadcast_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 873.996 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_init_seen.
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         bind -model set_tile_broadcast_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 873.996 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 875.227 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 875.227 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast 
Execute         schedule -model set_tile_broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 875.227 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast.
Execute         set_default_model set_tile_broadcast 
Execute         bind -model set_tile_broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 875.227 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 875.727 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 875.727 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel 
Execute         schedule -model pu_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 876.332 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.
Execute         set_default_model pu_kernel 
Execute         bind -model pu_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 876.332 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_8_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 876.742 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.8_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 876.742 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.8_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.8 
Execute         schedule -model pu_kernel.8 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 877.102 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.8.
Execute         set_default_model pu_kernel.8 
Execute         bind -model pu_kernel.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 877.102 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_9_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 877.555 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.9_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 877.555 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.9_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.9 
Execute         schedule -model pu_kernel.9 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 878.039 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.9.
Execute         set_default_model pu_kernel.9 
Execute         bind -model pu_kernel.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 878.039 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_10_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 878.531 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.10_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 878.531 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.10_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.10 
Execute         schedule -model pu_kernel.10 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 879.133 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.10.
Execute         set_default_model pu_kernel.10 
Execute         bind -model pu_kernel.10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 879.133 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         schedule -model dataflow_in_loop_row_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 879.133 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_row_loop.
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         bind -model dataflow_in_loop_row_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 879.133 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.45 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_row_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 879.898 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 879.898 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.46 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel 
Execute         rtl_gen_preprocess pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.8 
Execute         rtl_gen_preprocess pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.9 
Execute         rtl_gen_preprocess pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.10 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu pu_kernel pu_kernel.8_Pipeline_pu_save_stream_into_pu pu_kernel.8 pu_kernel.9_Pipeline_pu_save_stream_into_pu pu_kernel.9 pu_kernel.10_Pipeline_pu_save_stream_into_pu pu_kernel.10 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 879.934 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 881.789 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 885.035 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast 
Execute         syn_report -csynth -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model set_tile_broadcast -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.adb 
Execute         db_write -model set_tile_broadcast -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 886.328 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 887.684 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel 
Execute         syn_report -csynth -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model pu_kernel -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.adb 
Execute         db_write -model pu_kernel -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_8_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.8_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_8_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_8_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 889.312 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.8_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_8_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.8_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_8_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.8_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_8_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.8_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_8_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.8_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.8_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.8_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.8_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.8 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 890.625 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.8 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_8 
Execute         gen_rtl pu_kernel.8 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_8 
Execute         syn_report -csynth -model pu_kernel.8 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.8 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_8_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.8 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model pu_kernel.8 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.adb 
Execute         db_write -model pu_kernel.8 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.8 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_9_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.9_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_9_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_9_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 892.266 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.9_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_9_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.9_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_9_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.9_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_9_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.9_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_9_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.9_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.9_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.9_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.9_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.9 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 893.582 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.9 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_9 
Execute         gen_rtl pu_kernel.9 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_9 
Execute         syn_report -csynth -model pu_kernel.9 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.9 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_9_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.9 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model pu_kernel.9 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.adb 
Execute         db_write -model pu_kernel.9 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.9 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_10_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.10_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_10_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_10_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 895.277 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.10_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_10_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.10_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_10_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.10_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_10_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.10_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_10_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.10_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.10_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.10_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.10_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.10 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 896.594 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.10 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_10 
Execute         gen_rtl pu_kernel.10 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_10 
Execute         syn_report -csynth -model pu_kernel.10 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.10 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_10_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.10 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model pu_kernel.10 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.adb 
Execute         db_write -model pu_kernel.10 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.10 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dataflow_in_loop_row_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 900.398 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dataflow_in_loop_row_loop 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dataflow_in_loop_row_loop 
Execute         syn_report -csynth -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.xml 
Execute         syn_report -verbosereport -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.49 sec.
Execute         db_write -model dataflow_in_loop_row_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.adb 
Execute         db_write -model dataflow_in_loop_row_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dataflow_in_loop_row_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 0.86 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 905.199 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.48 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.43 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu pu_kernel pu_kernel.8_Pipeline_pu_save_stream_into_pu pu_kernel.8 pu_kernel.9_Pipeline_pu_save_stream_into_pu pu_kernel.9 pu_kernel.10_Pipeline_pu_save_stream_into_pu pu_kernel.10 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_32s_30ns_32_2_1.
INFO-FLOW: Append model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_8_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_8] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.compgen.tcl 
INFO-FLOW: Handling components in module [pu_kernel_9_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_9] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.compgen.tcl 
INFO-FLOW: Handling components in module [pu_kernel_10_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_10] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_row_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_gmem3_m_axi.
INFO-FLOW: Append model spmm_hls_gmem3_m_axi
INFO-FLOW: Found component spmm_hls_gmem4_m_axi.
INFO-FLOW: Append model spmm_hls_gmem4_m_axi
INFO-FLOW: Found component spmm_hls_gmem5_m_axi.
INFO-FLOW: Append model spmm_hls_gmem5_m_axi
INFO-FLOW: Found component spmm_hls_gmem6_m_axi.
INFO-FLOW: Append model spmm_hls_gmem6_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: Append model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile_broadcast
INFO-FLOW: Append model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel
INFO-FLOW: Append model pu_kernel_8_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_8
INFO-FLOW: Append model pu_kernel_9_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_9
INFO-FLOW: Append model pu_kernel_10_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_10
INFO-FLOW: Append model dataflow_in_loop_row_loop
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_32s_30ns_32_2_1 spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_gmem3_m_axi spmm_hls_gmem4_m_axi spmm_hls_gmem5_m_axi spmm_hls_gmem6_m_axi spmm_hls_control_s_axi set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu pu_kernel pu_kernel_8_Pipeline_pu_save_stream_into_pu pu_kernel_8 pu_kernel_9_Pipeline_pu_save_stream_into_pu pu_kernel_9 pu_kernel_10_Pipeline_pu_save_stream_into_pu pu_kernel_10 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem3_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem4_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem5_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem6_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile_broadcast
INFO-FLOW: To file: write model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel
INFO-FLOW: To file: write model pu_kernel_8_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_8
INFO-FLOW: To file: write model pu_kernel_9_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_9
INFO-FLOW: To file: write model pu_kernel_10_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_10
INFO-FLOW: To file: write model dataflow_in_loop_row_loop
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
pu_kernel
pu_kernel_8_Pipeline_pu_save_stream_into_pu
pu_kernel_8
pu_kernel_9_Pipeline_pu_save_stream_into_pu
pu_kernel_9
pu_kernel_10_Pipeline_pu_save_stream_into_pu
pu_kernel_10
dataflow_in_loop_row_loop
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 908.406 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
pu_kernel
pu_kernel_8_Pipeline_pu_save_stream_into_pu
pu_kernel_8
pu_kernel_9_Pipeline_pu_save_stream_into_pu
pu_kernel_9
pu_kernel_10_Pipeline_pu_save_stream_into_pu
pu_kernel_10
dataflow_in_loop_row_loop
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem6_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem6 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls dataflow_in_loop_row_loop grp_dataflow_in_loop_row_loop_fu_178 set_tile_broadcast set_tile_broadcast_U0 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_copy_tile_loop grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 pu_kernel pu_kernel_U0 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_282 pu_kernel_8 pu_kernel_8_U0 pu_kernel_8_Pipeline_pu_save_stream_into_pu grp_pu_kernel_8_Pipeline_pu_save_stream_into_pu_fu_282 pu_kernel_9 pu_kernel_9_U0 pu_kernel_9_Pipeline_pu_save_stream_into_pu grp_pu_kernel_9_Pipeline_pu_save_stream_into_pu_fu_282 pu_kernel_10 pu_kernel_10_U0 pu_kernel_10_Pipeline_pu_save_stream_into_pu grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_282} INST2MODULE {spmm_hls spmm_hls grp_dataflow_in_loop_row_loop_fu_178 dataflow_in_loop_row_loop set_tile_broadcast_U0 set_tile_broadcast grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 set_tile_broadcast_Pipeline_copy_tile_loop pu_kernel_U0 pu_kernel grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_282 pu_kernel_Pipeline_pu_save_stream_into_pu pu_kernel_8_U0 pu_kernel_8 grp_pu_kernel_8_Pipeline_pu_save_stream_into_pu_fu_282 pu_kernel_8_Pipeline_pu_save_stream_into_pu pu_kernel_9_U0 pu_kernel_9 grp_pu_kernel_9_Pipeline_pu_save_stream_into_pu_fu_282 pu_kernel_9_Pipeline_pu_save_stream_into_pu pu_kernel_10_U0 pu_kernel_10 grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_282 pu_kernel_10_Pipeline_pu_save_stream_into_pu} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_dataflow_in_loop_row_loop_fu_178} grp_dataflow_in_loop_row_loop_fu_178 {DEPTH 2 CHILDREN {set_tile_broadcast_U0 pu_kernel_U0 pu_kernel_8_U0 pu_kernel_9_U0 pu_kernel_10_U0}} set_tile_broadcast_U0 {DEPTH 3 CHILDREN {grp_set_tile_broadcast_Pipeline_init_seen_fu_263 grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271}} grp_set_tile_broadcast_Pipeline_init_seen_fu_263 {DEPTH 4 CHILDREN {}} grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 {DEPTH 4 CHILDREN {}} pu_kernel_U0 {DEPTH 3 CHILDREN grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_282} grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_282 {DEPTH 4 CHILDREN {}} pu_kernel_8_U0 {DEPTH 3 CHILDREN grp_pu_kernel_8_Pipeline_pu_save_stream_into_pu_fu_282} grp_pu_kernel_8_Pipeline_pu_save_stream_into_pu_fu_282 {DEPTH 4 CHILDREN {}} pu_kernel_9_U0 {DEPTH 3 CHILDREN grp_pu_kernel_9_Pipeline_pu_save_stream_into_pu_fu_282} grp_pu_kernel_9_Pipeline_pu_save_stream_into_pu_fu_282 {DEPTH 4 CHILDREN {}} pu_kernel_10_U0 {DEPTH 3 CHILDREN grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_282} grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_282 {DEPTH 4 CHILDREN {}}} MODULEDATA {set_tile_broadcast_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_308_p2 SOURCE src/spmm_device_fpga.cpp:57 VARIABLE add_ln57 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_322_p2 SOURCE src/spmm_device_fpga.cpp:59 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_346_p2 SOURCE src/spmm_device_fpga.cpp:62 VARIABLE add_ln62 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_372_p2 SOURCE src/spmm_device_fpga.cpp:63 VARIABLE add_ln63 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_634_p2 SOURCE src/spmm_device_fpga.cpp:84 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_value_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_y_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_ref_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_104_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_394_p2 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE add_ln111 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U34 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE mul_i_i LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_420_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_4_fu_450_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114_4 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel_8_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_104_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_8 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_394_p2 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE add_ln111 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U48 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE mul_i_i LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_420_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_2_fu_450_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114_2 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel_9_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_104_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_9 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_394_p2 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE add_ln111 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U57 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE mul_i_i LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_420_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_450_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel_10_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_104_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_10 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_394_p2 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE add_ln111 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U66 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE mul_i_i LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_420_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_3_fu_450_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114_3 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} dataflow_in_loop_row_loop {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_01_U SOURCE {} VARIABLE s_01 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_12_U SOURCE {} VARIABLE s_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_23_U SOURCE {} VARIABLE s_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_34_U SOURCE {} VARIABLE s_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 12 BRAM 0 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_216_p2 SOURCE src/spmm_device_fpga.cpp:220 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.18 seconds; current allocated memory: 922.188 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 12.77 sec.
Command     csynth_design done; 22.85 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.11 seconds. CPU system time: 1.67 seconds. Elapsed time: 22.85 seconds; current allocated memory: 186.500 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 16:03:40 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.68 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.89 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 16:03:50 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.67 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.79 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.87 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.49 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.63 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.45 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.77 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.88 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:164:27)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:166:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:166:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:166:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:167:17)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:167:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:167:32)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:220:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:222:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:223:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:223:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:224:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:224:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:225:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:225:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:226:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:226:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 17 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 17 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.5 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.57 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.22 seconds; current allocated memory: 736.074 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.59 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.59 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.93 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.94 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.75 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.93 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.73 seconds; current allocated memory: 736.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.598 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 738.129 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:173) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 739.449 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:111) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel.10'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel.10': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel.8'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel.8': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel.9'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel.9': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:222)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:222 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.1' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp.2' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.1' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp.2' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.1' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp.2' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.3' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp.4' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.3' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp.4' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.3' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp.4' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.5' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp.6' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.5' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp.6' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.5' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp.6' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.7' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.7' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.7' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp' (src/spmm_device_fpga.cpp:125:20) 
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_1' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.1'
	 'pu_comp.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_156' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.3'
	 'pu_comp.4'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_157' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.5'
	 'pu_comp.6'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_155' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.7'
	 'pu_comp'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:215:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.8'
	 'pu_kernel.9'
	 'pu_kernel.10'.
Command           transform done; 0.3 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 763.812 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:111:13) in function 'dfm' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.10 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 890.410 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.87 sec.
Command       elaborate done; 9.83 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.8_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_8_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.8' to 'pu_kernel_8'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.9_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_9_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.9' to 'pu_kernel_9'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.10_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_10_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.10' to 'pu_kernel_10'.
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model dataflow_in_loop_row_loop 
Execute         preproc_iomode -model pu_kernel.10 
Execute         preproc_iomode -model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.9 
Execute         preproc_iomode -model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.8 
Execute         preproc_iomode -model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel 
Execute         preproc_iomode -model dfm 
Execute         preproc_iomode -model dfm_Pipeline_VITIS_LOOP_114_1 
Execute         preproc_iomode -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model set_tile_broadcast 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_1 dfm pu_kernel pu_kernel.8_Pipeline_pu_save_stream_into_pu pu_kernel.8 pu_kernel.9_Pipeline_pu_save_stream_into_pu pu_kernel.9 pu_kernel.10_Pipeline_pu_save_stream_into_pu pu_kernel.10 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         apply_spec_resource_limit set_tile_broadcast 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : dfm_Pipeline_VITIS_LOOP_114_1 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_1 
Execute         apply_spec_resource_limit dfm_Pipeline_VITIS_LOOP_114_1 
INFO-FLOW: Configuring Module : dfm ...
Execute         set_default_model dfm 
Execute         apply_spec_resource_limit dfm 
INFO-FLOW: Configuring Module : pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         apply_spec_resource_limit pu_kernel 
INFO-FLOW: Configuring Module : pu_kernel.8_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.8_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.8 ...
Execute         set_default_model pu_kernel.8 
Execute         apply_spec_resource_limit pu_kernel.8 
INFO-FLOW: Configuring Module : pu_kernel.9_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.9_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.9 ...
Execute         set_default_model pu_kernel.9 
Execute         apply_spec_resource_limit pu_kernel.9 
INFO-FLOW: Configuring Module : pu_kernel.10_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.10_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.10 ...
Execute         set_default_model pu_kernel.10 
Execute         apply_spec_resource_limit pu_kernel.10 
INFO-FLOW: Configuring Module : dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         apply_spec_resource_limit dataflow_in_loop_row_loop 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_1 dfm pu_kernel pu_kernel.8_Pipeline_pu_save_stream_into_pu pu_kernel.8 pu_kernel.9_Pipeline_pu_save_stream_into_pu pu_kernel.9 pu_kernel.10_Pipeline_pu_save_stream_into_pu pu_kernel.10 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         cdfg_preprocess -model set_tile_broadcast 
Execute         rtl_gen_preprocess set_tile_broadcast 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: dfm_Pipeline_VITIS_LOOP_114_1 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_1 
Execute         cdfg_preprocess -model dfm_Pipeline_VITIS_LOOP_114_1 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_114_1 
INFO-FLOW: Preprocessing Module: dfm ...
Execute         set_default_model dfm 
Execute         cdfg_preprocess -model dfm 
Execute         rtl_gen_preprocess dfm 
INFO-FLOW: Preprocessing Module: pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         cdfg_preprocess -model pu_kernel 
Execute         rtl_gen_preprocess pu_kernel 
INFO-FLOW: Preprocessing Module: pu_kernel.8_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.8_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.8 ...
Execute         set_default_model pu_kernel.8 
Execute         cdfg_preprocess -model pu_kernel.8 
Execute         rtl_gen_preprocess pu_kernel.8 
INFO-FLOW: Preprocessing Module: pu_kernel.9_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.9_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.9 ...
Execute         set_default_model pu_kernel.9 
Execute         cdfg_preprocess -model pu_kernel.9 
Execute         rtl_gen_preprocess pu_kernel.9 
INFO-FLOW: Preprocessing Module: pu_kernel.10_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.10_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.10 ...
Execute         set_default_model pu_kernel.10 
Execute         cdfg_preprocess -model pu_kernel.10 
Execute         rtl_gen_preprocess pu_kernel.10 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         cdfg_preprocess -model dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_1 dfm pu_kernel pu_kernel.8_Pipeline_pu_save_stream_into_pu pu_kernel.8 pu_kernel.9_Pipeline_pu_save_stream_into_pu pu_kernel.9 pu_kernel.10_Pipeline_pu_save_stream_into_pu pu_kernel.10 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         schedule -model set_tile_broadcast_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 892.027 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_init_seen.
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         bind -model set_tile_broadcast_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 892.027 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 893.371 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 893.371 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast 
Execute         schedule -model set_tile_broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 893.371 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast.
Execute         set_default_model set_tile_broadcast 
Execute         bind -model set_tile_broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 893.371 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 893.812 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 893.812 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_1 
Execute         schedule -model dfm_Pipeline_VITIS_LOOP_114_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_114_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_114_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 894.188 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_1.sched.adb -f 
INFO-FLOW: Finish scheduling dfm_Pipeline_VITIS_LOOP_114_1.
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_1 
Execute         bind -model dfm_Pipeline_VITIS_LOOP_114_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 894.188 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_1.bind.adb -f 
INFO-FLOW: Finish binding dfm_Pipeline_VITIS_LOOP_114_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm 
Execute         schedule -model dfm 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subfunction 'dfm_Pipeline_VITIS_LOOP_114_1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.648 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.sched.adb -f 
INFO-FLOW: Finish scheduling dfm.
Execute         set_default_model dfm 
Execute         bind -model dfm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 894.648 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.bind.adb -f 
INFO-FLOW: Finish binding dfm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel 
Execute         schedule -model pu_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 894.848 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.
Execute         set_default_model pu_kernel 
Execute         bind -model pu_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 894.848 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_8_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.246 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.8_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.8_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.246 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.8_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.8 
Execute         schedule -model pu_kernel.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 895.535 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.8.
Execute         set_default_model pu_kernel.8 
Execute         bind -model pu_kernel.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 895.535 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_9_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.902 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.9_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.9_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.902 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.9_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.9 
Execute         schedule -model pu_kernel.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 896.168 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.9.
Execute         set_default_model pu_kernel.9 
Execute         bind -model pu_kernel.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 896.168 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_10_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 896.570 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.10_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.10_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.570 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.10_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.10 
Execute         schedule -model pu_kernel.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 896.871 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.10.
Execute         set_default_model pu_kernel.10 
Execute         bind -model pu_kernel.10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 896.871 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         schedule -model dataflow_in_loop_row_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 896.871 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_row_loop.
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         bind -model dataflow_in_loop_row_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 896.871 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.52 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_row_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 897.727 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 897.727 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.53 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_114_1 
Execute         rtl_gen_preprocess dfm 
Execute         rtl_gen_preprocess pu_kernel 
Execute         rtl_gen_preprocess pu_kernel.8_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.8 
Execute         rtl_gen_preprocess pu_kernel.9_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.9 
Execute         rtl_gen_preprocess pu_kernel.10_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.10 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_1 dfm pu_kernel pu_kernel.8_Pipeline_pu_save_stream_into_pu pu_kernel.8 pu_kernel.9_Pipeline_pu_save_stream_into_pu pu_kernel.9 pu_kernel.10_Pipeline_pu_save_stream_into_pu pu_kernel.10 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 897.727 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 899.656 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 902.949 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast 
Execute         syn_report -csynth -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model set_tile_broadcast -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.adb 
Execute         db_write -model set_tile_broadcast -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 904.230 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm_Pipeline_VITIS_LOOP_114_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_114_1' pipeline 'VITIS_LOOP_114_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 905.129 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_114_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm_Pipeline_VITIS_LOOP_114_1 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_114_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm_Pipeline_VITIS_LOOP_114_1 
Execute         syn_report -csynth -model dfm_Pipeline_VITIS_LOOP_114_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_114_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm_Pipeline_VITIS_LOOP_114_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_114_1_csynth.xml 
Execute         syn_report -verbosereport -model dfm_Pipeline_VITIS_LOOP_114_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_114_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_1.adb 
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_114_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm_Pipeline_VITIS_LOOP_114_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 906.383 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm 
Execute         gen_rtl dfm -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm 
Execute         syn_report -csynth -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.xml 
Execute         syn_report -verbosereport -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.adb 
Execute         db_write -model dfm -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_0R0W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 908.051 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel 
Execute         syn_report -csynth -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model pu_kernel -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.adb 
Execute         db_write -model pu_kernel -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_8_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.8_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_8_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_8_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 909.125 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.8_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_8_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.8_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_8_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.8_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_8_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.8_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_8_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.8_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.8_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.8_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.8_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.8 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_8'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_8_tile_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_8_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 910.430 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.8 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_8 
Execute         gen_rtl pu_kernel.8 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_8 
Execute         syn_report -csynth -model pu_kernel.8 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.8 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_8_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.8 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.8 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.adb 
Execute         db_write -model pu_kernel.8 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.8 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_9_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.9_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_9_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_9_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 911.582 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.9_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_9_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.9_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_9_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.9_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_9_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.9_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_9_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.9_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.9_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.9_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.9_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.9 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_9'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_9_tile_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_9_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 912.895 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.9 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_9 
Execute         gen_rtl pu_kernel.9 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_9 
Execute         syn_report -csynth -model pu_kernel.9 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.9 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_9_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.9 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.9 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.adb 
Execute         db_write -model pu_kernel.9 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.9 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_10_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.10_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_10_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_10_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 913.973 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.10_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_10_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.10_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_10_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.10_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_10_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.10_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_10_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.10_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.10_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.10_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.10_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.10 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_10'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_10_tile_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_10_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 915.285 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.10 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_10 
Execute         gen_rtl pu_kernel.10 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_10 
Execute         syn_report -csynth -model pu_kernel.10 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.10 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_10_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.10 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.10 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.adb 
Execute         db_write -model pu_kernel.10 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.10 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dataflow_in_loop_row_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 918.559 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dataflow_in_loop_row_loop 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dataflow_in_loop_row_loop 
Execute         syn_report -csynth -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.xml 
Execute         syn_report -verbosereport -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.55 sec.
Execute         db_write -model dataflow_in_loop_row_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.adb 
Execute         db_write -model dataflow_in_loop_row_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dataflow_in_loop_row_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 0.88 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.54 seconds; current allocated memory: 923.332 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.55 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.44 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_1 dfm pu_kernel pu_kernel.8_Pipeline_pu_save_stream_into_pu pu_kernel.8 pu_kernel.9_Pipeline_pu_save_stream_into_pu pu_kernel.9 pu_kernel.10_Pipeline_pu_save_stream_into_pu pu_kernel.10 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm_Pipeline_VITIS_LOOP_114_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_32s_30ns_32_2_1.
INFO-FLOW: Append model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: Handling components in module [pu_kernel] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_0R0W.
INFO-FLOW: Append model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_0R0W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_8_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_8] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_8_tile_y_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_8_tile_y_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_8_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_8_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_9_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_9] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_9_tile_y_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_9_tile_y_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_9_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_9_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_10_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_10] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_10_tile_y_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_10_tile_y_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_10_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_10_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dataflow_in_loop_row_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_gmem3_m_axi.
INFO-FLOW: Append model spmm_hls_gmem3_m_axi
INFO-FLOW: Found component spmm_hls_gmem4_m_axi.
INFO-FLOW: Append model spmm_hls_gmem4_m_axi
INFO-FLOW: Found component spmm_hls_gmem5_m_axi.
INFO-FLOW: Append model spmm_hls_gmem5_m_axi
INFO-FLOW: Found component spmm_hls_gmem6_m_axi.
INFO-FLOW: Append model spmm_hls_gmem6_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: Append model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile_broadcast
INFO-FLOW: Append model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model dfm_Pipeline_VITIS_LOOP_114_1
INFO-FLOW: Append model dfm
INFO-FLOW: Append model pu_kernel
INFO-FLOW: Append model pu_kernel_8_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_8
INFO-FLOW: Append model pu_kernel_9_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_9
INFO-FLOW: Append model pu_kernel_10_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_10
INFO-FLOW: Append model dataflow_in_loop_row_loop
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_32s_30ns_32_2_1 spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_0R0W spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_8_tile_y_RAM_AUTO_1R1W spmm_hls_pu_kernel_8_tile_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_9_tile_y_RAM_AUTO_1R1W spmm_hls_pu_kernel_9_tile_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_10_tile_y_RAM_AUTO_1R1W spmm_hls_pu_kernel_10_tile_ref_RAM_AUTO_1R1W spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_gmem3_m_axi spmm_hls_gmem4_m_axi spmm_hls_gmem5_m_axi spmm_hls_gmem6_m_axi spmm_hls_control_s_axi set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_1 dfm pu_kernel pu_kernel_8_Pipeline_pu_save_stream_into_pu pu_kernel_8 pu_kernel_9_Pipeline_pu_save_stream_into_pu pu_kernel_9 pu_kernel_10_Pipeline_pu_save_stream_into_pu pu_kernel_10 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: To file: write model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_0R0W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_8_tile_y_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_8_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_9_tile_y_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_9_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_10_tile_y_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_10_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem3_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem4_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem5_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem6_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile_broadcast
INFO-FLOW: To file: write model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model dfm_Pipeline_VITIS_LOOP_114_1
INFO-FLOW: To file: write model dfm
INFO-FLOW: To file: write model pu_kernel
INFO-FLOW: To file: write model pu_kernel_8_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_8
INFO-FLOW: To file: write model pu_kernel_9_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_9
INFO-FLOW: To file: write model pu_kernel_10_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_10
INFO-FLOW: To file: write model dataflow_in_loop_row_loop
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_0R0W
spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_8_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_8_tile_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_9_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_9_tile_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_10_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_10_tile_ref_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_114_1
dfm
pu_kernel
pu_kernel_8_Pipeline_pu_save_stream_into_pu
pu_kernel_8
pu_kernel_9_Pipeline_pu_save_stream_into_pu
pu_kernel_9
pu_kernel_10_Pipeline_pu_save_stream_into_pu
pu_kernel_10
dataflow_in_loop_row_loop
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 926.641 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_0R0W
spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_8_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_8_tile_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_9_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_9_tile_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_10_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_10_tile_ref_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_114_1
dfm
pu_kernel
pu_kernel_8_Pipeline_pu_save_stream_into_pu
pu_kernel_8
pu_kernel_9_Pipeline_pu_save_stream_into_pu
pu_kernel_9
pu_kernel_10_Pipeline_pu_save_stream_into_pu
pu_kernel_10
dataflow_in_loop_row_loop
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_8.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_9.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_10.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem6_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem6 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls dataflow_in_loop_row_loop grp_dataflow_in_loop_row_loop_fu_178 set_tile_broadcast set_tile_broadcast_U0 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_copy_tile_loop grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 pu_kernel pu_kernel_U0 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_210 dfm {grp_dfm_fu_218 grp_dfm_fu_218 grp_dfm_fu_218 grp_dfm_fu_218} dfm_Pipeline_VITIS_LOOP_114_1 {grp_dfm_Pipeline_VITIS_LOOP_114_1_fu_126 grp_dfm_Pipeline_VITIS_LOOP_114_1_fu_126 grp_dfm_Pipeline_VITIS_LOOP_114_1_fu_126 grp_dfm_Pipeline_VITIS_LOOP_114_1_fu_126} pu_kernel_8 pu_kernel_8_U0 pu_kernel_8_Pipeline_pu_save_stream_into_pu grp_pu_kernel_8_Pipeline_pu_save_stream_into_pu_fu_210 pu_kernel_9 pu_kernel_9_U0 pu_kernel_9_Pipeline_pu_save_stream_into_pu grp_pu_kernel_9_Pipeline_pu_save_stream_into_pu_fu_210 pu_kernel_10 pu_kernel_10_U0 pu_kernel_10_Pipeline_pu_save_stream_into_pu grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_210} INST2MODULE {spmm_hls spmm_hls grp_dataflow_in_loop_row_loop_fu_178 dataflow_in_loop_row_loop set_tile_broadcast_U0 set_tile_broadcast grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 set_tile_broadcast_Pipeline_copy_tile_loop pu_kernel_U0 pu_kernel grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_210 pu_kernel_Pipeline_pu_save_stream_into_pu grp_dfm_fu_218 dfm grp_dfm_Pipeline_VITIS_LOOP_114_1_fu_126 dfm_Pipeline_VITIS_LOOP_114_1 pu_kernel_8_U0 pu_kernel_8 grp_pu_kernel_8_Pipeline_pu_save_stream_into_pu_fu_210 pu_kernel_8_Pipeline_pu_save_stream_into_pu pu_kernel_9_U0 pu_kernel_9 grp_pu_kernel_9_Pipeline_pu_save_stream_into_pu_fu_210 pu_kernel_9_Pipeline_pu_save_stream_into_pu pu_kernel_10_U0 pu_kernel_10 grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_210 pu_kernel_10_Pipeline_pu_save_stream_into_pu} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_dataflow_in_loop_row_loop_fu_178} grp_dataflow_in_loop_row_loop_fu_178 {DEPTH 2 CHILDREN {set_tile_broadcast_U0 pu_kernel_U0 pu_kernel_8_U0 pu_kernel_9_U0 pu_kernel_10_U0}} set_tile_broadcast_U0 {DEPTH 3 CHILDREN {grp_set_tile_broadcast_Pipeline_init_seen_fu_263 grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271}} grp_set_tile_broadcast_Pipeline_init_seen_fu_263 {DEPTH 4 CHILDREN {}} grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 {DEPTH 4 CHILDREN {}} pu_kernel_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_210 grp_dfm_fu_218}} grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_210 {DEPTH 4 CHILDREN {}} grp_dfm_fu_218 {DEPTH 4 CHILDREN grp_dfm_Pipeline_VITIS_LOOP_114_1_fu_126} grp_dfm_Pipeline_VITIS_LOOP_114_1_fu_126 {DEPTH 5 CHILDREN {}} pu_kernel_8_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_8_Pipeline_pu_save_stream_into_pu_fu_210 grp_dfm_fu_218}} grp_pu_kernel_8_Pipeline_pu_save_stream_into_pu_fu_210 {DEPTH 4 CHILDREN {}} pu_kernel_9_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_9_Pipeline_pu_save_stream_into_pu_fu_210 grp_dfm_fu_218}} grp_pu_kernel_9_Pipeline_pu_save_stream_into_pu_fu_210 {DEPTH 4 CHILDREN {}} pu_kernel_10_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_210 grp_dfm_fu_218}} grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_210 {DEPTH 4 CHILDREN {}}} MODULEDATA {set_tile_broadcast_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_308_p2 SOURCE src/spmm_device_fpga.cpp:57 VARIABLE add_ln57 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_322_p2 SOURCE src/spmm_device_fpga.cpp:59 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_346_p2 SOURCE src/spmm_device_fpga.cpp:62 VARIABLE add_ln62 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_372_p2 SOURCE src/spmm_device_fpga.cpp:63 VARIABLE add_ln63 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_634_p2 SOURCE src/spmm_device_fpga.cpp:84 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_value_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_y_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_ref_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_104_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm_Pipeline_VITIS_LOOP_114_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_128_p2 SOURCE src/spmm_device_fpga.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_160_p2 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE add_ln111 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U39 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE mul LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_186_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_218_p2 SOURCE src/spmm_device_fpga.cpp:118 VARIABLE add_ln118 LOOP move_B_to_BRAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 3 BRAM 16 URAM 0}} pu_kernel_8_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_104_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_8 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 3 BRAM 16 URAM 0}} pu_kernel_9_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_104_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_9 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 3 BRAM 16 URAM 0}} pu_kernel_10_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_104_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_10 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 3 BRAM 16 URAM 0}} dataflow_in_loop_row_loop {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_01_U SOURCE {} VARIABLE s_01 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_12_U SOURCE {} VARIABLE s_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_23_U SOURCE {} VARIABLE s_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_34_U SOURCE {} VARIABLE s_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 12 BRAM 64 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_216_p2 SOURCE src/spmm_device_fpga.cpp:220 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 64 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.18 seconds; current allocated memory: 940.660 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 13.19 sec.
Command     csynth_design done; 23.05 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.16 seconds. CPU system time: 1.83 seconds. Elapsed time: 23.05 seconds; current allocated memory: 205.020 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 19:16:58 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.7 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.82 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.91 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.51 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.46 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.67 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.46 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.81 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.93 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:176:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:176:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:176:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:177:17)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:177:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:177:40)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/spmm_device_fpga.cpp:175:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:245:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:247:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:248:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:248:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:249:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:249:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:250:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:250:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 17 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 17 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.5 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.68 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.38 seconds; current allocated memory: 736.168 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.68 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.68 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.95 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.95 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.85 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:239:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:239:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:239:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:239:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:239:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_113_2'(src/spmm_device_fpga.cpp:113:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:113:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.15 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.96 seconds; current allocated memory: 736.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.609 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 3.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.16 seconds; current allocated memory: 799.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 3.03 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:198) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.04 seconds; current allocated memory: 799.445 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (src/spmm_device_fpga.cpp:113) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_182_3' (src/spmm_device_fpga.cpp:184)  to a process function for dataflow in function 'pu_kernel'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_187_4' (src/spmm_device_fpga.cpp:189)  to a process function for dataflow in function 'pu_kernel'.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_174_2  (src/spmm_device_fpga.cpp:176)  of function pu_kernel, conditional execution on  is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_174_2  (src/spmm_device_fpga.cpp:176)  of function pu_kernel, conditional execution on  is not supported.
Command           transform done; error code: 1; 3.28 sec.
Execute           send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in Presyn 1: transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db  -interface-port-rename   -directive-preproc -mem2reg -dse -dce  -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce  -resource-proc  -clib-intrinsic-prepare -dce  -func-buffer -dce -pag -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce  -deadargelim -dce -instcombine  -ptrArgReplace -mem2reg -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -directive-preproc -mem2reg -dse -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -cfgopt -instcombine  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -clean-region  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -scalar-auto-dep-elim -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce  -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse  -duplicate-dataflow-processes -globaldce -instcombine  -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -dce -global-constprop -deadargelim -mem2reg  -simplifycfg -dce   -merge-param -deadargelim   -globalopt -constprop -dce  -array-promote -scalar-auto-dep-elim -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-internalize -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -dce -norm-name  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge  -function-inline -complex-op-raise -inst-simplify -globaldce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -duplicate-dataflow-processes -check-dataflow-syntax  -legalize-stream-variable -globaldce -legalize-global  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc  -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -array-seg-normalize   -array-partition   -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim    -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete -hls-display -norm-name  /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f:
command 'transform' returned error code
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO-FLOW: Caught error in opt_and_import_c: 
    while executing
"::AP::OptAndImportC_39 $irbase $opt_level $skip_syncheck $ng $keep_printf"
    (procedure "ap_internal_opt_and_import_c" line 22)
    invoked from within
"ap_internal_opt_and_import_c "
Command         opt_and_import_c done; error code: 2; 9.48 sec.
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 18.82 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 18.82 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.22 seconds. CPU system time: 1.57 seconds. Elapsed time: 18.82 seconds; current allocated memory: 65.887 MB.
Command   ap_source done; error code: 1; 30.9 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 19:22:07 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.71 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.82 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.92 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.5 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.65 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.76 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.89 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.42 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/spmm_device_fpga.cpp:175:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:247:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:249:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:250:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:250:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:252:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:252:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:253:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:253:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 11 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.53 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.6 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.21 seconds; current allocated memory: 733.133 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.71 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.71 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.98 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.98 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.85 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_113_2'(src/spmm_device_fpga.cpp:113:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:113:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.17 seconds. CPU system time: 0.82 seconds. Elapsed time: 5.02 seconds; current allocated memory: 733.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.660 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 3.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.33 seconds; current allocated memory: 796.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 3.06 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:200) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.07 seconds; current allocated memory: 796.531 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (src/spmm_device_fpga.cpp:113) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_184_3' (src/spmm_device_fpga.cpp:186)  to a process function for dataflow in function 'pu_kernel'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_189_4' (src/spmm_device_fpga.cpp:191)  to a process function for dataflow in function 'pu_kernel'.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_174_2  (src/spmm_device_fpga.cpp:177)  of function pu_kernel, conditional execution on  is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_174_2  (src/spmm_device_fpga.cpp:177)  of function pu_kernel, conditional execution on  is not supported.
Command           transform done; error code: 1; 3.35 sec.
Execute           send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in Presyn 1: transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db  -interface-port-rename   -directive-preproc -mem2reg -dse -dce  -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce  -resource-proc  -clib-intrinsic-prepare -dce  -func-buffer -dce -pag -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce  -deadargelim -dce -instcombine  -ptrArgReplace -mem2reg -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -directive-preproc -mem2reg -dse -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -cfgopt -instcombine  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -clean-region  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -scalar-auto-dep-elim -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce  -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse  -duplicate-dataflow-processes -globaldce -instcombine  -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -dce -global-constprop -deadargelim -mem2reg  -simplifycfg -dce   -merge-param -deadargelim   -globalopt -constprop -dce  -array-promote -scalar-auto-dep-elim -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-internalize -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -dce -norm-name  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge  -function-inline -complex-op-raise -inst-simplify -globaldce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -duplicate-dataflow-processes -check-dataflow-syntax  -legalize-stream-variable -globaldce -legalize-global  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc  -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -array-seg-normalize   -array-partition   -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim    -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete -hls-display -norm-name  /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f:
command 'transform' returned error code
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO-FLOW: Caught error in opt_and_import_c: 
    while executing
"::AP::OptAndImportC_39 $irbase $opt_level $skip_syncheck $ng $keep_printf"
    (procedure "ap_internal_opt_and_import_c" line 22)
    invoked from within
"ap_internal_opt_and_import_c "
Command         opt_and_import_c done; error code: 2; 9.77 sec.
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 19.01 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 19.01 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.49 seconds. CPU system time: 1.48 seconds. Elapsed time: 19.01 seconds; current allocated memory: 65.941 MB.
Command   ap_source done; error code: 1; 31.08 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 19:23:11 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.7 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.82 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.91 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.13 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.55 sec.
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:176:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.42 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.65 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.48 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.82 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.93 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:176:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:247:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:249:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:250:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:250:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:252:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:252:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:253:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:253:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 11 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.6 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.7 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.47 seconds; current allocated memory: 733.219 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.66 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.66 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.94 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.94 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.65 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_113_2'(src/spmm_device_fpga.cpp:113:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:113:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.01 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.74 seconds; current allocated memory: 733.707 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.707 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 735.250 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:200) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 736.504 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (src/spmm_device_fpga.cpp:113) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:249)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:249 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:242:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
Command           transform done; 0.28 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 760.863 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_174_2' (src/spmm_device_fpga.cpp:174:31) in function 'pu_kernel.3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_174_2' (src/spmm_device_fpga.cpp:174:31) in function 'pu_kernel.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_174_2' (src/spmm_device_fpga.cpp:174:31) in function 'pu_kernel.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_174_2' (src/spmm_device_fpga.cpp:174:31) in function 'pu_kernel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110:28) in function 'dfm' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:169:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:186:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:191:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:169:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:186:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:191:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:169:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:186:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:191:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:169:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:186:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:191:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:131:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:115:17)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.59 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.004 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.24 sec.
Command       elaborate done; 10.45 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_167_1' to 'pu_kernel_1_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_189_4' to 'pu_kernel_1_Pipeline_VITIS_LOOP_189_4'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_184_3' to 'pu_kernel_1_Pipeline_VITIS_LOOP_184_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_167_1' to 'pu_kernel_2_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_189_4' to 'pu_kernel_2_Pipeline_VITIS_LOOP_189_4'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_184_3' to 'pu_kernel_2_Pipeline_VITIS_LOOP_184_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_167_1' to 'pu_kernel_3_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_189_4' to 'pu_kernel_3_Pipeline_VITIS_LOOP_189_4'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_184_3' to 'pu_kernel_3_Pipeline_VITIS_LOOP_184_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model dataflow_in_loop_row_loop 
Execute         preproc_iomode -model pu_kernel.3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.2 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.1 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_184_3 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_189_4 
Execute         preproc_iomode -model pu_comp 
Execute         preproc_iomode -model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_167_1 
Execute         preproc_iomode -model dfm 
Execute         preproc_iomode -model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         preproc_iomode -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model set_tile_broadcast 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_VITIS_LOOP_167_1 pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_189_4 pu_kernel_Pipeline_VITIS_LOOP_184_3 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_VITIS_LOOP_167_1 pu_kernel.1_Pipeline_VITIS_LOOP_189_4 pu_kernel.1_Pipeline_VITIS_LOOP_184_3 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_VITIS_LOOP_167_1 pu_kernel.2_Pipeline_VITIS_LOOP_189_4 pu_kernel.2_Pipeline_VITIS_LOOP_184_3 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_VITIS_LOOP_167_1 pu_kernel.3_Pipeline_VITIS_LOOP_189_4 pu_kernel.3_Pipeline_VITIS_LOOP_184_3 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         apply_spec_resource_limit set_tile_broadcast 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : dfm_Pipeline_VITIS_LOOP_113_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         apply_spec_resource_limit dfm_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Configuring Module : dfm ...
Execute         set_default_model dfm 
Execute         apply_spec_resource_limit dfm 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_167_1 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_167_1 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_167_1 
INFO-FLOW: Configuring Module : pu_comp_Pipeline_VITIS_LOOP_129_1 ...
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         apply_spec_resource_limit pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO-FLOW: Configuring Module : pu_comp ...
Execute         set_default_model pu_comp 
Execute         apply_spec_resource_limit pu_comp 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_189_4 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_189_4 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_189_4 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_184_3 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_184_3 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_184_3 
INFO-FLOW: Configuring Module : pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         apply_spec_resource_limit pu_kernel 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_167_1 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_167_1 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_189_4 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_189_4 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_184_3 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_184_3 
INFO-FLOW: Configuring Module : pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         apply_spec_resource_limit pu_kernel.1 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_167_1 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_167_1 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_189_4 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_189_4 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_184_3 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_184_3 
INFO-FLOW: Configuring Module : pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         apply_spec_resource_limit pu_kernel.2 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_167_1 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_167_1 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_189_4 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_189_4 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_184_3 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_184_3 
INFO-FLOW: Configuring Module : pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         apply_spec_resource_limit pu_kernel.3 
INFO-FLOW: Configuring Module : dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         apply_spec_resource_limit dataflow_in_loop_row_loop 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_VITIS_LOOP_167_1 pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_189_4 pu_kernel_Pipeline_VITIS_LOOP_184_3 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_VITIS_LOOP_167_1 pu_kernel.1_Pipeline_VITIS_LOOP_189_4 pu_kernel.1_Pipeline_VITIS_LOOP_184_3 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_VITIS_LOOP_167_1 pu_kernel.2_Pipeline_VITIS_LOOP_189_4 pu_kernel.2_Pipeline_VITIS_LOOP_184_3 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_VITIS_LOOP_167_1 pu_kernel.3_Pipeline_VITIS_LOOP_189_4 pu_kernel.3_Pipeline_VITIS_LOOP_184_3 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         cdfg_preprocess -model set_tile_broadcast 
Execute         rtl_gen_preprocess set_tile_broadcast 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: dfm_Pipeline_VITIS_LOOP_113_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         cdfg_preprocess -model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Preprocessing Module: dfm ...
Execute         set_default_model dfm 
Execute         cdfg_preprocess -model dfm 
Execute         rtl_gen_preprocess dfm 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_167_1 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_167_1 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_167_1 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_167_1 
INFO-FLOW: Preprocessing Module: pu_comp_Pipeline_VITIS_LOOP_129_1 ...
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         cdfg_preprocess -model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         rtl_gen_preprocess pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO-FLOW: Preprocessing Module: pu_comp ...
Execute         set_default_model pu_comp 
Execute         cdfg_preprocess -model pu_comp 
Execute         rtl_gen_preprocess pu_comp 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_189_4 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_189_4 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_189_4 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_189_4 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_184_3 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_184_3 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_184_3 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_184_3 
INFO-FLOW: Preprocessing Module: pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         cdfg_preprocess -model pu_kernel 
Execute         rtl_gen_preprocess pu_kernel 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_167_1 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_167_1 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_189_4 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_189_4 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_184_3 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_184_3 
INFO-FLOW: Preprocessing Module: pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         cdfg_preprocess -model pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.1 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_167_1 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_167_1 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_189_4 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_189_4 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_184_3 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_184_3 
INFO-FLOW: Preprocessing Module: pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         cdfg_preprocess -model pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.2 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_167_1 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_167_1 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_189_4 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_189_4 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_184_3 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_184_3 
INFO-FLOW: Preprocessing Module: pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         cdfg_preprocess -model pu_kernel.3 
Execute         rtl_gen_preprocess pu_kernel.3 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         cdfg_preprocess -model dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_VITIS_LOOP_167_1 pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_189_4 pu_kernel_Pipeline_VITIS_LOOP_184_3 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_VITIS_LOOP_167_1 pu_kernel.1_Pipeline_VITIS_LOOP_189_4 pu_kernel.1_Pipeline_VITIS_LOOP_184_3 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_VITIS_LOOP_167_1 pu_kernel.2_Pipeline_VITIS_LOOP_189_4 pu_kernel.2_Pipeline_VITIS_LOOP_184_3 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_VITIS_LOOP_167_1 pu_kernel.3_Pipeline_VITIS_LOOP_189_4 pu_kernel.3_Pipeline_VITIS_LOOP_184_3 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         schedule -model set_tile_broadcast_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.005 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_init_seen.
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         bind -model set_tile_broadcast_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.005 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast 
Execute         schedule -model set_tile_broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast.
Execute         set_default_model set_tile_broadcast 
Execute         bind -model set_tile_broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         schedule -model dfm_Pipeline_VITIS_LOOP_113_2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_113_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.sched.adb -f 
INFO-FLOW: Finish scheduling dfm_Pipeline_VITIS_LOOP_113_2.
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         bind -model dfm_Pipeline_VITIS_LOOP_113_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.bind.adb -f 
INFO-FLOW: Finish binding dfm_Pipeline_VITIS_LOOP_113_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm 
Execute         schedule -model dfm 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_110_1': contains subfunction 'dfm_Pipeline_VITIS_LOOP_113_2' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.sched.adb -f 
INFO-FLOW: Finish scheduling dfm.
Execute         set_default_model dfm 
Execute         bind -model dfm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.bind.adb -f 
INFO-FLOW: Finish binding dfm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_167_1 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_167_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_167_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_167_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_167_1.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_167_1 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_167_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_167_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_167_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_167_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         schedule -model pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_129_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_comp_Pipeline_VITIS_LOOP_129_1.
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         bind -model pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.bind.adb -f 
INFO-FLOW: Finish binding pu_comp_Pipeline_VITIS_LOOP_129_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_comp 
Execute         schedule -model pu_comp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.009 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.sched.adb -f 
INFO-FLOW: Finish scheduling pu_comp.
Execute         set_default_model pu_comp 
Execute         bind -model pu_comp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.009 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.bind.adb -f 
INFO-FLOW: Finish binding pu_comp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_189_4 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_189_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.009 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_189_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_189_4.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_189_4.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_189_4 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_189_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.009 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_189_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_189_4.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_189_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_184_3 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_184_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.009 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_184_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_184_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_184_3.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_184_3 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_184_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.009 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_184_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_184_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_184_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel 
Execute         schedule -model pu_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.
Execute         set_default_model pu_kernel 
Execute         bind -model pu_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_167_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_167_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_167_1.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_167_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_167_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_167_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_189_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_189_4.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_189_4.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_189_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_189_4.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_189_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_184_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_184_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_184_3.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_184_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_184_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_184_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1 
Execute         schedule -model pu_kernel.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1.
Execute         set_default_model pu_kernel.1 
Execute         bind -model pu_kernel.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_167_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_167_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_167_1.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_167_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_167_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_167_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_189_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_189_4.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_189_4.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_189_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_189_4.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_189_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_184_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_184_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_184_3.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_184_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_184_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_184_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2 
Execute         schedule -model pu_kernel.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2.
Execute         set_default_model pu_kernel.2 
Execute         bind -model pu_kernel.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_167_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_167_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_167_1.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_167_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_167_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_167_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_189_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_189_4.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_189_4.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_189_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_189_4.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_189_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_184_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_184_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_184_3.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_184_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_184_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_184_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3 
Execute         schedule -model pu_kernel.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3.
Execute         set_default_model pu_kernel.3 
Execute         bind -model pu_kernel.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         schedule -model dataflow_in_loop_row_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_row_loop.
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         bind -model dataflow_in_loop_row_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.02 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_row_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.02 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_113_2 
Execute         rtl_gen_preprocess dfm 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_167_1 
Execute         rtl_gen_preprocess pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         rtl_gen_preprocess pu_comp 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_189_4 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_184_3 
Execute         rtl_gen_preprocess pu_kernel 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_167_1 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_189_4 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_184_3 
Execute         rtl_gen_preprocess pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_167_1 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_189_4 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_184_3 
Execute         rtl_gen_preprocess pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_167_1 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_189_4 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_184_3 
Execute         rtl_gen_preprocess pu_kernel.3 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_VITIS_LOOP_167_1 pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_189_4 pu_kernel_Pipeline_VITIS_LOOP_184_3 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_VITIS_LOOP_167_1 pu_kernel.1_Pipeline_VITIS_LOOP_189_4 pu_kernel.1_Pipeline_VITIS_LOOP_184_3 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_VITIS_LOOP_167_1 pu_kernel.2_Pipeline_VITIS_LOOP_189_4 pu_kernel.2_Pipeline_VITIS_LOOP_184_3 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_VITIS_LOOP_167_1 pu_kernel.3_Pipeline_VITIS_LOOP_189_4 pu_kernel.3_Pipeline_VITIS_LOOP_184_3 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.016 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.018 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.022 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast 
Execute         syn_report -csynth -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model set_tile_broadcast -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.adb 
Execute         db_write -model set_tile_broadcast -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.023 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm_Pipeline_VITIS_LOOP_113_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_113_2' pipeline 'VITIS_LOOP_113_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_113_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.024 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm_Pipeline_VITIS_LOOP_113_2 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm_Pipeline_VITIS_LOOP_113_2 
Execute         syn_report -csynth -model dfm_Pipeline_VITIS_LOOP_113_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_113_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm_Pipeline_VITIS_LOOP_113_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_113_2_csynth.xml 
Execute         syn_report -verbosereport -model dfm_Pipeline_VITIS_LOOP_113_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_113_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.adb 
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_113_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm_Pipeline_VITIS_LOOP_113_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.025 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm 
Execute         gen_rtl dfm -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm 
Execute         syn_report -csynth -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.xml 
Execute         syn_report -verbosereport -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.adb 
Execute         db_write -model dfm -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_167_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_167_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.026 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_167_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_167_1 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_167_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_167_1 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_167_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_167_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_167_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_167_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_167_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_167_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_167_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_167_1.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_167_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_167_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_167_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_comp_Pipeline_VITIS_LOOP_129_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp_Pipeline_VITIS_LOOP_129_1' pipeline 'VITIS_LOOP_129_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp_Pipeline_VITIS_LOOP_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.027 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_comp_Pipeline_VITIS_LOOP_129_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         gen_rtl pu_comp_Pipeline_VITIS_LOOP_129_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         syn_report -csynth -model pu_comp_Pipeline_VITIS_LOOP_129_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_Pipeline_VITIS_LOOP_129_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_comp_Pipeline_VITIS_LOOP_129_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_Pipeline_VITIS_LOOP_129_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_comp_Pipeline_VITIS_LOOP_129_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_comp_Pipeline_VITIS_LOOP_129_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.adb 
Execute         db_write -model pu_comp_Pipeline_VITIS_LOOP_129_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_comp_Pipeline_VITIS_LOOP_129_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_comp -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.027 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_comp -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_comp 
Execute         gen_rtl pu_comp -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_comp 
Execute         syn_report -csynth -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.xml 
Execute         syn_report -verbosereport -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_comp -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.adb 
Execute         db_write -model pu_comp -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_comp -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_189_4 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.028 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_189_4 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_189_4 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_189_4 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_189_4 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_189_4 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_189_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_189_4 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_189_4_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_189_4 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_189_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_189_4 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_189_4.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_189_4 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_189_4 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_189_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_184_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_184_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.029 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_184_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_184_3 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_184_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_184_3 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_184_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_184_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_184_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_184_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_184_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_184_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_184_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_184_3.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_184_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_184_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_184_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.031 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel 
Execute         syn_report -csynth -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -model pu_kernel -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.adb 
Execute         db_write -model pu_kernel -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.033 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_167_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.034 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_167_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_167_1 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_167_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_167_1 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_167_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_167_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_167_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_167_1.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_167_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_167_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_167_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.034 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_189_4 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_189_4 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_189_4 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_189_4 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_189_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_189_4_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_189_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_189_4.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_189_4 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_189_4 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_189_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_184_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_184_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_184_3 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_184_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_184_3 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_184_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_184_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_184_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_184_3.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_184_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_184_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_184_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.037 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1 
Execute         syn_report -csynth -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel.1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.adb 
Execute         db_write -model pu_kernel.1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.040 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_167_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.040 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_167_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_167_1 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_167_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_167_1 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_167_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_167_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_167_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_167_1.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_167_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_167_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_167_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.041 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_189_4 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_189_4 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_189_4 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_189_4 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_189_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_189_4_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_189_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_189_4.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_189_4 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_189_4 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_189_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_184_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_184_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_184_3 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_184_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_184_3 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_184_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_184_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_184_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_184_3.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_184_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_184_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_184_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.044 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2 
Execute         syn_report -csynth -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel.2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.adb 
Execute         db_write -model pu_kernel.2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.046 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_167_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.047 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_167_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_167_1 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_167_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_167_1 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_167_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_167_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_167_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_167_1.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_167_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_167_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_167_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.047 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_189_4 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_189_4 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_189_4 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_189_4 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_189_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_189_4_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_189_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_189_4.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_189_4 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_189_4 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_189_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_184_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.048 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_184_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_184_3 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_184_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_184_3 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_184_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_184_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_184_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_184_3.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_184_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_184_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_184_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.050 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3 
Execute         syn_report -csynth -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel.3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.adb 
Execute         db_write -model pu_kernel.3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dataflow_in_loop_row_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.66 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.055 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dataflow_in_loop_row_loop 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dataflow_in_loop_row_loop 
Execute         syn_report -csynth -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.xml 
Execute         syn_report -verbosereport -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.05 sec.
Execute         db_write -model dataflow_in_loop_row_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.adb 
Execute         db_write -model dataflow_in_loop_row_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dataflow_in_loop_row_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 1.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 1.059 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.05 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.82 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_VITIS_LOOP_167_1 pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_189_4 pu_kernel_Pipeline_VITIS_LOOP_184_3 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_VITIS_LOOP_167_1 pu_kernel.1_Pipeline_VITIS_LOOP_189_4 pu_kernel.1_Pipeline_VITIS_LOOP_184_3 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_VITIS_LOOP_167_1 pu_kernel.2_Pipeline_VITIS_LOOP_189_4 pu_kernel.2_Pipeline_VITIS_LOOP_184_3 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_VITIS_LOOP_167_1 pu_kernel.3_Pipeline_VITIS_LOOP_189_4 pu_kernel.3_Pipeline_VITIS_LOOP_184_3 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm_Pipeline_VITIS_LOOP_113_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_32s_30ns_32_2_1.
INFO-FLOW: Append model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_167_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_167_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_comp_Pipeline_VITIS_LOOP_129_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_comp] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_mul_16s_16s_16_4_1.
INFO-FLOW: Append model spmm_hls_mul_mul_16s_16s_16_4_1
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_189_4] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_184_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_184_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_167_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_167_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_189_4] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_184_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_184_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_167_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_167_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_189_4] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_184_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_184_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_167_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_167_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_189_4] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_184_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_184_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dataflow_in_loop_row_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_gmem3_m_axi.
INFO-FLOW: Append model spmm_hls_gmem3_m_axi
INFO-FLOW: Found component spmm_hls_gmem4_m_axi.
INFO-FLOW: Append model spmm_hls_gmem4_m_axi
INFO-FLOW: Found component spmm_hls_gmem5_m_axi.
INFO-FLOW: Append model spmm_hls_gmem5_m_axi
INFO-FLOW: Found component spmm_hls_gmem6_m_axi.
INFO-FLOW: Append model spmm_hls_gmem6_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: Append model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile_broadcast
INFO-FLOW: Append model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model dfm_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: Append model dfm
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_167_1
INFO-FLOW: Append model pu_comp_Pipeline_VITIS_LOOP_129_1
INFO-FLOW: Append model pu_comp
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_189_4
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_184_3
INFO-FLOW: Append model pu_kernel
INFO-FLOW: Append model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_167_1
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_189_4
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_184_3
INFO-FLOW: Append model pu_kernel_1
INFO-FLOW: Append model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_167_1
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_189_4
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_184_3
INFO-FLOW: Append model pu_kernel_2
INFO-FLOW: Append model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_167_1
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_189_4
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_184_3
INFO-FLOW: Append model pu_kernel_3
INFO-FLOW: Append model dataflow_in_loop_row_loop
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_32s_30ns_32_2_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_mul_16s_16s_16_4_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_gmem3_m_axi spmm_hls_gmem4_m_axi spmm_hls_gmem5_m_axi spmm_hls_gmem6_m_axi spmm_hls_control_s_axi set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_VITIS_LOOP_167_1 pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_189_4 pu_kernel_Pipeline_VITIS_LOOP_184_3 pu_kernel pu_kernel_1_Pipeline_pu_save_stream_into_pu pu_kernel_1_Pipeline_VITIS_LOOP_167_1 pu_kernel_1_Pipeline_VITIS_LOOP_189_4 pu_kernel_1_Pipeline_VITIS_LOOP_184_3 pu_kernel_1 pu_kernel_2_Pipeline_pu_save_stream_into_pu pu_kernel_2_Pipeline_VITIS_LOOP_167_1 pu_kernel_2_Pipeline_VITIS_LOOP_189_4 pu_kernel_2_Pipeline_VITIS_LOOP_184_3 pu_kernel_2 pu_kernel_3_Pipeline_pu_save_stream_into_pu pu_kernel_3_Pipeline_VITIS_LOOP_167_1 pu_kernel_3_Pipeline_VITIS_LOOP_189_4 pu_kernel_3_Pipeline_VITIS_LOOP_184_3 pu_kernel_3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_mul_16s_16s_16_4_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem3_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem4_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem5_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem6_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile_broadcast
INFO-FLOW: To file: write model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model dfm_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: To file: write model dfm
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_167_1
INFO-FLOW: To file: write model pu_comp_Pipeline_VITIS_LOOP_129_1
INFO-FLOW: To file: write model pu_comp
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_189_4
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_184_3
INFO-FLOW: To file: write model pu_kernel
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_167_1
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_189_4
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_184_3
INFO-FLOW: To file: write model pu_kernel_1
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_167_1
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_189_4
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_184_3
INFO-FLOW: To file: write model pu_kernel_2
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_167_1
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_189_4
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_184_3
INFO-FLOW: To file: write model pu_kernel_3
INFO-FLOW: To file: write model dataflow_in_loop_row_loop
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_mul_16s_16s_16_4_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_113_2
dfm
pu_kernel_Pipeline_VITIS_LOOP_167_1
pu_comp_Pipeline_VITIS_LOOP_129_1
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_189_4
pu_kernel_Pipeline_VITIS_LOOP_184_3
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_VITIS_LOOP_167_1
pu_kernel_1_Pipeline_VITIS_LOOP_189_4
pu_kernel_1_Pipeline_VITIS_LOOP_184_3
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_VITIS_LOOP_167_1
pu_kernel_2_Pipeline_VITIS_LOOP_189_4
pu_kernel_2_Pipeline_VITIS_LOOP_184_3
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_VITIS_LOOP_167_1
pu_kernel_3_Pipeline_VITIS_LOOP_189_4
pu_kernel_3_Pipeline_VITIS_LOOP_184_3
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_167_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_184_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_167_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_184_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_167_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_184_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_167_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_189_4.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_184_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 1.063 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_mul_16s_16s_16_4_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_113_2
dfm
pu_kernel_Pipeline_VITIS_LOOP_167_1
pu_comp_Pipeline_VITIS_LOOP_129_1
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_189_4
pu_kernel_Pipeline_VITIS_LOOP_184_3
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_VITIS_LOOP_167_1
pu_kernel_1_Pipeline_VITIS_LOOP_189_4
pu_kernel_1_Pipeline_VITIS_LOOP_184_3
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_VITIS_LOOP_167_1
pu_kernel_2_Pipeline_VITIS_LOOP_189_4
pu_kernel_2_Pipeline_VITIS_LOOP_184_3
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_VITIS_LOOP_167_1
pu_kernel_3_Pipeline_VITIS_LOOP_189_4
pu_kernel_3_Pipeline_VITIS_LOOP_184_3
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_167_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_189_4.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_184_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_167_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_189_4.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_184_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_167_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_189_4.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_184_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_167_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_189_4.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_184_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem6_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem6 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls dataflow_in_loop_row_loop grp_dataflow_in_loop_row_loop_fu_178 set_tile_broadcast set_tile_broadcast_U0 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_copy_tile_loop grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 pu_kernel pu_kernel_U0 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_Pipeline_VITIS_LOOP_167_1 grp_pu_kernel_Pipeline_VITIS_LOOP_167_1_fu_359 dfm {grp_dfm_fu_364 grp_dfm_fu_364 grp_dfm_fu_364 grp_dfm_fu_364} dfm_Pipeline_VITIS_LOOP_113_2 {grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126} pu_comp {grp_pu_comp_fu_376 grp_pu_comp_fu_376 grp_pu_comp_fu_376 grp_pu_comp_fu_376} pu_comp_Pipeline_VITIS_LOOP_129_1 {grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44} pu_kernel_Pipeline_VITIS_LOOP_189_4 grp_pu_kernel_Pipeline_VITIS_LOOP_189_4_fu_386 pu_kernel_Pipeline_VITIS_LOOP_184_3 grp_pu_kernel_Pipeline_VITIS_LOOP_184_3_fu_393 pu_kernel_1 pu_kernel_1_U0 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_1_Pipeline_VITIS_LOOP_167_1 grp_pu_kernel_1_Pipeline_VITIS_LOOP_167_1_fu_359 pu_kernel_1_Pipeline_VITIS_LOOP_189_4 grp_pu_kernel_1_Pipeline_VITIS_LOOP_189_4_fu_386 pu_kernel_1_Pipeline_VITIS_LOOP_184_3 grp_pu_kernel_1_Pipeline_VITIS_LOOP_184_3_fu_393 pu_kernel_2 pu_kernel_2_U0 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_2_Pipeline_VITIS_LOOP_167_1 grp_pu_kernel_2_Pipeline_VITIS_LOOP_167_1_fu_359 pu_kernel_2_Pipeline_VITIS_LOOP_189_4 grp_pu_kernel_2_Pipeline_VITIS_LOOP_189_4_fu_386 pu_kernel_2_Pipeline_VITIS_LOOP_184_3 grp_pu_kernel_2_Pipeline_VITIS_LOOP_184_3_fu_393 pu_kernel_3 pu_kernel_3_U0 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_3_Pipeline_VITIS_LOOP_167_1 grp_pu_kernel_3_Pipeline_VITIS_LOOP_167_1_fu_359 pu_kernel_3_Pipeline_VITIS_LOOP_189_4 grp_pu_kernel_3_Pipeline_VITIS_LOOP_189_4_fu_386 pu_kernel_3_Pipeline_VITIS_LOOP_184_3 grp_pu_kernel_3_Pipeline_VITIS_LOOP_184_3_fu_393} INST2MODULE {spmm_hls spmm_hls grp_dataflow_in_loop_row_loop_fu_178 dataflow_in_loop_row_loop set_tile_broadcast_U0 set_tile_broadcast grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 set_tile_broadcast_Pipeline_copy_tile_loop pu_kernel_U0 pu_kernel grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_VITIS_LOOP_167_1_fu_359 pu_kernel_Pipeline_VITIS_LOOP_167_1 grp_dfm_fu_364 dfm grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 dfm_Pipeline_VITIS_LOOP_113_2 grp_pu_comp_fu_376 pu_comp grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 pu_comp_Pipeline_VITIS_LOOP_129_1 grp_pu_kernel_Pipeline_VITIS_LOOP_189_4_fu_386 pu_kernel_Pipeline_VITIS_LOOP_189_4 grp_pu_kernel_Pipeline_VITIS_LOOP_184_3_fu_393 pu_kernel_Pipeline_VITIS_LOOP_184_3 pu_kernel_1_U0 pu_kernel_1 grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_VITIS_LOOP_167_1_fu_359 pu_kernel_1_Pipeline_VITIS_LOOP_167_1 grp_pu_kernel_1_Pipeline_VITIS_LOOP_189_4_fu_386 pu_kernel_1_Pipeline_VITIS_LOOP_189_4 grp_pu_kernel_1_Pipeline_VITIS_LOOP_184_3_fu_393 pu_kernel_1_Pipeline_VITIS_LOOP_184_3 pu_kernel_2_U0 pu_kernel_2 grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_VITIS_LOOP_167_1_fu_359 pu_kernel_2_Pipeline_VITIS_LOOP_167_1 grp_pu_kernel_2_Pipeline_VITIS_LOOP_189_4_fu_386 pu_kernel_2_Pipeline_VITIS_LOOP_189_4 grp_pu_kernel_2_Pipeline_VITIS_LOOP_184_3_fu_393 pu_kernel_2_Pipeline_VITIS_LOOP_184_3 pu_kernel_3_U0 pu_kernel_3 grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_VITIS_LOOP_167_1_fu_359 pu_kernel_3_Pipeline_VITIS_LOOP_167_1 grp_pu_kernel_3_Pipeline_VITIS_LOOP_189_4_fu_386 pu_kernel_3_Pipeline_VITIS_LOOP_189_4 grp_pu_kernel_3_Pipeline_VITIS_LOOP_184_3_fu_393 pu_kernel_3_Pipeline_VITIS_LOOP_184_3} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_dataflow_in_loop_row_loop_fu_178} grp_dataflow_in_loop_row_loop_fu_178 {DEPTH 2 CHILDREN {set_tile_broadcast_U0 pu_kernel_U0 pu_kernel_1_U0 pu_kernel_2_U0 pu_kernel_3_U0}} set_tile_broadcast_U0 {DEPTH 3 CHILDREN {grp_set_tile_broadcast_Pipeline_init_seen_fu_263 grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271}} grp_set_tile_broadcast_Pipeline_init_seen_fu_263 {DEPTH 4 CHILDREN {}} grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 {DEPTH 4 CHILDREN {}} pu_kernel_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_Pipeline_VITIS_LOOP_167_1_fu_359 grp_dfm_fu_364 grp_pu_comp_fu_376 grp_pu_kernel_Pipeline_VITIS_LOOP_189_4_fu_386 grp_pu_kernel_Pipeline_VITIS_LOOP_184_3_fu_393}} grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_167_1_fu_359 {DEPTH 4 CHILDREN {}} grp_dfm_fu_364 {DEPTH 4 CHILDREN grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126} grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 {DEPTH 5 CHILDREN {}} grp_pu_comp_fu_376 {DEPTH 4 CHILDREN grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44} grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 {DEPTH 5 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_189_4_fu_386 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_184_3_fu_393 {DEPTH 4 CHILDREN {}} pu_kernel_1_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_1_Pipeline_VITIS_LOOP_167_1_fu_359 grp_dfm_fu_364 grp_pu_comp_fu_376 grp_pu_kernel_1_Pipeline_VITIS_LOOP_189_4_fu_386 grp_pu_kernel_1_Pipeline_VITIS_LOOP_184_3_fu_393}} grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_167_1_fu_359 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_189_4_fu_386 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_184_3_fu_393 {DEPTH 4 CHILDREN {}} pu_kernel_2_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_2_Pipeline_VITIS_LOOP_167_1_fu_359 grp_dfm_fu_364 grp_pu_comp_fu_376 grp_pu_kernel_2_Pipeline_VITIS_LOOP_189_4_fu_386 grp_pu_kernel_2_Pipeline_VITIS_LOOP_184_3_fu_393}} grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_167_1_fu_359 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_189_4_fu_386 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_184_3_fu_393 {DEPTH 4 CHILDREN {}} pu_kernel_3_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_3_Pipeline_VITIS_LOOP_167_1_fu_359 grp_dfm_fu_364 grp_pu_comp_fu_376 grp_pu_kernel_3_Pipeline_VITIS_LOOP_189_4_fu_386 grp_pu_kernel_3_Pipeline_VITIS_LOOP_184_3_fu_393}} grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_167_1_fu_359 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_189_4_fu_386 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_184_3_fu_393 {DEPTH 4 CHILDREN {}}} MODULEDATA {set_tile_broadcast_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_308_p2 SOURCE src/spmm_device_fpga.cpp:57 VARIABLE add_ln57 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_322_p2 SOURCE src/spmm_device_fpga.cpp:59 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_346_p2 SOURCE src/spmm_device_fpga.cpp:62 VARIABLE add_ln62 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_372_p2 SOURCE src/spmm_device_fpga.cpp:63 VARIABLE add_ln63 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_634_p2 SOURCE src/spmm_device_fpga.cpp:84 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_value_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_y_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_ref_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm_Pipeline_VITIS_LOOP_113_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_128_p2 SOURCE src/spmm_device_fpga.cpp:115 VARIABLE add_ln115 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_160_p2 SOURCE src/spmm_device_fpga.cpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U41 SOURCE src/spmm_device_fpga.cpp:110 VARIABLE mul LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_203_p2 SOURCE src/spmm_device_fpga.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_178_p2 SOURCE src/spmm_device_fpga.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_167_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_60_p2 SOURCE src/spmm_device_fpga.cpp:167 VARIABLE add_ln167 LOOP VITIS_LOOP_167_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_comp_Pipeline_VITIS_LOOP_129_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_108_p2 SOURCE src/spmm_device_fpga.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_129_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:131 VARIABLE add_ln131 LOOP VITIS_LOOP_129_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U50 SOURCE src/spmm_device_fpga.cpp:131 VARIABLE mul1 LOOP VITIS_LOOP_129_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_comp {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U57 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_189_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_184_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U67 SOURCE src/spmm_device_fpga.cpp:186 VARIABLE add_i LOOP VITIS_LOOP_184_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U68 SOURCE src/spmm_device_fpga.cpp:186 VARIABLE add4_i LOOP VITIS_LOOP_184_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_559_p2 SOURCE src/spmm_device_fpga.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_174_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} pu_kernel_1_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_167_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_60_p2 SOURCE src/spmm_device_fpga.cpp:167 VARIABLE add_ln167 LOOP VITIS_LOOP_167_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_189_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_184_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE src/spmm_device_fpga.cpp:186 VARIABLE add_i LOOP VITIS_LOOP_184_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE src/spmm_device_fpga.cpp:186 VARIABLE add3_i LOOP VITIS_LOOP_184_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_1 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_559_p2 SOURCE src/spmm_device_fpga.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_174_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} pu_kernel_2_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_167_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_60_p2 SOURCE src/spmm_device_fpga.cpp:167 VARIABLE add_ln167 LOOP VITIS_LOOP_167_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_189_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_184_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U118 SOURCE src/spmm_device_fpga.cpp:186 VARIABLE add_i LOOP VITIS_LOOP_184_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U119 SOURCE src/spmm_device_fpga.cpp:186 VARIABLE add2_i LOOP VITIS_LOOP_184_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_2 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_559_p2 SOURCE src/spmm_device_fpga.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_174_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} pu_kernel_3_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_167_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_60_p2 SOURCE src/spmm_device_fpga.cpp:167 VARIABLE add_ln167 LOOP VITIS_LOOP_167_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_189_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_184_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U141 SOURCE src/spmm_device_fpga.cpp:186 VARIABLE add_i LOOP VITIS_LOOP_184_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U142 SOURCE src/spmm_device_fpga.cpp:186 VARIABLE add1_i LOOP VITIS_LOOP_184_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_3 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_559_p2 SOURCE src/spmm_device_fpga.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_174_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} dataflow_in_loop_row_loop {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_01_U SOURCE {} VARIABLE s_01 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_12_U SOURCE {} VARIABLE s_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_23_U SOURCE {} VARIABLE s_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_34_U SOURCE {} VARIABLE s_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 44 BRAM 256 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_216_p2 SOURCE src/spmm_device_fpga.cpp:247 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 44 BRAM 256 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.96 seconds; current allocated memory: 1.079 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 23.95 sec.
Command     csynth_design done; 34.45 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32.26 seconds. CPU system time: 2.12 seconds. Elapsed time: 34.45 seconds; current allocated memory: 372.121 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Mon Sep 01 19:26:24 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.73 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.85 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.94 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.49 sec.
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.45 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.63 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.46 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.81 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.91 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:248:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:250:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:252:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:252:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:253:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:253:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:254:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:254:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 11 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.51 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.56 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.28 seconds; current allocated memory: 736.164 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.58 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.58 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.96 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.96 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.67 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:242:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:242:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:242:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:242:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:242:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_113_2'(src/spmm_device_fpga.cpp:113:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:113:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.03 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.7 seconds; current allocated memory: 736.637 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.637 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 738.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:201) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 739.434 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (src/spmm_device_fpga.cpp:113) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:250)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:250 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:243:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
Command           transform done; 0.28 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 763.789 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110:28) in function 'dfm' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:187:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:187:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:187:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:187:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:131:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:115:17)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.57 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.007 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.2 sec.
Command       elaborate done; 10.18 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_init_au' to 'pu_kernel_1_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_190_3' to 'pu_kernel_1_Pipeline_VITIS_LOOP_190_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_185_2' to 'pu_kernel_1_Pipeline_VITIS_LOOP_185_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_init_au' to 'pu_kernel_2_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_190_3' to 'pu_kernel_2_Pipeline_VITIS_LOOP_190_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_185_2' to 'pu_kernel_2_Pipeline_VITIS_LOOP_185_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_init_au' to 'pu_kernel_3_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_190_3' to 'pu_kernel_3_Pipeline_VITIS_LOOP_190_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_185_2' to 'pu_kernel_3_Pipeline_VITIS_LOOP_185_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model dataflow_in_loop_row_loop 
Execute         preproc_iomode -model pu_kernel.3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.2 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.1 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_185_2 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_190_3 
Execute         preproc_iomode -model pu_comp 
Execute         preproc_iomode -model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         preproc_iomode -model pu_kernel_Pipeline_init_au 
Execute         preproc_iomode -model dfm 
Execute         preproc_iomode -model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         preproc_iomode -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model set_tile_broadcast 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_190_3 pu_kernel_Pipeline_VITIS_LOOP_185_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_190_3 pu_kernel.1_Pipeline_VITIS_LOOP_185_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_190_3 pu_kernel.2_Pipeline_VITIS_LOOP_185_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_190_3 pu_kernel.3_Pipeline_VITIS_LOOP_185_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         apply_spec_resource_limit set_tile_broadcast 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : dfm_Pipeline_VITIS_LOOP_113_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         apply_spec_resource_limit dfm_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Configuring Module : dfm ...
Execute         set_default_model dfm 
Execute         apply_spec_resource_limit dfm 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_init_au ...
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_comp_Pipeline_VITIS_LOOP_129_1 ...
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         apply_spec_resource_limit pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO-FLOW: Configuring Module : pu_comp ...
Execute         set_default_model pu_comp 
Execute         apply_spec_resource_limit pu_comp 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_190_3 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_190_3 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_190_3 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_185_2 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_185_2 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_185_2 
INFO-FLOW: Configuring Module : pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         apply_spec_resource_limit pu_kernel 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_init_au ...
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_190_3 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_190_3 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_185_2 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_185_2 
INFO-FLOW: Configuring Module : pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         apply_spec_resource_limit pu_kernel.1 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_init_au ...
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_190_3 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_190_3 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_185_2 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_185_2 
INFO-FLOW: Configuring Module : pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         apply_spec_resource_limit pu_kernel.2 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_init_au ...
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_190_3 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_190_3 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_185_2 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_185_2 
INFO-FLOW: Configuring Module : pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         apply_spec_resource_limit pu_kernel.3 
INFO-FLOW: Configuring Module : dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         apply_spec_resource_limit dataflow_in_loop_row_loop 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_190_3 pu_kernel_Pipeline_VITIS_LOOP_185_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_190_3 pu_kernel.1_Pipeline_VITIS_LOOP_185_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_190_3 pu_kernel.2_Pipeline_VITIS_LOOP_185_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_190_3 pu_kernel.3_Pipeline_VITIS_LOOP_185_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         cdfg_preprocess -model set_tile_broadcast 
Execute         rtl_gen_preprocess set_tile_broadcast 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: dfm_Pipeline_VITIS_LOOP_113_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         cdfg_preprocess -model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Preprocessing Module: dfm ...
Execute         set_default_model dfm 
Execute         cdfg_preprocess -model dfm 
Execute         rtl_gen_preprocess dfm 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_init_au ...
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_comp_Pipeline_VITIS_LOOP_129_1 ...
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         cdfg_preprocess -model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         rtl_gen_preprocess pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO-FLOW: Preprocessing Module: pu_comp ...
Execute         set_default_model pu_comp 
Execute         cdfg_preprocess -model pu_comp 
Execute         rtl_gen_preprocess pu_comp 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_190_3 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_190_3 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_190_3 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_190_3 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_185_2 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_185_2 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_185_2 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_185_2 
INFO-FLOW: Preprocessing Module: pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         cdfg_preprocess -model pu_kernel 
Execute         rtl_gen_preprocess pu_kernel 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_init_au ...
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_190_3 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_190_3 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_185_2 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_185_2 
INFO-FLOW: Preprocessing Module: pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         cdfg_preprocess -model pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.1 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_init_au ...
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_190_3 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_190_3 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_185_2 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_185_2 
INFO-FLOW: Preprocessing Module: pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         cdfg_preprocess -model pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.2 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_init_au ...
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_190_3 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_190_3 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_185_2 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_185_2 
INFO-FLOW: Preprocessing Module: pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         cdfg_preprocess -model pu_kernel.3 
Execute         rtl_gen_preprocess pu_kernel.3 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         cdfg_preprocess -model dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_190_3 pu_kernel_Pipeline_VITIS_LOOP_185_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_190_3 pu_kernel.1_Pipeline_VITIS_LOOP_185_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_190_3 pu_kernel.2_Pipeline_VITIS_LOOP_185_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_190_3 pu_kernel.3_Pipeline_VITIS_LOOP_185_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         schedule -model set_tile_broadcast_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_init_seen.
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         bind -model set_tile_broadcast_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast 
Execute         schedule -model set_tile_broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast.
Execute         set_default_model set_tile_broadcast 
Execute         bind -model set_tile_broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         schedule -model dfm_Pipeline_VITIS_LOOP_113_2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_113_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.sched.adb -f 
INFO-FLOW: Finish scheduling dfm_Pipeline_VITIS_LOOP_113_2.
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         bind -model dfm_Pipeline_VITIS_LOOP_113_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.bind.adb -f 
INFO-FLOW: Finish binding dfm_Pipeline_VITIS_LOOP_113_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm 
Execute         schedule -model dfm 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_110_1': contains subfunction 'dfm_Pipeline_VITIS_LOOP_113_2' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.sched.adb -f 
INFO-FLOW: Finish scheduling dfm.
Execute         set_default_model dfm 
Execute         bind -model dfm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.bind.adb -f 
INFO-FLOW: Finish binding dfm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         schedule -model pu_kernel_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_init_au.
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         bind -model pu_kernel_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         schedule -model pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_129_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_comp_Pipeline_VITIS_LOOP_129_1.
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         bind -model pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.bind.adb -f 
INFO-FLOW: Finish binding pu_comp_Pipeline_VITIS_LOOP_129_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_comp 
Execute         schedule -model pu_comp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.sched.adb -f 
INFO-FLOW: Finish scheduling pu_comp.
Execute         set_default_model pu_comp 
Execute         bind -model pu_comp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.bind.adb -f 
INFO-FLOW: Finish binding pu_comp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_190_3 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_190_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_190_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_190_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_190_3.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_190_3 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_190_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_190_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_190_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_190_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_185_2 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_185_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_185_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_185_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_185_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_185_2.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_185_2 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_185_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_185_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_185_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_185_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel 
Execute         schedule -model pu_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.
Execute         set_default_model pu_kernel 
Execute         bind -model pu_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         schedule -model pu_kernel.1_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_init_au.
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         bind -model pu_kernel.1_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_190_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_190_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_190_3.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_190_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_190_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_190_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_185_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_185_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_185_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_185_2.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_185_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_185_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_185_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1 
Execute         schedule -model pu_kernel.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1.
Execute         set_default_model pu_kernel.1 
Execute         bind -model pu_kernel.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         schedule -model pu_kernel.2_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_init_au.
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         bind -model pu_kernel.2_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_190_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_190_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_190_3.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_190_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_190_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_190_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_185_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_185_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_185_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_185_2.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_185_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_185_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_185_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2 
Execute         schedule -model pu_kernel.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2.
Execute         set_default_model pu_kernel.2 
Execute         bind -model pu_kernel.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         schedule -model pu_kernel.3_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_init_au.
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         bind -model pu_kernel.3_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_190_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_190_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_190_3.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_190_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_190_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_190_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_185_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_185_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_185_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_185_2.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_185_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_185_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_185_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3 
Execute         schedule -model pu_kernel.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3.
Execute         set_default_model pu_kernel.3 
Execute         bind -model pu_kernel.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         schedule -model dataflow_in_loop_row_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_row_loop.
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         bind -model dataflow_in_loop_row_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.02 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_row_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.019 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.019 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.03 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_113_2 
Execute         rtl_gen_preprocess dfm 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         rtl_gen_preprocess pu_comp 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_190_3 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_185_2 
Execute         rtl_gen_preprocess pu_kernel 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_190_3 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_185_2 
Execute         rtl_gen_preprocess pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_190_3 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_185_2 
Execute         rtl_gen_preprocess pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_190_3 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_185_2 
Execute         rtl_gen_preprocess pu_kernel.3 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_190_3 pu_kernel_Pipeline_VITIS_LOOP_185_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_190_3 pu_kernel.1_Pipeline_VITIS_LOOP_185_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_190_3 pu_kernel.2_Pipeline_VITIS_LOOP_185_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_190_3 pu_kernel.3_Pipeline_VITIS_LOOP_185_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.019 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.024 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast 
Execute         syn_report -csynth -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -model set_tile_broadcast -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.adb 
Execute         db_write -model set_tile_broadcast -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.026 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm_Pipeline_VITIS_LOOP_113_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_113_2' pipeline 'VITIS_LOOP_113_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_113_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.027 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm_Pipeline_VITIS_LOOP_113_2 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm_Pipeline_VITIS_LOOP_113_2 
Execute         syn_report -csynth -model dfm_Pipeline_VITIS_LOOP_113_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_113_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm_Pipeline_VITIS_LOOP_113_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_113_2_csynth.xml 
Execute         syn_report -verbosereport -model dfm_Pipeline_VITIS_LOOP_113_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_113_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.adb 
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_113_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm_Pipeline_VITIS_LOOP_113_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.028 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm 
Execute         gen_rtl dfm -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm 
Execute         syn_report -csynth -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.xml 
Execute         syn_report -verbosereport -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.adb 
Execute         db_write -model dfm -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.029 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_init_au 
Execute         gen_rtl pu_kernel_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_comp_Pipeline_VITIS_LOOP_129_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp_Pipeline_VITIS_LOOP_129_1' pipeline 'VITIS_LOOP_129_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp_Pipeline_VITIS_LOOP_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.030 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_comp_Pipeline_VITIS_LOOP_129_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         gen_rtl pu_comp_Pipeline_VITIS_LOOP_129_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         syn_report -csynth -model pu_comp_Pipeline_VITIS_LOOP_129_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_Pipeline_VITIS_LOOP_129_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_comp_Pipeline_VITIS_LOOP_129_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_Pipeline_VITIS_LOOP_129_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_comp_Pipeline_VITIS_LOOP_129_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_comp_Pipeline_VITIS_LOOP_129_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.adb 
Execute         db_write -model pu_comp_Pipeline_VITIS_LOOP_129_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_comp_Pipeline_VITIS_LOOP_129_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_comp -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_comp -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_comp 
Execute         gen_rtl pu_comp -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_comp 
Execute         syn_report -csynth -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.xml 
Execute         syn_report -verbosereport -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_comp -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.adb 
Execute         db_write -model pu_comp -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_comp -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_190_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_190_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_190_3' pipeline 'VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_190_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.031 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_190_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_190_3 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_190_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_190_3 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_190_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_190_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_190_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_190_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_190_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_190_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_190_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_190_3.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_190_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_190_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_190_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_185_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_185_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_185_2' pipeline 'VITIS_LOOP_185_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_185_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.032 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_185_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_185_2 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_185_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_185_2 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_185_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_185_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_185_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_185_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_185_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_185_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_185_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_185_2.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_185_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_185_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_185_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.034 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel 
Execute         syn_report -csynth -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -model pu_kernel -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.adb 
Execute         db_write -model pu_kernel -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.036 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.037 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_init_au 
Execute         gen_rtl pu_kernel.1_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.1_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_190_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_190_3' pipeline 'VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_190_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.037 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_190_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_190_3 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_190_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_190_3 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_190_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_190_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_190_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_190_3.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_190_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_190_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_190_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_185_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_185_2' pipeline 'VITIS_LOOP_185_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_185_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.038 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_185_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_185_2 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_185_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_185_2 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_185_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_185_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_185_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_185_2.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_185_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_185_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_185_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.040 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1 
Execute         syn_report -csynth -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel.1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.adb 
Execute         db_write -model pu_kernel.1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.042 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.043 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_init_au 
Execute         gen_rtl pu_kernel.2_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.2_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_190_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_190_3' pipeline 'VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_190_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.044 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_190_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_190_3 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_190_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_190_3 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_190_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_190_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_190_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_190_3.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_190_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_190_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_190_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_185_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_185_2' pipeline 'VITIS_LOOP_185_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_185_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.045 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_185_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_185_2 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_185_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_185_2 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_185_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_185_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_185_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_185_2.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_185_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_185_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_185_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.047 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2 
Execute         syn_report -csynth -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel.2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.adb 
Execute         db_write -model pu_kernel.2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.049 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.050 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_init_au 
Execute         gen_rtl pu_kernel.3_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.3_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_190_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_190_3' pipeline 'VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_190_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.050 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_190_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_190_3 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_190_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_190_3 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_190_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_190_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_190_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_190_3.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_190_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_190_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_190_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_185_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_185_2' pipeline 'VITIS_LOOP_185_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_185_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.051 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_185_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_185_2 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_185_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_185_2 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_185_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_185_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_185_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_185_2.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_185_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_185_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_185_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.053 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3 
Execute         syn_report -csynth -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel.3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.adb 
Execute         db_write -model pu_kernel.3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dataflow_in_loop_row_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.73 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.058 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dataflow_in_loop_row_loop 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dataflow_in_loop_row_loop 
Execute         syn_report -csynth -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.xml 
Execute         syn_report -verbosereport -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.05 sec.
Execute         db_write -model dataflow_in_loop_row_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.adb 
Execute         db_write -model dataflow_in_loop_row_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dataflow_in_loop_row_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 1.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.41 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.53 seconds; current allocated memory: 1.062 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.06 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.83 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_190_3 pu_kernel_Pipeline_VITIS_LOOP_185_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_190_3 pu_kernel.1_Pipeline_VITIS_LOOP_185_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_190_3 pu_kernel.2_Pipeline_VITIS_LOOP_185_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_190_3 pu_kernel.3_Pipeline_VITIS_LOOP_185_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm_Pipeline_VITIS_LOOP_113_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_32s_30ns_32_2_1.
INFO-FLOW: Append model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_comp_Pipeline_VITIS_LOOP_129_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_comp] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_mul_16s_16s_16_4_1.
INFO-FLOW: Append model spmm_hls_mul_mul_16s_16s_16_4_1
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_190_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_190_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_185_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_185_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_190_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_190_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_185_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_185_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_190_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_190_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_185_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_185_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_190_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_190_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_185_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_185_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dataflow_in_loop_row_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_gmem3_m_axi.
INFO-FLOW: Append model spmm_hls_gmem3_m_axi
INFO-FLOW: Found component spmm_hls_gmem4_m_axi.
INFO-FLOW: Append model spmm_hls_gmem4_m_axi
INFO-FLOW: Found component spmm_hls_gmem5_m_axi.
INFO-FLOW: Append model spmm_hls_gmem5_m_axi
INFO-FLOW: Found component spmm_hls_gmem6_m_axi.
INFO-FLOW: Append model spmm_hls_gmem6_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: Append model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile_broadcast
INFO-FLOW: Append model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model dfm_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: Append model dfm
INFO-FLOW: Append model pu_kernel_Pipeline_init_au
INFO-FLOW: Append model pu_comp_Pipeline_VITIS_LOOP_129_1
INFO-FLOW: Append model pu_comp
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_190_3
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_185_2
INFO-FLOW: Append model pu_kernel
INFO-FLOW: Append model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_1_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_190_3
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_185_2
INFO-FLOW: Append model pu_kernel_1
INFO-FLOW: Append model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_2_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_190_3
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_185_2
INFO-FLOW: Append model pu_kernel_2
INFO-FLOW: Append model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_3_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_190_3
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_185_2
INFO-FLOW: Append model pu_kernel_3
INFO-FLOW: Append model dataflow_in_loop_row_loop
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_32s_30ns_32_2_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_mul_16s_16s_16_4_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_gmem3_m_axi spmm_hls_gmem4_m_axi spmm_hls_gmem5_m_axi spmm_hls_gmem6_m_axi spmm_hls_control_s_axi set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_190_3 pu_kernel_Pipeline_VITIS_LOOP_185_2 pu_kernel pu_kernel_1_Pipeline_pu_save_stream_into_pu pu_kernel_1_Pipeline_init_au pu_kernel_1_Pipeline_VITIS_LOOP_190_3 pu_kernel_1_Pipeline_VITIS_LOOP_185_2 pu_kernel_1 pu_kernel_2_Pipeline_pu_save_stream_into_pu pu_kernel_2_Pipeline_init_au pu_kernel_2_Pipeline_VITIS_LOOP_190_3 pu_kernel_2_Pipeline_VITIS_LOOP_185_2 pu_kernel_2 pu_kernel_3_Pipeline_pu_save_stream_into_pu pu_kernel_3_Pipeline_init_au pu_kernel_3_Pipeline_VITIS_LOOP_190_3 pu_kernel_3_Pipeline_VITIS_LOOP_185_2 pu_kernel_3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_mul_16s_16s_16_4_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem3_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem4_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem5_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem6_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile_broadcast
INFO-FLOW: To file: write model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model dfm_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: To file: write model dfm
INFO-FLOW: To file: write model pu_kernel_Pipeline_init_au
INFO-FLOW: To file: write model pu_comp_Pipeline_VITIS_LOOP_129_1
INFO-FLOW: To file: write model pu_comp
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_190_3
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_185_2
INFO-FLOW: To file: write model pu_kernel
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_190_3
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_185_2
INFO-FLOW: To file: write model pu_kernel_1
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_190_3
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_185_2
INFO-FLOW: To file: write model pu_kernel_2
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_190_3
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_185_2
INFO-FLOW: To file: write model pu_kernel_3
INFO-FLOW: To file: write model dataflow_in_loop_row_loop
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_mul_16s_16s_16_4_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_113_2
dfm
pu_kernel_Pipeline_init_au
pu_comp_Pipeline_VITIS_LOOP_129_1
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_190_3
pu_kernel_Pipeline_VITIS_LOOP_185_2
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_init_au
pu_kernel_1_Pipeline_VITIS_LOOP_190_3
pu_kernel_1_Pipeline_VITIS_LOOP_185_2
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_init_au
pu_kernel_2_Pipeline_VITIS_LOOP_190_3
pu_kernel_2_Pipeline_VITIS_LOOP_185_2
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_init_au
pu_kernel_3_Pipeline_VITIS_LOOP_190_3
pu_kernel_3_Pipeline_VITIS_LOOP_185_2
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_190_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_185_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_190_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_185_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_190_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_185_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_190_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_185_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 1.065 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_mul_16s_16s_16_4_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_113_2
dfm
pu_kernel_Pipeline_init_au
pu_comp_Pipeline_VITIS_LOOP_129_1
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_190_3
pu_kernel_Pipeline_VITIS_LOOP_185_2
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_init_au
pu_kernel_1_Pipeline_VITIS_LOOP_190_3
pu_kernel_1_Pipeline_VITIS_LOOP_185_2
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_init_au
pu_kernel_2_Pipeline_VITIS_LOOP_190_3
pu_kernel_2_Pipeline_VITIS_LOOP_185_2
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_init_au
pu_kernel_3_Pipeline_VITIS_LOOP_190_3
pu_kernel_3_Pipeline_VITIS_LOOP_185_2
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_190_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_185_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_190_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_185_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_190_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_185_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_190_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_185_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem6_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem6 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls dataflow_in_loop_row_loop grp_dataflow_in_loop_row_loop_fu_178 set_tile_broadcast set_tile_broadcast_U0 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_copy_tile_loop grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 pu_kernel pu_kernel_U0 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_Pipeline_init_au grp_pu_kernel_Pipeline_init_au_fu_359 dfm {grp_dfm_fu_364 grp_dfm_fu_364 grp_dfm_fu_364 grp_dfm_fu_364} dfm_Pipeline_VITIS_LOOP_113_2 {grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126} pu_comp {grp_pu_comp_fu_376 grp_pu_comp_fu_376 grp_pu_comp_fu_376 grp_pu_comp_fu_376} pu_comp_Pipeline_VITIS_LOOP_129_1 {grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44} pu_kernel_Pipeline_VITIS_LOOP_190_3 grp_pu_kernel_Pipeline_VITIS_LOOP_190_3_fu_386 pu_kernel_Pipeline_VITIS_LOOP_185_2 grp_pu_kernel_Pipeline_VITIS_LOOP_185_2_fu_393 pu_kernel_1 pu_kernel_1_U0 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_1_Pipeline_init_au grp_pu_kernel_1_Pipeline_init_au_fu_359 pu_kernel_1_Pipeline_VITIS_LOOP_190_3 grp_pu_kernel_1_Pipeline_VITIS_LOOP_190_3_fu_386 pu_kernel_1_Pipeline_VITIS_LOOP_185_2 grp_pu_kernel_1_Pipeline_VITIS_LOOP_185_2_fu_393 pu_kernel_2 pu_kernel_2_U0 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_2_Pipeline_init_au grp_pu_kernel_2_Pipeline_init_au_fu_359 pu_kernel_2_Pipeline_VITIS_LOOP_190_3 grp_pu_kernel_2_Pipeline_VITIS_LOOP_190_3_fu_386 pu_kernel_2_Pipeline_VITIS_LOOP_185_2 grp_pu_kernel_2_Pipeline_VITIS_LOOP_185_2_fu_393 pu_kernel_3 pu_kernel_3_U0 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_3_Pipeline_init_au grp_pu_kernel_3_Pipeline_init_au_fu_359 pu_kernel_3_Pipeline_VITIS_LOOP_190_3 grp_pu_kernel_3_Pipeline_VITIS_LOOP_190_3_fu_386 pu_kernel_3_Pipeline_VITIS_LOOP_185_2 grp_pu_kernel_3_Pipeline_VITIS_LOOP_185_2_fu_393} INST2MODULE {spmm_hls spmm_hls grp_dataflow_in_loop_row_loop_fu_178 dataflow_in_loop_row_loop set_tile_broadcast_U0 set_tile_broadcast grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 set_tile_broadcast_Pipeline_copy_tile_loop pu_kernel_U0 pu_kernel grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_init_au_fu_359 pu_kernel_Pipeline_init_au grp_dfm_fu_364 dfm grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 dfm_Pipeline_VITIS_LOOP_113_2 grp_pu_comp_fu_376 pu_comp grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 pu_comp_Pipeline_VITIS_LOOP_129_1 grp_pu_kernel_Pipeline_VITIS_LOOP_190_3_fu_386 pu_kernel_Pipeline_VITIS_LOOP_190_3 grp_pu_kernel_Pipeline_VITIS_LOOP_185_2_fu_393 pu_kernel_Pipeline_VITIS_LOOP_185_2 pu_kernel_1_U0 pu_kernel_1 grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_init_au_fu_359 pu_kernel_1_Pipeline_init_au grp_pu_kernel_1_Pipeline_VITIS_LOOP_190_3_fu_386 pu_kernel_1_Pipeline_VITIS_LOOP_190_3 grp_pu_kernel_1_Pipeline_VITIS_LOOP_185_2_fu_393 pu_kernel_1_Pipeline_VITIS_LOOP_185_2 pu_kernel_2_U0 pu_kernel_2 grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_init_au_fu_359 pu_kernel_2_Pipeline_init_au grp_pu_kernel_2_Pipeline_VITIS_LOOP_190_3_fu_386 pu_kernel_2_Pipeline_VITIS_LOOP_190_3 grp_pu_kernel_2_Pipeline_VITIS_LOOP_185_2_fu_393 pu_kernel_2_Pipeline_VITIS_LOOP_185_2 pu_kernel_3_U0 pu_kernel_3 grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_init_au_fu_359 pu_kernel_3_Pipeline_init_au grp_pu_kernel_3_Pipeline_VITIS_LOOP_190_3_fu_386 pu_kernel_3_Pipeline_VITIS_LOOP_190_3 grp_pu_kernel_3_Pipeline_VITIS_LOOP_185_2_fu_393 pu_kernel_3_Pipeline_VITIS_LOOP_185_2} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_dataflow_in_loop_row_loop_fu_178} grp_dataflow_in_loop_row_loop_fu_178 {DEPTH 2 CHILDREN {set_tile_broadcast_U0 pu_kernel_U0 pu_kernel_1_U0 pu_kernel_2_U0 pu_kernel_3_U0}} set_tile_broadcast_U0 {DEPTH 3 CHILDREN {grp_set_tile_broadcast_Pipeline_init_seen_fu_263 grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271}} grp_set_tile_broadcast_Pipeline_init_seen_fu_263 {DEPTH 4 CHILDREN {}} grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 {DEPTH 4 CHILDREN {}} pu_kernel_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_Pipeline_init_au_fu_359 grp_dfm_fu_364 grp_pu_comp_fu_376 grp_pu_kernel_Pipeline_VITIS_LOOP_190_3_fu_386 grp_pu_kernel_Pipeline_VITIS_LOOP_185_2_fu_393}} grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_init_au_fu_359 {DEPTH 4 CHILDREN {}} grp_dfm_fu_364 {DEPTH 4 CHILDREN grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126} grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 {DEPTH 5 CHILDREN {}} grp_pu_comp_fu_376 {DEPTH 4 CHILDREN grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44} grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 {DEPTH 5 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_190_3_fu_386 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_185_2_fu_393 {DEPTH 4 CHILDREN {}} pu_kernel_1_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_1_Pipeline_init_au_fu_359 grp_dfm_fu_364 grp_pu_comp_fu_376 grp_pu_kernel_1_Pipeline_VITIS_LOOP_190_3_fu_386 grp_pu_kernel_1_Pipeline_VITIS_LOOP_185_2_fu_393}} grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_init_au_fu_359 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_190_3_fu_386 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_185_2_fu_393 {DEPTH 4 CHILDREN {}} pu_kernel_2_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_2_Pipeline_init_au_fu_359 grp_dfm_fu_364 grp_pu_comp_fu_376 grp_pu_kernel_2_Pipeline_VITIS_LOOP_190_3_fu_386 grp_pu_kernel_2_Pipeline_VITIS_LOOP_185_2_fu_393}} grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_init_au_fu_359 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_190_3_fu_386 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_185_2_fu_393 {DEPTH 4 CHILDREN {}} pu_kernel_3_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_3_Pipeline_init_au_fu_359 grp_dfm_fu_364 grp_pu_comp_fu_376 grp_pu_kernel_3_Pipeline_VITIS_LOOP_190_3_fu_386 grp_pu_kernel_3_Pipeline_VITIS_LOOP_185_2_fu_393}} grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_init_au_fu_359 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_190_3_fu_386 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_185_2_fu_393 {DEPTH 4 CHILDREN {}}} MODULEDATA {set_tile_broadcast_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_308_p2 SOURCE src/spmm_device_fpga.cpp:57 VARIABLE add_ln57 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_322_p2 SOURCE src/spmm_device_fpga.cpp:59 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_346_p2 SOURCE src/spmm_device_fpga.cpp:62 VARIABLE add_ln62 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_372_p2 SOURCE src/spmm_device_fpga.cpp:63 VARIABLE add_ln63 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_634_p2 SOURCE src/spmm_device_fpga.cpp:84 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_value_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_y_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_ref_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm_Pipeline_VITIS_LOOP_113_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_128_p2 SOURCE src/spmm_device_fpga.cpp:115 VARIABLE add_ln115 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_160_p2 SOURCE src/spmm_device_fpga.cpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U41 SOURCE src/spmm_device_fpga.cpp:110 VARIABLE mul LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_203_p2 SOURCE src/spmm_device_fpga.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_178_p2 SOURCE src/spmm_device_fpga.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_60_p2 SOURCE src/spmm_device_fpga.cpp:168 VARIABLE add_ln168 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_comp_Pipeline_VITIS_LOOP_129_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_108_p2 SOURCE src/spmm_device_fpga.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_129_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:131 VARIABLE add_ln131 LOOP VITIS_LOOP_129_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U50 SOURCE src/spmm_device_fpga.cpp:131 VARIABLE mul1 LOOP VITIS_LOOP_129_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_comp {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U57 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_190_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:190 VARIABLE add_ln190 LOOP VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_185_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:185 VARIABLE add_ln185 LOOP VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U67 SOURCE src/spmm_device_fpga.cpp:187 VARIABLE add_i LOOP VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U68 SOURCE src/spmm_device_fpga.cpp:187 VARIABLE add4_i LOOP VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_559_p2 SOURCE src/spmm_device_fpga.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} pu_kernel_1_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_60_p2 SOURCE src/spmm_device_fpga.cpp:168 VARIABLE add_ln168 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_190_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:190 VARIABLE add_ln190 LOOP VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_185_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:185 VARIABLE add_ln185 LOOP VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE src/spmm_device_fpga.cpp:187 VARIABLE add_i LOOP VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE src/spmm_device_fpga.cpp:187 VARIABLE add3_i LOOP VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_1 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_559_p2 SOURCE src/spmm_device_fpga.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} pu_kernel_2_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_60_p2 SOURCE src/spmm_device_fpga.cpp:168 VARIABLE add_ln168 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_190_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:190 VARIABLE add_ln190 LOOP VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_185_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:185 VARIABLE add_ln185 LOOP VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U118 SOURCE src/spmm_device_fpga.cpp:187 VARIABLE add_i LOOP VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U119 SOURCE src/spmm_device_fpga.cpp:187 VARIABLE add2_i LOOP VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_2 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_559_p2 SOURCE src/spmm_device_fpga.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} pu_kernel_3_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_60_p2 SOURCE src/spmm_device_fpga.cpp:168 VARIABLE add_ln168 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_190_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:190 VARIABLE add_ln190 LOOP VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_185_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:185 VARIABLE add_ln185 LOOP VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U141 SOURCE src/spmm_device_fpga.cpp:187 VARIABLE add_i LOOP VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U142 SOURCE src/spmm_device_fpga.cpp:187 VARIABLE add1_i LOOP VITIS_LOOP_185_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_3 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_559_p2 SOURCE src/spmm_device_fpga.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} dataflow_in_loop_row_loop {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_01_U SOURCE {} VARIABLE s_01 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_12_U SOURCE {} VARIABLE s_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_23_U SOURCE {} VARIABLE s_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_34_U SOURCE {} VARIABLE s_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 44 BRAM 256 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_216_p2 SOURCE src/spmm_device_fpga.cpp:248 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 44 BRAM 256 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.89 seconds; current allocated memory: 1.082 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 24.27 sec.
Command     csynth_design done; 34.5 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32.4 seconds. CPU system time: 2.02 seconds. Elapsed time: 34.5 seconds; current allocated memory: 372.129 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Tue Sep 02 15:48:56 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.7 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.81 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.91 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.785 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.5 sec.
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.67 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.77 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.87 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.38 sec.
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:256:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:258:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:259:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:259:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:260:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:260:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:261:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:261:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:262:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:262:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 11 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.52 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.66 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.21 seconds; current allocated memory: 736.219 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.65 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.65 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.96 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.96 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.65 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_113_2'(src/spmm_device_fpga.cpp:113:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:113:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.1 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.76 seconds; current allocated memory: 736.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.695 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 738.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:209) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 739.484 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (src/spmm_device_fpga.cpp:113) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:258)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:258 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:251:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
Command           transform done; 0.25 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 763.840 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110:28) in function 'dfm' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:131:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:115:17)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.007 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.1 sec.
Command       elaborate done; 10.08 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_init_au' to 'pu_kernel_1_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_198_3' to 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_191_2' to 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_init_au' to 'pu_kernel_2_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_198_3' to 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_191_2' to 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_init_au' to 'pu_kernel_3_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_198_3' to 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_191_2' to 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model dataflow_in_loop_row_loop 
Execute         preproc_iomode -model pu_kernel.3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.2 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.1 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         preproc_iomode -model pu_comp 
Execute         preproc_iomode -model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         preproc_iomode -model pu_kernel_Pipeline_init_au 
Execute         preproc_iomode -model dfm 
Execute         preproc_iomode -model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         preproc_iomode -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model set_tile_broadcast 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_198_3 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_198_3 pu_kernel.1_Pipeline_VITIS_LOOP_191_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_198_3 pu_kernel.2_Pipeline_VITIS_LOOP_191_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_198_3 pu_kernel.3_Pipeline_VITIS_LOOP_191_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         apply_spec_resource_limit set_tile_broadcast 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : dfm_Pipeline_VITIS_LOOP_113_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         apply_spec_resource_limit dfm_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Configuring Module : dfm ...
Execute         set_default_model dfm 
Execute         apply_spec_resource_limit dfm 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_init_au ...
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_comp_Pipeline_VITIS_LOOP_129_1 ...
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         apply_spec_resource_limit pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO-FLOW: Configuring Module : pu_comp ...
Execute         set_default_model pu_comp 
Execute         apply_spec_resource_limit pu_comp 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Configuring Module : pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         apply_spec_resource_limit pu_kernel 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_init_au ...
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Configuring Module : pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         apply_spec_resource_limit pu_kernel.1 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_init_au ...
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Configuring Module : pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         apply_spec_resource_limit pu_kernel.2 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_init_au ...
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Configuring Module : pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         apply_spec_resource_limit pu_kernel.3 
INFO-FLOW: Configuring Module : dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         apply_spec_resource_limit dataflow_in_loop_row_loop 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_198_3 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_198_3 pu_kernel.1_Pipeline_VITIS_LOOP_191_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_198_3 pu_kernel.2_Pipeline_VITIS_LOOP_191_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_198_3 pu_kernel.3_Pipeline_VITIS_LOOP_191_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         cdfg_preprocess -model set_tile_broadcast 
Execute         rtl_gen_preprocess set_tile_broadcast 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: dfm_Pipeline_VITIS_LOOP_113_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         cdfg_preprocess -model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Preprocessing Module: dfm ...
Execute         set_default_model dfm 
Execute         cdfg_preprocess -model dfm 
Execute         rtl_gen_preprocess dfm 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_init_au ...
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_comp_Pipeline_VITIS_LOOP_129_1 ...
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         cdfg_preprocess -model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         rtl_gen_preprocess pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO-FLOW: Preprocessing Module: pu_comp ...
Execute         set_default_model pu_comp 
Execute         cdfg_preprocess -model pu_comp 
Execute         rtl_gen_preprocess pu_comp 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Preprocessing Module: pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         cdfg_preprocess -model pu_kernel 
Execute         rtl_gen_preprocess pu_kernel 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_init_au ...
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Preprocessing Module: pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         cdfg_preprocess -model pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.1 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_init_au ...
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Preprocessing Module: pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         cdfg_preprocess -model pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.2 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_init_au ...
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Preprocessing Module: pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         cdfg_preprocess -model pu_kernel.3 
Execute         rtl_gen_preprocess pu_kernel.3 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         cdfg_preprocess -model dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_198_3 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_198_3 pu_kernel.1_Pipeline_VITIS_LOOP_191_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_198_3 pu_kernel.2_Pipeline_VITIS_LOOP_191_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_198_3 pu_kernel.3_Pipeline_VITIS_LOOP_191_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         schedule -model set_tile_broadcast_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_init_seen.
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         bind -model set_tile_broadcast_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast 
Execute         schedule -model set_tile_broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast.
Execute         set_default_model set_tile_broadcast 
Execute         bind -model set_tile_broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         schedule -model dfm_Pipeline_VITIS_LOOP_113_2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_113_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.sched.adb -f 
INFO-FLOW: Finish scheduling dfm_Pipeline_VITIS_LOOP_113_2.
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         bind -model dfm_Pipeline_VITIS_LOOP_113_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.bind.adb -f 
INFO-FLOW: Finish binding dfm_Pipeline_VITIS_LOOP_113_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm 
Execute         schedule -model dfm 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_110_1': contains subfunction 'dfm_Pipeline_VITIS_LOOP_113_2' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.sched.adb -f 
INFO-FLOW: Finish scheduling dfm.
Execute         set_default_model dfm 
Execute         bind -model dfm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.bind.adb -f 
INFO-FLOW: Finish binding dfm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         schedule -model pu_kernel_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_init_au.
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         bind -model pu_kernel_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         schedule -model pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_129_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_comp_Pipeline_VITIS_LOOP_129_1.
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         bind -model pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.bind.adb -f 
INFO-FLOW: Finish binding pu_comp_Pipeline_VITIS_LOOP_129_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_comp 
Execute         schedule -model pu_comp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.sched.adb -f 
INFO-FLOW: Finish scheduling pu_comp.
Execute         set_default_model pu_comp 
Execute         bind -model pu_comp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.bind.adb -f 
INFO-FLOW: Finish binding pu_comp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_198_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_198_3.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_198_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_198_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_191_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_191_2.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_191_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_191_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel 
Execute         schedule -model pu_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.
Execute         set_default_model pu_kernel 
Execute         bind -model pu_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         schedule -model pu_kernel.1_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_init_au.
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         bind -model pu_kernel.1_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_198_3.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_198_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_191_2.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_191_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1 
Execute         schedule -model pu_kernel.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1.
Execute         set_default_model pu_kernel.1 
Execute         bind -model pu_kernel.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         schedule -model pu_kernel.2_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_init_au.
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         bind -model pu_kernel.2_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_198_3.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_198_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_191_2.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_191_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2 
Execute         schedule -model pu_kernel.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2.
Execute         set_default_model pu_kernel.2 
Execute         bind -model pu_kernel.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         schedule -model pu_kernel.3_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_init_au.
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         bind -model pu_kernel.3_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_198_3.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_198_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_191_2.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_191_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3 
Execute         schedule -model pu_kernel.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3.
Execute         set_default_model pu_kernel.3 
Execute         bind -model pu_kernel.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         schedule -model dataflow_in_loop_row_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_row_loop.
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         bind -model dataflow_in_loop_row_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.02 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_row_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.019 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.019 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.03 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_113_2 
Execute         rtl_gen_preprocess dfm 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         rtl_gen_preprocess pu_comp 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel.3 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_198_3 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_198_3 pu_kernel.1_Pipeline_VITIS_LOOP_191_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_198_3 pu_kernel.2_Pipeline_VITIS_LOOP_191_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_198_3 pu_kernel.3_Pipeline_VITIS_LOOP_191_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.019 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.024 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast 
Execute         syn_report -csynth -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model set_tile_broadcast -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.adb 
Execute         db_write -model set_tile_broadcast -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.026 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm_Pipeline_VITIS_LOOP_113_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_113_2' pipeline 'VITIS_LOOP_113_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_113_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.027 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm_Pipeline_VITIS_LOOP_113_2 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm_Pipeline_VITIS_LOOP_113_2 
Execute         syn_report -csynth -model dfm_Pipeline_VITIS_LOOP_113_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_113_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm_Pipeline_VITIS_LOOP_113_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_113_2_csynth.xml 
Execute         syn_report -verbosereport -model dfm_Pipeline_VITIS_LOOP_113_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_113_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.adb 
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_113_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm_Pipeline_VITIS_LOOP_113_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.028 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm 
Execute         gen_rtl dfm -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm 
Execute         syn_report -csynth -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.xml 
Execute         syn_report -verbosereport -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.adb 
Execute         db_write -model dfm -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.029 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_init_au 
Execute         gen_rtl pu_kernel_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_comp_Pipeline_VITIS_LOOP_129_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp_Pipeline_VITIS_LOOP_129_1' pipeline 'VITIS_LOOP_129_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp_Pipeline_VITIS_LOOP_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.030 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_comp_Pipeline_VITIS_LOOP_129_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         gen_rtl pu_comp_Pipeline_VITIS_LOOP_129_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         syn_report -csynth -model pu_comp_Pipeline_VITIS_LOOP_129_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_Pipeline_VITIS_LOOP_129_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_comp_Pipeline_VITIS_LOOP_129_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_Pipeline_VITIS_LOOP_129_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_comp_Pipeline_VITIS_LOOP_129_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_comp_Pipeline_VITIS_LOOP_129_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.adb 
Execute         db_write -model pu_comp_Pipeline_VITIS_LOOP_129_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_comp_Pipeline_VITIS_LOOP_129_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_comp -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_comp -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_comp 
Execute         gen_rtl pu_comp -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_comp 
Execute         syn_report -csynth -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.xml 
Execute         syn_report -verbosereport -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_comp -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.adb 
Execute         db_write -model pu_comp -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_comp -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_198_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.031 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_198_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_198_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_198_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_198_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_198_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_191_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.032 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_191_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_191_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_191_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_191_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_191_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.034 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel 
Execute         syn_report -csynth -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.adb 
Execute         db_write -model pu_kernel -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.036 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.037 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_init_au 
Execute         gen_rtl pu_kernel.1_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.1_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.037 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_198_3 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_198_3 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_198_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_198_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.038 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_191_2 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_191_2 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_191_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_191_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.040 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1 
Execute         syn_report -csynth -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel.1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.adb 
Execute         db_write -model pu_kernel.1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.042 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.043 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_init_au 
Execute         gen_rtl pu_kernel.2_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.2_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.044 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_198_3 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_198_3 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_198_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_198_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.045 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_191_2 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_191_2 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_191_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_191_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.047 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2 
Execute         syn_report -csynth -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel.2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.adb 
Execute         db_write -model pu_kernel.2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.049 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.050 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_init_au 
Execute         gen_rtl pu_kernel.3_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.3_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.050 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_198_3 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_198_3 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_198_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_198_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.051 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_191_2 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_191_2 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_191_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_191_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.053 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3 
Execute         syn_report -csynth -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel.3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.adb 
Execute         db_write -model pu_kernel.3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dataflow_in_loop_row_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.65 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.058 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dataflow_in_loop_row_loop 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dataflow_in_loop_row_loop 
Execute         syn_report -csynth -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.xml 
Execute         syn_report -verbosereport -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.05 sec.
Execute         db_write -model dataflow_in_loop_row_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.adb 
Execute         db_write -model dataflow_in_loop_row_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dataflow_in_loop_row_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 1.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.4 seconds; current allocated memory: 1.062 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.06 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.83 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_198_3 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_198_3 pu_kernel.1_Pipeline_VITIS_LOOP_191_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_198_3 pu_kernel.2_Pipeline_VITIS_LOOP_191_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_198_3 pu_kernel.3_Pipeline_VITIS_LOOP_191_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm_Pipeline_VITIS_LOOP_113_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_32s_30ns_32_2_1.
INFO-FLOW: Append model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_comp_Pipeline_VITIS_LOOP_129_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_comp] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_mul_16s_16s_16_4_1.
INFO-FLOW: Append model spmm_hls_mul_mul_16s_16s_16_4_1
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_198_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_191_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_198_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_191_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_198_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_191_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_198_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_191_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dataflow_in_loop_row_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_gmem3_m_axi.
INFO-FLOW: Append model spmm_hls_gmem3_m_axi
INFO-FLOW: Found component spmm_hls_gmem4_m_axi.
INFO-FLOW: Append model spmm_hls_gmem4_m_axi
INFO-FLOW: Found component spmm_hls_gmem5_m_axi.
INFO-FLOW: Append model spmm_hls_gmem5_m_axi
INFO-FLOW: Found component spmm_hls_gmem6_m_axi.
INFO-FLOW: Append model spmm_hls_gmem6_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: Append model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile_broadcast
INFO-FLOW: Append model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model dfm_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: Append model dfm
INFO-FLOW: Append model pu_kernel_Pipeline_init_au
INFO-FLOW: Append model pu_comp_Pipeline_VITIS_LOOP_129_1
INFO-FLOW: Append model pu_comp
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: Append model pu_kernel
INFO-FLOW: Append model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_1_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: Append model pu_kernel_1
INFO-FLOW: Append model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_2_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: Append model pu_kernel_2
INFO-FLOW: Append model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_3_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: Append model pu_kernel_3
INFO-FLOW: Append model dataflow_in_loop_row_loop
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_32s_30ns_32_2_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_mul_16s_16s_16_4_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_gmem3_m_axi spmm_hls_gmem4_m_axi spmm_hls_gmem5_m_axi spmm_hls_gmem6_m_axi spmm_hls_control_s_axi set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_198_3 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel pu_kernel_1_Pipeline_pu_save_stream_into_pu pu_kernel_1_Pipeline_init_au pu_kernel_1_Pipeline_VITIS_LOOP_198_3 pu_kernel_1_Pipeline_VITIS_LOOP_191_2 pu_kernel_1 pu_kernel_2_Pipeline_pu_save_stream_into_pu pu_kernel_2_Pipeline_init_au pu_kernel_2_Pipeline_VITIS_LOOP_198_3 pu_kernel_2_Pipeline_VITIS_LOOP_191_2 pu_kernel_2 pu_kernel_3_Pipeline_pu_save_stream_into_pu pu_kernel_3_Pipeline_init_au pu_kernel_3_Pipeline_VITIS_LOOP_198_3 pu_kernel_3_Pipeline_VITIS_LOOP_191_2 pu_kernel_3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_mul_16s_16s_16_4_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem3_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem4_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem5_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem6_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile_broadcast
INFO-FLOW: To file: write model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model dfm_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: To file: write model dfm
INFO-FLOW: To file: write model pu_kernel_Pipeline_init_au
INFO-FLOW: To file: write model pu_comp_Pipeline_VITIS_LOOP_129_1
INFO-FLOW: To file: write model pu_comp
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: To file: write model pu_kernel
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: To file: write model pu_kernel_1
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: To file: write model pu_kernel_2
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: To file: write model pu_kernel_3
INFO-FLOW: To file: write model dataflow_in_loop_row_loop
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_mul_16s_16s_16_4_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_113_2
dfm
pu_kernel_Pipeline_init_au
pu_comp_Pipeline_VITIS_LOOP_129_1
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_198_3
pu_kernel_Pipeline_VITIS_LOOP_191_2
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_init_au
pu_kernel_1_Pipeline_VITIS_LOOP_198_3
pu_kernel_1_Pipeline_VITIS_LOOP_191_2
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_init_au
pu_kernel_2_Pipeline_VITIS_LOOP_198_3
pu_kernel_2_Pipeline_VITIS_LOOP_191_2
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_init_au
pu_kernel_3_Pipeline_VITIS_LOOP_198_3
pu_kernel_3_Pipeline_VITIS_LOOP_191_2
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 1.065 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_mul_16s_16s_16_4_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_113_2
dfm
pu_kernel_Pipeline_init_au
pu_comp_Pipeline_VITIS_LOOP_129_1
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_198_3
pu_kernel_Pipeline_VITIS_LOOP_191_2
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_init_au
pu_kernel_1_Pipeline_VITIS_LOOP_198_3
pu_kernel_1_Pipeline_VITIS_LOOP_191_2
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_init_au
pu_kernel_2_Pipeline_VITIS_LOOP_198_3
pu_kernel_2_Pipeline_VITIS_LOOP_191_2
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_init_au
pu_kernel_3_Pipeline_VITIS_LOOP_198_3
pu_kernel_3_Pipeline_VITIS_LOOP_191_2
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem6_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem6 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls dataflow_in_loop_row_loop grp_dataflow_in_loop_row_loop_fu_178 set_tile_broadcast set_tile_broadcast_U0 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_copy_tile_loop grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 pu_kernel pu_kernel_U0 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_Pipeline_init_au grp_pu_kernel_Pipeline_init_au_fu_359 dfm {grp_dfm_fu_364 grp_dfm_fu_364 grp_dfm_fu_364 grp_dfm_fu_364} dfm_Pipeline_VITIS_LOOP_113_2 {grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126} pu_comp {grp_pu_comp_fu_376 grp_pu_comp_fu_376 grp_pu_comp_fu_376 grp_pu_comp_fu_376} pu_comp_Pipeline_VITIS_LOOP_129_1 {grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44} pu_kernel_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_Pipeline_VITIS_LOOP_198_3_fu_386 pu_kernel_Pipeline_VITIS_LOOP_191_2 grp_pu_kernel_Pipeline_VITIS_LOOP_191_2_fu_393 pu_kernel_1 pu_kernel_1_U0 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_1_Pipeline_init_au grp_pu_kernel_1_Pipeline_init_au_fu_359 pu_kernel_1_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_1_Pipeline_VITIS_LOOP_198_3_fu_386 pu_kernel_1_Pipeline_VITIS_LOOP_191_2 grp_pu_kernel_1_Pipeline_VITIS_LOOP_191_2_fu_393 pu_kernel_2 pu_kernel_2_U0 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_2_Pipeline_init_au grp_pu_kernel_2_Pipeline_init_au_fu_359 pu_kernel_2_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_2_Pipeline_VITIS_LOOP_198_3_fu_386 pu_kernel_2_Pipeline_VITIS_LOOP_191_2 grp_pu_kernel_2_Pipeline_VITIS_LOOP_191_2_fu_393 pu_kernel_3 pu_kernel_3_U0 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_3_Pipeline_init_au grp_pu_kernel_3_Pipeline_init_au_fu_359 pu_kernel_3_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_3_Pipeline_VITIS_LOOP_198_3_fu_386 pu_kernel_3_Pipeline_VITIS_LOOP_191_2 grp_pu_kernel_3_Pipeline_VITIS_LOOP_191_2_fu_393} INST2MODULE {spmm_hls spmm_hls grp_dataflow_in_loop_row_loop_fu_178 dataflow_in_loop_row_loop set_tile_broadcast_U0 set_tile_broadcast grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 set_tile_broadcast_Pipeline_copy_tile_loop pu_kernel_U0 pu_kernel grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_init_au_fu_359 pu_kernel_Pipeline_init_au grp_dfm_fu_364 dfm grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 dfm_Pipeline_VITIS_LOOP_113_2 grp_pu_comp_fu_376 pu_comp grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 pu_comp_Pipeline_VITIS_LOOP_129_1 grp_pu_kernel_Pipeline_VITIS_LOOP_198_3_fu_386 pu_kernel_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_Pipeline_VITIS_LOOP_191_2_fu_393 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel_1_U0 pu_kernel_1 grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_init_au_fu_359 pu_kernel_1_Pipeline_init_au grp_pu_kernel_1_Pipeline_VITIS_LOOP_198_3_fu_386 pu_kernel_1_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_1_Pipeline_VITIS_LOOP_191_2_fu_393 pu_kernel_1_Pipeline_VITIS_LOOP_191_2 pu_kernel_2_U0 pu_kernel_2 grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_init_au_fu_359 pu_kernel_2_Pipeline_init_au grp_pu_kernel_2_Pipeline_VITIS_LOOP_198_3_fu_386 pu_kernel_2_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_2_Pipeline_VITIS_LOOP_191_2_fu_393 pu_kernel_2_Pipeline_VITIS_LOOP_191_2 pu_kernel_3_U0 pu_kernel_3 grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_init_au_fu_359 pu_kernel_3_Pipeline_init_au grp_pu_kernel_3_Pipeline_VITIS_LOOP_198_3_fu_386 pu_kernel_3_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_3_Pipeline_VITIS_LOOP_191_2_fu_393 pu_kernel_3_Pipeline_VITIS_LOOP_191_2} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_dataflow_in_loop_row_loop_fu_178} grp_dataflow_in_loop_row_loop_fu_178 {DEPTH 2 CHILDREN {set_tile_broadcast_U0 pu_kernel_U0 pu_kernel_1_U0 pu_kernel_2_U0 pu_kernel_3_U0}} set_tile_broadcast_U0 {DEPTH 3 CHILDREN {grp_set_tile_broadcast_Pipeline_init_seen_fu_263 grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271}} grp_set_tile_broadcast_Pipeline_init_seen_fu_263 {DEPTH 4 CHILDREN {}} grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 {DEPTH 4 CHILDREN {}} pu_kernel_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_Pipeline_init_au_fu_359 grp_dfm_fu_364 grp_pu_comp_fu_376 grp_pu_kernel_Pipeline_VITIS_LOOP_198_3_fu_386 grp_pu_kernel_Pipeline_VITIS_LOOP_191_2_fu_393}} grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_init_au_fu_359 {DEPTH 4 CHILDREN {}} grp_dfm_fu_364 {DEPTH 4 CHILDREN grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126} grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 {DEPTH 5 CHILDREN {}} grp_pu_comp_fu_376 {DEPTH 4 CHILDREN grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44} grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 {DEPTH 5 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_198_3_fu_386 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_191_2_fu_393 {DEPTH 4 CHILDREN {}} pu_kernel_1_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_1_Pipeline_init_au_fu_359 grp_dfm_fu_364 grp_pu_comp_fu_376 grp_pu_kernel_1_Pipeline_VITIS_LOOP_198_3_fu_386 grp_pu_kernel_1_Pipeline_VITIS_LOOP_191_2_fu_393}} grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_init_au_fu_359 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_198_3_fu_386 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_191_2_fu_393 {DEPTH 4 CHILDREN {}} pu_kernel_2_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_2_Pipeline_init_au_fu_359 grp_dfm_fu_364 grp_pu_comp_fu_376 grp_pu_kernel_2_Pipeline_VITIS_LOOP_198_3_fu_386 grp_pu_kernel_2_Pipeline_VITIS_LOOP_191_2_fu_393}} grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_init_au_fu_359 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_198_3_fu_386 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_191_2_fu_393 {DEPTH 4 CHILDREN {}} pu_kernel_3_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_3_Pipeline_init_au_fu_359 grp_dfm_fu_364 grp_pu_comp_fu_376 grp_pu_kernel_3_Pipeline_VITIS_LOOP_198_3_fu_386 grp_pu_kernel_3_Pipeline_VITIS_LOOP_191_2_fu_393}} grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_init_au_fu_359 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_198_3_fu_386 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_191_2_fu_393 {DEPTH 4 CHILDREN {}}} MODULEDATA {set_tile_broadcast_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_308_p2 SOURCE src/spmm_device_fpga.cpp:57 VARIABLE add_ln57 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_322_p2 SOURCE src/spmm_device_fpga.cpp:59 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_346_p2 SOURCE src/spmm_device_fpga.cpp:62 VARIABLE add_ln62 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_372_p2 SOURCE src/spmm_device_fpga.cpp:63 VARIABLE add_ln63 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_634_p2 SOURCE src/spmm_device_fpga.cpp:84 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_value_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_y_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_ref_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm_Pipeline_VITIS_LOOP_113_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_128_p2 SOURCE src/spmm_device_fpga.cpp:115 VARIABLE add_ln115 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_160_p2 SOURCE src/spmm_device_fpga.cpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U41 SOURCE src/spmm_device_fpga.cpp:110 VARIABLE mul LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_203_p2 SOURCE src/spmm_device_fpga.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_178_p2 SOURCE src/spmm_device_fpga.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_60_p2 SOURCE src/spmm_device_fpga.cpp:168 VARIABLE add_ln168 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_comp_Pipeline_VITIS_LOOP_129_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_108_p2 SOURCE src/spmm_device_fpga.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_129_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:131 VARIABLE add_ln131 LOOP VITIS_LOOP_129_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U50 SOURCE src/spmm_device_fpga.cpp:131 VARIABLE mul1 LOOP VITIS_LOOP_129_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_comp {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U57 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_198_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:198 VARIABLE add_ln198 LOOP VITIS_LOOP_198_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_191_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U67 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U68 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add4_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_559_p2 SOURCE src/spmm_device_fpga.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} pu_kernel_1_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_60_p2 SOURCE src/spmm_device_fpga.cpp:168 VARIABLE add_ln168 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_198_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:198 VARIABLE add_ln198 LOOP VITIS_LOOP_198_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_191_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add3_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_1 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_559_p2 SOURCE src/spmm_device_fpga.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} pu_kernel_2_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_60_p2 SOURCE src/spmm_device_fpga.cpp:168 VARIABLE add_ln168 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_198_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:198 VARIABLE add_ln198 LOOP VITIS_LOOP_198_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_191_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U118 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U119 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add2_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_2 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_559_p2 SOURCE src/spmm_device_fpga.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} pu_kernel_3_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_60_p2 SOURCE src/spmm_device_fpga.cpp:168 VARIABLE add_ln168 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_198_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:198 VARIABLE add_ln198 LOOP VITIS_LOOP_198_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_191_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U141 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U142 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add1_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_3 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_559_p2 SOURCE src/spmm_device_fpga.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} dataflow_in_loop_row_loop {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_01_U SOURCE {} VARIABLE s_01 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_12_U SOURCE {} VARIABLE s_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_23_U SOURCE {} VARIABLE s_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_34_U SOURCE {} VARIABLE s_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 44 BRAM 256 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_216_p2 SOURCE src/spmm_device_fpga.cpp:256 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 44 BRAM 256 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.95 seconds; current allocated memory: 1.082 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 23.87 sec.
Command     csynth_design done; 33.99 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32.14 seconds. CPU system time: 1.78 seconds. Elapsed time: 33.99 seconds; current allocated memory: 372.129 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Tue Sep 02 15:50:52 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.68 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.88 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.785 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.49 sec.
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.64 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.45 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.8 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.9 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:256:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:258:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:259:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:259:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:260:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:260:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:261:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:261:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:262:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:262:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 11 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.49 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.68 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.26 seconds; current allocated memory: 736.219 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.61 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.61 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.95 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.96 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.65 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_113_2'(src/spmm_device_fpga.cpp:113:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:113:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.02 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.7 seconds; current allocated memory: 736.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.695 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 738.227 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:209) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 739.477 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (src/spmm_device_fpga.cpp:113) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:258)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:258 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:251:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
Command           transform done; 0.28 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 763.812 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110:28) in function 'dfm' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:131:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:115:17)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.37 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.003 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.99 sec.
Command       elaborate done; 9.96 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_init_au' to 'pu_kernel_1_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_198_3' to 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_191_2' to 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_init_au' to 'pu_kernel_2_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_198_3' to 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_191_2' to 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_init_au' to 'pu_kernel_3_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_198_3' to 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_191_2' to 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model dataflow_in_loop_row_loop 
Execute         preproc_iomode -model pu_kernel.3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.2 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.1 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         preproc_iomode -model pu_comp 
Execute         preproc_iomode -model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         preproc_iomode -model pu_kernel_Pipeline_init_au 
Execute         preproc_iomode -model dfm 
Execute         preproc_iomode -model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         preproc_iomode -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model set_tile_broadcast 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_198_3 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_198_3 pu_kernel.1_Pipeline_VITIS_LOOP_191_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_198_3 pu_kernel.2_Pipeline_VITIS_LOOP_191_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_198_3 pu_kernel.3_Pipeline_VITIS_LOOP_191_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         apply_spec_resource_limit set_tile_broadcast 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : dfm_Pipeline_VITIS_LOOP_113_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         apply_spec_resource_limit dfm_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Configuring Module : dfm ...
Execute         set_default_model dfm 
Execute         apply_spec_resource_limit dfm 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_init_au ...
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_comp_Pipeline_VITIS_LOOP_129_1 ...
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         apply_spec_resource_limit pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO-FLOW: Configuring Module : pu_comp ...
Execute         set_default_model pu_comp 
Execute         apply_spec_resource_limit pu_comp 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Configuring Module : pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         apply_spec_resource_limit pu_kernel 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_init_au ...
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Configuring Module : pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         apply_spec_resource_limit pu_kernel.1 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_init_au ...
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Configuring Module : pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         apply_spec_resource_limit pu_kernel.2 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_init_au ...
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Configuring Module : pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         apply_spec_resource_limit pu_kernel.3 
INFO-FLOW: Configuring Module : dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         apply_spec_resource_limit dataflow_in_loop_row_loop 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_198_3 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_198_3 pu_kernel.1_Pipeline_VITIS_LOOP_191_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_198_3 pu_kernel.2_Pipeline_VITIS_LOOP_191_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_198_3 pu_kernel.3_Pipeline_VITIS_LOOP_191_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         cdfg_preprocess -model set_tile_broadcast 
Execute         rtl_gen_preprocess set_tile_broadcast 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: dfm_Pipeline_VITIS_LOOP_113_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         cdfg_preprocess -model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Preprocessing Module: dfm ...
Execute         set_default_model dfm 
Execute         cdfg_preprocess -model dfm 
Execute         rtl_gen_preprocess dfm 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_init_au ...
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_comp_Pipeline_VITIS_LOOP_129_1 ...
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         cdfg_preprocess -model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         rtl_gen_preprocess pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO-FLOW: Preprocessing Module: pu_comp ...
Execute         set_default_model pu_comp 
Execute         cdfg_preprocess -model pu_comp 
Execute         rtl_gen_preprocess pu_comp 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Preprocessing Module: pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         cdfg_preprocess -model pu_kernel 
Execute         rtl_gen_preprocess pu_kernel 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_init_au ...
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Preprocessing Module: pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         cdfg_preprocess -model pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.1 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_init_au ...
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Preprocessing Module: pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         cdfg_preprocess -model pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.2 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_init_au ...
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_198_3 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_191_2 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
INFO-FLOW: Preprocessing Module: pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         cdfg_preprocess -model pu_kernel.3 
Execute         rtl_gen_preprocess pu_kernel.3 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         cdfg_preprocess -model dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_198_3 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_198_3 pu_kernel.1_Pipeline_VITIS_LOOP_191_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_198_3 pu_kernel.2_Pipeline_VITIS_LOOP_191_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_198_3 pu_kernel.3_Pipeline_VITIS_LOOP_191_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         schedule -model set_tile_broadcast_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.005 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_init_seen.
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         bind -model set_tile_broadcast_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.005 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.006 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.006 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast 
Execute         schedule -model set_tile_broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.006 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast.
Execute         set_default_model set_tile_broadcast 
Execute         bind -model set_tile_broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.006 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.006 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.006 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         schedule -model dfm_Pipeline_VITIS_LOOP_113_2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_113_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.sched.adb -f 
INFO-FLOW: Finish scheduling dfm_Pipeline_VITIS_LOOP_113_2.
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_113_2 
Execute         bind -model dfm_Pipeline_VITIS_LOOP_113_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.bind.adb -f 
INFO-FLOW: Finish binding dfm_Pipeline_VITIS_LOOP_113_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm 
Execute         schedule -model dfm 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_110_1': contains subfunction 'dfm_Pipeline_VITIS_LOOP_113_2' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.sched.adb -f 
INFO-FLOW: Finish scheduling dfm.
Execute         set_default_model dfm 
Execute         bind -model dfm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.bind.adb -f 
INFO-FLOW: Finish binding dfm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         schedule -model pu_kernel_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_init_au.
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         bind -model pu_kernel_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         schedule -model pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_129_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_comp_Pipeline_VITIS_LOOP_129_1.
Execute         set_default_model pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         bind -model pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.bind.adb -f 
INFO-FLOW: Finish binding pu_comp_Pipeline_VITIS_LOOP_129_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_comp 
Execute         schedule -model pu_comp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.sched.adb -f 
INFO-FLOW: Finish scheduling pu_comp.
Execute         set_default_model pu_comp 
Execute         bind -model pu_comp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.bind.adb -f 
INFO-FLOW: Finish binding pu_comp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_198_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_198_3.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_198_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_198_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_191_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_191_2.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_191_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_191_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel 
Execute         schedule -model pu_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.009 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.
Execute         set_default_model pu_kernel 
Execute         bind -model pu_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.009 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         schedule -model pu_kernel.1_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_init_au.
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         bind -model pu_kernel.1_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_198_3.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_198_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_191_2.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.010 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_191_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1 
Execute         schedule -model pu_kernel.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1.
Execute         set_default_model pu_kernel.1 
Execute         bind -model pu_kernel.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         schedule -model pu_kernel.2_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_init_au.
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         bind -model pu_kernel.2_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_198_3.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_198_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_191_2.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.012 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_191_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2 
Execute         schedule -model pu_kernel.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2.
Execute         set_default_model pu_kernel.2 
Execute         bind -model pu_kernel.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         schedule -model pu_kernel.3_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_init_au.
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         bind -model pu_kernel.3_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_198_3.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_198_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_191_2.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_191_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3 
Execute         schedule -model pu_kernel.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3.
Execute         set_default_model pu_kernel.3 
Execute         bind -model pu_kernel.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         schedule -model dataflow_in_loop_row_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_row_loop.
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         bind -model dataflow_in_loop_row_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.015 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.02 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_row_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.02 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_113_2 
Execute         rtl_gen_preprocess dfm 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         rtl_gen_preprocess pu_comp 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_198_3 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_191_2 
Execute         rtl_gen_preprocess pu_kernel.3 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_198_3 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_198_3 pu_kernel.1_Pipeline_VITIS_LOOP_191_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_198_3 pu_kernel.2_Pipeline_VITIS_LOOP_191_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_198_3 pu_kernel.3_Pipeline_VITIS_LOOP_191_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.016 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.017 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.021 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast 
Execute         syn_report -csynth -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model set_tile_broadcast -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.adb 
Execute         db_write -model set_tile_broadcast -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.022 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm_Pipeline_VITIS_LOOP_113_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_113_2' pipeline 'VITIS_LOOP_113_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_113_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.023 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm_Pipeline_VITIS_LOOP_113_2 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm_Pipeline_VITIS_LOOP_113_2 
Execute         syn_report -csynth -model dfm_Pipeline_VITIS_LOOP_113_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_113_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm_Pipeline_VITIS_LOOP_113_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_113_2_csynth.xml 
Execute         syn_report -verbosereport -model dfm_Pipeline_VITIS_LOOP_113_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_113_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.adb 
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_113_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm_Pipeline_VITIS_LOOP_113_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.024 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm 
Execute         gen_rtl dfm -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm 
Execute         syn_report -csynth -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.xml 
Execute         syn_report -verbosereport -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.adb 
Execute         db_write -model dfm -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.025 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_init_au 
Execute         gen_rtl pu_kernel_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_comp_Pipeline_VITIS_LOOP_129_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp_Pipeline_VITIS_LOOP_129_1' pipeline 'VITIS_LOOP_129_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp_Pipeline_VITIS_LOOP_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.026 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_comp_Pipeline_VITIS_LOOP_129_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         gen_rtl pu_comp_Pipeline_VITIS_LOOP_129_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_comp_Pipeline_VITIS_LOOP_129_1 
Execute         syn_report -csynth -model pu_comp_Pipeline_VITIS_LOOP_129_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_Pipeline_VITIS_LOOP_129_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_comp_Pipeline_VITIS_LOOP_129_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_Pipeline_VITIS_LOOP_129_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_comp_Pipeline_VITIS_LOOP_129_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_comp_Pipeline_VITIS_LOOP_129_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.adb 
Execute         db_write -model pu_comp_Pipeline_VITIS_LOOP_129_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_comp_Pipeline_VITIS_LOOP_129_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_comp -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.027 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_comp -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_comp 
Execute         gen_rtl pu_comp -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_comp 
Execute         syn_report -csynth -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.xml 
Execute         syn_report -verbosereport -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_comp -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.adb 
Execute         db_write -model pu_comp -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_comp -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_198_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.027 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_198_3 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_198_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_198_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_198_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_198_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_198_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_191_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.028 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_191_2 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_191_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_191_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_191_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_191_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_191_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.030 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel 
Execute         syn_report -csynth -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.adb 
Execute         db_write -model pu_kernel -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.032 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.033 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_init_au 
Execute         gen_rtl pu_kernel.1_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.1_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.034 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_198_3 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_198_3 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_198_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_198_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_198_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.034 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_191_2 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_191_2 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_191_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_191_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_191_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.037 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1 
Execute         syn_report -csynth -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -model pu_kernel.1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.adb 
Execute         db_write -model pu_kernel.1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.039 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.040 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_init_au 
Execute         gen_rtl pu_kernel.2_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.2_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.040 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_198_3 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_198_3 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_198_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_198_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_198_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.041 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_191_2 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_191_2 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_191_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_191_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_191_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.043 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2 
Execute         syn_report -csynth -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -model pu_kernel.2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.adb 
Execute         db_write -model pu_kernel.2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.045 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.046 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_init_au 
Execute         gen_rtl pu_kernel.3_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.3_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.047 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_198_3 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_198_3 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_198_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_198_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_198_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.048 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_191_2 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_191_2 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_191_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_191_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_191_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.050 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3 
Execute         syn_report -csynth -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel.3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.adb 
Execute         db_write -model pu_kernel.3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dataflow_in_loop_row_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.66 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.054 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dataflow_in_loop_row_loop 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dataflow_in_loop_row_loop 
Execute         syn_report -csynth -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.xml 
Execute         syn_report -verbosereport -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.04 sec.
Execute         db_write -model dataflow_in_loop_row_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.adb 
Execute         db_write -model dataflow_in_loop_row_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dataflow_in_loop_row_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 1.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.059 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.06 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.82 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_198_3 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_198_3 pu_kernel.1_Pipeline_VITIS_LOOP_191_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_198_3 pu_kernel.2_Pipeline_VITIS_LOOP_191_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_198_3 pu_kernel.3_Pipeline_VITIS_LOOP_191_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm_Pipeline_VITIS_LOOP_113_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_32s_30ns_32_2_1.
INFO-FLOW: Append model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_comp_Pipeline_VITIS_LOOP_129_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_comp] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_mul_16s_16s_16_4_1.
INFO-FLOW: Append model spmm_hls_mul_mul_16s_16s_16_4_1
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_198_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_191_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_198_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_191_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_198_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_191_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_198_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_191_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dataflow_in_loop_row_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_gmem3_m_axi.
INFO-FLOW: Append model spmm_hls_gmem3_m_axi
INFO-FLOW: Found component spmm_hls_gmem4_m_axi.
INFO-FLOW: Append model spmm_hls_gmem4_m_axi
INFO-FLOW: Found component spmm_hls_gmem5_m_axi.
INFO-FLOW: Append model spmm_hls_gmem5_m_axi
INFO-FLOW: Found component spmm_hls_gmem6_m_axi.
INFO-FLOW: Append model spmm_hls_gmem6_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: Append model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile_broadcast
INFO-FLOW: Append model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model dfm_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: Append model dfm
INFO-FLOW: Append model pu_kernel_Pipeline_init_au
INFO-FLOW: Append model pu_comp_Pipeline_VITIS_LOOP_129_1
INFO-FLOW: Append model pu_comp
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: Append model pu_kernel
INFO-FLOW: Append model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_1_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: Append model pu_kernel_1
INFO-FLOW: Append model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_2_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: Append model pu_kernel_2
INFO-FLOW: Append model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_3_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: Append model pu_kernel_3
INFO-FLOW: Append model dataflow_in_loop_row_loop
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_32s_30ns_32_2_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_mul_16s_16s_16_4_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_gmem3_m_axi spmm_hls_gmem4_m_axi spmm_hls_gmem5_m_axi spmm_hls_gmem6_m_axi spmm_hls_control_s_axi set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_113_2 dfm pu_kernel_Pipeline_init_au pu_comp_Pipeline_VITIS_LOOP_129_1 pu_comp pu_kernel_Pipeline_VITIS_LOOP_198_3 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel pu_kernel_1_Pipeline_pu_save_stream_into_pu pu_kernel_1_Pipeline_init_au pu_kernel_1_Pipeline_VITIS_LOOP_198_3 pu_kernel_1_Pipeline_VITIS_LOOP_191_2 pu_kernel_1 pu_kernel_2_Pipeline_pu_save_stream_into_pu pu_kernel_2_Pipeline_init_au pu_kernel_2_Pipeline_VITIS_LOOP_198_3 pu_kernel_2_Pipeline_VITIS_LOOP_191_2 pu_kernel_2 pu_kernel_3_Pipeline_pu_save_stream_into_pu pu_kernel_3_Pipeline_init_au pu_kernel_3_Pipeline_VITIS_LOOP_198_3 pu_kernel_3_Pipeline_VITIS_LOOP_191_2 pu_kernel_3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_mul_16s_16s_16_4_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem3_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem4_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem5_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem6_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile_broadcast
INFO-FLOW: To file: write model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model dfm_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: To file: write model dfm
INFO-FLOW: To file: write model pu_kernel_Pipeline_init_au
INFO-FLOW: To file: write model pu_comp_Pipeline_VITIS_LOOP_129_1
INFO-FLOW: To file: write model pu_comp
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: To file: write model pu_kernel
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: To file: write model pu_kernel_1
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: To file: write model pu_kernel_2
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_198_3
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_191_2
INFO-FLOW: To file: write model pu_kernel_3
INFO-FLOW: To file: write model dataflow_in_loop_row_loop
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_mul_16s_16s_16_4_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_113_2
dfm
pu_kernel_Pipeline_init_au
pu_comp_Pipeline_VITIS_LOOP_129_1
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_198_3
pu_kernel_Pipeline_VITIS_LOOP_191_2
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_init_au
pu_kernel_1_Pipeline_VITIS_LOOP_198_3
pu_kernel_1_Pipeline_VITIS_LOOP_191_2
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_init_au
pu_kernel_2_Pipeline_VITIS_LOOP_198_3
pu_kernel_2_Pipeline_VITIS_LOOP_191_2
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_init_au
pu_kernel_3_Pipeline_VITIS_LOOP_198_3
pu_kernel_3_Pipeline_VITIS_LOOP_191_2
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.062 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_mul_16s_16s_16_4_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_113_2
dfm
pu_kernel_Pipeline_init_au
pu_comp_Pipeline_VITIS_LOOP_129_1
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_198_3
pu_kernel_Pipeline_VITIS_LOOP_191_2
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_init_au
pu_kernel_1_Pipeline_VITIS_LOOP_198_3
pu_kernel_1_Pipeline_VITIS_LOOP_191_2
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_init_au
pu_kernel_2_Pipeline_VITIS_LOOP_198_3
pu_kernel_2_Pipeline_VITIS_LOOP_191_2
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_init_au
pu_kernel_3_Pipeline_VITIS_LOOP_198_3
pu_kernel_3_Pipeline_VITIS_LOOP_191_2
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_113_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp_Pipeline_VITIS_LOOP_129_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_198_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_191_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_198_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_191_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_198_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_191_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_198_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_191_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem6_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem6 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls dataflow_in_loop_row_loop grp_dataflow_in_loop_row_loop_fu_178 set_tile_broadcast set_tile_broadcast_U0 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_copy_tile_loop grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 pu_kernel pu_kernel_U0 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_Pipeline_init_au grp_pu_kernel_Pipeline_init_au_fu_359 dfm {grp_dfm_fu_365 grp_dfm_fu_365 grp_dfm_fu_365 grp_dfm_fu_365} dfm_Pipeline_VITIS_LOOP_113_2 {grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126} pu_comp {grp_pu_comp_fu_377 grp_pu_comp_fu_377 grp_pu_comp_fu_377 grp_pu_comp_fu_377} pu_comp_Pipeline_VITIS_LOOP_129_1 {grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44} pu_kernel_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_Pipeline_VITIS_LOOP_198_3_fu_387 pu_kernel_Pipeline_VITIS_LOOP_191_2 grp_pu_kernel_Pipeline_VITIS_LOOP_191_2_fu_394 pu_kernel_1 pu_kernel_1_U0 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_1_Pipeline_init_au grp_pu_kernel_1_Pipeline_init_au_fu_359 pu_kernel_1_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_1_Pipeline_VITIS_LOOP_198_3_fu_387 pu_kernel_1_Pipeline_VITIS_LOOP_191_2 grp_pu_kernel_1_Pipeline_VITIS_LOOP_191_2_fu_394 pu_kernel_2 pu_kernel_2_U0 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_2_Pipeline_init_au grp_pu_kernel_2_Pipeline_init_au_fu_359 pu_kernel_2_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_2_Pipeline_VITIS_LOOP_198_3_fu_387 pu_kernel_2_Pipeline_VITIS_LOOP_191_2 grp_pu_kernel_2_Pipeline_VITIS_LOOP_191_2_fu_394 pu_kernel_3 pu_kernel_3_U0 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_3_Pipeline_init_au grp_pu_kernel_3_Pipeline_init_au_fu_359 pu_kernel_3_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_3_Pipeline_VITIS_LOOP_198_3_fu_387 pu_kernel_3_Pipeline_VITIS_LOOP_191_2 grp_pu_kernel_3_Pipeline_VITIS_LOOP_191_2_fu_394} INST2MODULE {spmm_hls spmm_hls grp_dataflow_in_loop_row_loop_fu_178 dataflow_in_loop_row_loop set_tile_broadcast_U0 set_tile_broadcast grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 set_tile_broadcast_Pipeline_copy_tile_loop pu_kernel_U0 pu_kernel grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_init_au_fu_359 pu_kernel_Pipeline_init_au grp_dfm_fu_365 dfm grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 dfm_Pipeline_VITIS_LOOP_113_2 grp_pu_comp_fu_377 pu_comp grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 pu_comp_Pipeline_VITIS_LOOP_129_1 grp_pu_kernel_Pipeline_VITIS_LOOP_198_3_fu_387 pu_kernel_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_Pipeline_VITIS_LOOP_191_2_fu_394 pu_kernel_Pipeline_VITIS_LOOP_191_2 pu_kernel_1_U0 pu_kernel_1 grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_init_au_fu_359 pu_kernel_1_Pipeline_init_au grp_pu_kernel_1_Pipeline_VITIS_LOOP_198_3_fu_387 pu_kernel_1_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_1_Pipeline_VITIS_LOOP_191_2_fu_394 pu_kernel_1_Pipeline_VITIS_LOOP_191_2 pu_kernel_2_U0 pu_kernel_2 grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_init_au_fu_359 pu_kernel_2_Pipeline_init_au grp_pu_kernel_2_Pipeline_VITIS_LOOP_198_3_fu_387 pu_kernel_2_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_2_Pipeline_VITIS_LOOP_191_2_fu_394 pu_kernel_2_Pipeline_VITIS_LOOP_191_2 pu_kernel_3_U0 pu_kernel_3 grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_init_au_fu_359 pu_kernel_3_Pipeline_init_au grp_pu_kernel_3_Pipeline_VITIS_LOOP_198_3_fu_387 pu_kernel_3_Pipeline_VITIS_LOOP_198_3 grp_pu_kernel_3_Pipeline_VITIS_LOOP_191_2_fu_394 pu_kernel_3_Pipeline_VITIS_LOOP_191_2} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_dataflow_in_loop_row_loop_fu_178} grp_dataflow_in_loop_row_loop_fu_178 {DEPTH 2 CHILDREN {set_tile_broadcast_U0 pu_kernel_U0 pu_kernel_1_U0 pu_kernel_2_U0 pu_kernel_3_U0}} set_tile_broadcast_U0 {DEPTH 3 CHILDREN {grp_set_tile_broadcast_Pipeline_init_seen_fu_263 grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271}} grp_set_tile_broadcast_Pipeline_init_seen_fu_263 {DEPTH 4 CHILDREN {}} grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 {DEPTH 4 CHILDREN {}} pu_kernel_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_Pipeline_init_au_fu_359 grp_dfm_fu_365 grp_pu_comp_fu_377 grp_pu_kernel_Pipeline_VITIS_LOOP_198_3_fu_387 grp_pu_kernel_Pipeline_VITIS_LOOP_191_2_fu_394}} grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_init_au_fu_359 {DEPTH 4 CHILDREN {}} grp_dfm_fu_365 {DEPTH 4 CHILDREN grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126} grp_dfm_Pipeline_VITIS_LOOP_113_2_fu_126 {DEPTH 5 CHILDREN {}} grp_pu_comp_fu_377 {DEPTH 4 CHILDREN grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44} grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44 {DEPTH 5 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_198_3_fu_387 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_191_2_fu_394 {DEPTH 4 CHILDREN {}} pu_kernel_1_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_1_Pipeline_init_au_fu_359 grp_dfm_fu_365 grp_pu_comp_fu_377 grp_pu_kernel_1_Pipeline_VITIS_LOOP_198_3_fu_387 grp_pu_kernel_1_Pipeline_VITIS_LOOP_191_2_fu_394}} grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_init_au_fu_359 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_198_3_fu_387 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_191_2_fu_394 {DEPTH 4 CHILDREN {}} pu_kernel_2_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_2_Pipeline_init_au_fu_359 grp_dfm_fu_365 grp_pu_comp_fu_377 grp_pu_kernel_2_Pipeline_VITIS_LOOP_198_3_fu_387 grp_pu_kernel_2_Pipeline_VITIS_LOOP_191_2_fu_394}} grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_init_au_fu_359 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_198_3_fu_387 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_191_2_fu_394 {DEPTH 4 CHILDREN {}} pu_kernel_3_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 grp_pu_kernel_3_Pipeline_init_au_fu_359 grp_dfm_fu_365 grp_pu_comp_fu_377 grp_pu_kernel_3_Pipeline_VITIS_LOOP_198_3_fu_387 grp_pu_kernel_3_Pipeline_VITIS_LOOP_191_2_fu_394}} grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_349 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_init_au_fu_359 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_198_3_fu_387 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_191_2_fu_394 {DEPTH 4 CHILDREN {}}} MODULEDATA {set_tile_broadcast_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_308_p2 SOURCE src/spmm_device_fpga.cpp:57 VARIABLE add_ln57 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_322_p2 SOURCE src/spmm_device_fpga.cpp:59 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_346_p2 SOURCE src/spmm_device_fpga.cpp:62 VARIABLE add_ln62 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_372_p2 SOURCE src/spmm_device_fpga.cpp:63 VARIABLE add_ln63 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_634_p2 SOURCE src/spmm_device_fpga.cpp:84 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_value_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_y_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_ref_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm_Pipeline_VITIS_LOOP_113_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_128_p2 SOURCE src/spmm_device_fpga.cpp:115 VARIABLE add_ln115 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_160_p2 SOURCE src/spmm_device_fpga.cpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U41 SOURCE src/spmm_device_fpga.cpp:110 VARIABLE mul LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_203_p2 SOURCE src/spmm_device_fpga.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_178_p2 SOURCE src/spmm_device_fpga.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:168 VARIABLE add_ln168 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_comp_Pipeline_VITIS_LOOP_129_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_108_p2 SOURCE src/spmm_device_fpga.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_129_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:131 VARIABLE add_ln131 LOOP VITIS_LOOP_129_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE src/spmm_device_fpga.cpp:131 VARIABLE mul1 LOOP VITIS_LOOP_129_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_comp {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U58 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_198_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:198 VARIABLE add_ln198 LOOP VITIS_LOOP_198_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_191_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U68 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U69 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add4_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_560_p2 SOURCE src/spmm_device_fpga.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} pu_kernel_1_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:168 VARIABLE add_ln168 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_198_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:198 VARIABLE add_ln198 LOOP VITIS_LOOP_198_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_191_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U97 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U98 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add3_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_1 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_560_p2 SOURCE src/spmm_device_fpga.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} pu_kernel_2_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:168 VARIABLE add_ln168 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_198_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:198 VARIABLE add_ln198 LOOP VITIS_LOOP_198_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_191_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U121 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U122 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add2_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_2 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_560_p2 SOURCE src/spmm_device_fpga.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} pu_kernel_3_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:154 VARIABLE add_ln154 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:168 VARIABLE add_ln168 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_198_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:198 VARIABLE add_ln198 LOOP VITIS_LOOP_198_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_191_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U145 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U146 SOURCE src/spmm_device_fpga.cpp:193 VARIABLE add1_i LOOP VITIS_LOOP_191_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_3 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:143 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:148 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:149 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:151 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:162 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_560_p2 SOURCE src/spmm_device_fpga.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 64 URAM 0}} dataflow_in_loop_row_loop {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_01_U SOURCE {} VARIABLE s_01 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_12_U SOURCE {} VARIABLE s_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_23_U SOURCE {} VARIABLE s_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_34_U SOURCE {} VARIABLE s_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 44 BRAM 256 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_216_p2 SOURCE src/spmm_device_fpga.cpp:256 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 44 BRAM 256 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.92 seconds; current allocated memory: 1.080 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 23.61 sec.
Command     csynth_design done; 33.62 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31.69 seconds. CPU system time: 1.86 seconds. Elapsed time: 33.62 seconds; current allocated memory: 369.816 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Tue Sep 02 16:05:33 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.69 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.81 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.88 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.48 sec.
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.62 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.47 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.8 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.91 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.43 sec.
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:264:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:266:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:267:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:267:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:268:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:268:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:269:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:269:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:270:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:270:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 11 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.49 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.55 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.19 seconds; current allocated memory: 733.242 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.62 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.62 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.96 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.96 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.69 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:121:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:258:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:258:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:258:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:258:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:258:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_2'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.05 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.77 seconds; current allocated memory: 733.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.730 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 735.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:217) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 736.609 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_111_1' (src/spmm_device_fpga.cpp:111) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_2' (src/spmm_device_fpga.cpp:114) in function 'dfm': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_121_3' (src/spmm_device_fpga.cpp:121) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:266)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:266 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:259:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
Command           transform done; 0.27 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 761.156 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_1' (src/spmm_device_fpga.cpp:183:31) in function 'pu_kernel.3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_1' (src/spmm_device_fpga.cpp:183:31) in function 'pu_kernel.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_1' (src/spmm_device_fpga.cpp:183:31) in function 'pu_kernel.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_1' (src/spmm_device_fpga.cpp:183:31) in function 'pu_kernel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_1' (src/spmm_device_fpga.cpp:111:28) in function 'dfm' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:159:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:164:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:178:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:201:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:208:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:159:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:164:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:178:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:201:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:208:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:159:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:164:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:178:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:201:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:208:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:159:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:164:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:178:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:201:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:208:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:138:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_to_dbuf_begin' (src/spmm_device_fpga.cpp:118:35)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_to_dbuf_begin' (src/spmm_device_fpga.cpp:122:67)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.37 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1014.824 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1 sec.
Command       elaborate done; 9.97 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_init_au' to 'pu_kernel_1_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_206_3' to 'pu_kernel_1_Pipeline_VITIS_LOOP_206_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_199_2' to 'pu_kernel_1_Pipeline_VITIS_LOOP_199_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_init_au' to 'pu_kernel_2_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_206_3' to 'pu_kernel_2_Pipeline_VITIS_LOOP_206_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_199_2' to 'pu_kernel_2_Pipeline_VITIS_LOOP_199_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_init_au' to 'pu_kernel_3_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_206_3' to 'pu_kernel_3_Pipeline_VITIS_LOOP_206_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_199_2' to 'pu_kernel_3_Pipeline_VITIS_LOOP_199_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model dataflow_in_loop_row_loop 
Execute         preproc_iomode -model pu_kernel.3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.2 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.1 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_199_2 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_206_3 
Execute         preproc_iomode -model pu_comp 
Execute         preproc_iomode -model pu_kernel_Pipeline_init_au 
Execute         preproc_iomode -model dfm 
Execute         preproc_iomode -model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         preproc_iomode -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model set_tile_broadcast 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp pu_kernel_Pipeline_VITIS_LOOP_206_3 pu_kernel_Pipeline_VITIS_LOOP_199_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_206_3 pu_kernel.1_Pipeline_VITIS_LOOP_199_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_206_3 pu_kernel.2_Pipeline_VITIS_LOOP_199_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_206_3 pu_kernel.3_Pipeline_VITIS_LOOP_199_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         apply_spec_resource_limit set_tile_broadcast 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : dfm_Pipeline_VITIS_LOOP_114_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         apply_spec_resource_limit dfm_Pipeline_VITIS_LOOP_114_2 
INFO-FLOW: Configuring Module : dfm ...
Execute         set_default_model dfm 
Execute         apply_spec_resource_limit dfm 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_init_au ...
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_comp ...
Execute         set_default_model pu_comp 
Execute         apply_spec_resource_limit pu_comp 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_206_3 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_206_3 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_206_3 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_199_2 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_199_2 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_199_2 
INFO-FLOW: Configuring Module : pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         apply_spec_resource_limit pu_kernel 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_init_au ...
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_206_3 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_206_3 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_199_2 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_199_2 
INFO-FLOW: Configuring Module : pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         apply_spec_resource_limit pu_kernel.1 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_init_au ...
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_206_3 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_206_3 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_199_2 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_199_2 
INFO-FLOW: Configuring Module : pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         apply_spec_resource_limit pu_kernel.2 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_init_au ...
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_206_3 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_206_3 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_199_2 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_199_2 
INFO-FLOW: Configuring Module : pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         apply_spec_resource_limit pu_kernel.3 
INFO-FLOW: Configuring Module : dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         apply_spec_resource_limit dataflow_in_loop_row_loop 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp pu_kernel_Pipeline_VITIS_LOOP_206_3 pu_kernel_Pipeline_VITIS_LOOP_199_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_206_3 pu_kernel.1_Pipeline_VITIS_LOOP_199_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_206_3 pu_kernel.2_Pipeline_VITIS_LOOP_199_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_206_3 pu_kernel.3_Pipeline_VITIS_LOOP_199_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         cdfg_preprocess -model set_tile_broadcast 
Execute         rtl_gen_preprocess set_tile_broadcast 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: dfm_Pipeline_VITIS_LOOP_114_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         cdfg_preprocess -model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_114_2 
INFO-FLOW: Preprocessing Module: dfm ...
Execute         set_default_model dfm 
Execute         cdfg_preprocess -model dfm 
Execute         rtl_gen_preprocess dfm 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_init_au ...
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_comp ...
Execute         set_default_model pu_comp 
Execute         cdfg_preprocess -model pu_comp 
Execute         rtl_gen_preprocess pu_comp 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_206_3 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_206_3 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_206_3 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_206_3 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_199_2 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_199_2 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_199_2 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_199_2 
INFO-FLOW: Preprocessing Module: pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         cdfg_preprocess -model pu_kernel 
Execute         rtl_gen_preprocess pu_kernel 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_init_au ...
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_206_3 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_206_3 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_199_2 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_199_2 
INFO-FLOW: Preprocessing Module: pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         cdfg_preprocess -model pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.1 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_init_au ...
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_206_3 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_206_3 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_199_2 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_199_2 
INFO-FLOW: Preprocessing Module: pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         cdfg_preprocess -model pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.2 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_init_au ...
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_206_3 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_206_3 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_199_2 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_199_2 
INFO-FLOW: Preprocessing Module: pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         cdfg_preprocess -model pu_kernel.3 
Execute         rtl_gen_preprocess pu_kernel.3 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         cdfg_preprocess -model dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp pu_kernel_Pipeline_VITIS_LOOP_206_3 pu_kernel_Pipeline_VITIS_LOOP_199_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_206_3 pu_kernel.1_Pipeline_VITIS_LOOP_199_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_206_3 pu_kernel.2_Pipeline_VITIS_LOOP_199_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_206_3 pu_kernel.3_Pipeline_VITIS_LOOP_199_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         schedule -model set_tile_broadcast_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1016.621 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_init_seen.
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         bind -model set_tile_broadcast_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1016.621 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1018.055 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1018.055 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast 
Execute         schedule -model set_tile_broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1018.055 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast.
Execute         set_default_model set_tile_broadcast 
Execute         bind -model set_tile_broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1018.055 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1018.461 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1018.461 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         schedule -model dfm_Pipeline_VITIS_LOOP_114_2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_114_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_114_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1018.840 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.sched.adb -f 
INFO-FLOW: Finish scheduling dfm_Pipeline_VITIS_LOOP_114_2.
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         bind -model dfm_Pipeline_VITIS_LOOP_114_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1018.840 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.bind.adb -f 
INFO-FLOW: Finish binding dfm_Pipeline_VITIS_LOOP_114_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm 
Execute         schedule -model dfm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1019.445 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.sched.adb -f 
INFO-FLOW: Finish scheduling dfm.
Execute         set_default_model dfm 
Execute         bind -model dfm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1019.445 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.bind.adb -f 
INFO-FLOW: Finish binding dfm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         schedule -model pu_kernel_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1019.645 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_init_au.
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         bind -model pu_kernel_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1019.645 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_comp 
Execute         schedule -model pu_comp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_136_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1019.949 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.sched.adb -f 
INFO-FLOW: Finish scheduling pu_comp.
Execute         set_default_model pu_comp 
Execute         bind -model pu_comp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1019.949 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.bind.adb -f 
INFO-FLOW: Finish binding pu_comp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_206_3 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_206_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_206_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1020.242 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_206_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_206_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_206_3.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_206_3 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_206_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1020.242 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_206_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_206_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_206_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_199_2 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_199_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1020.504 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_199_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_199_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_199_2.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_199_2 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_199_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1020.504 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_199_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_199_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_199_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel 
Execute         schedule -model pu_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1020.914 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.
Execute         set_default_model pu_kernel 
Execute         bind -model pu_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1020.914 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1021.672 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1021.672 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         schedule -model pu_kernel.1_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1021.914 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_init_au.
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         bind -model pu_kernel.1_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1021.914 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_206_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1021.914 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_206_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_206_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_206_3.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1021.914 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_206_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_206_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_206_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1021.914 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_199_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_199_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_199_2.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1021.914 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_199_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_199_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_199_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1 
Execute         schedule -model pu_kernel.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1023.250 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1.
Execute         set_default_model pu_kernel.1 
Execute         bind -model pu_kernel.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1023.352 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.000 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.000 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         schedule -model pu_kernel.2_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.001 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_init_au.
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         bind -model pu_kernel.2_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.001 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_206_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.001 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_206_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_206_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_206_3.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.001 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_206_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_206_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_206_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.001 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_199_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_199_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_199_2.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.001 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_199_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_199_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_199_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2 
Execute         schedule -model pu_kernel.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.002 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2.
Execute         set_default_model pu_kernel.2 
Execute         bind -model pu_kernel.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.002 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.002 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.002 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         schedule -model pu_kernel.3_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.003 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_init_au.
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         bind -model pu_kernel.3_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.003 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_206_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.003 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_206_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_206_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_206_3.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.003 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_206_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_206_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_206_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.003 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_199_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_199_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_199_2.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.003 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_199_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_199_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_199_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3 
Execute         schedule -model pu_kernel.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.004 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3.
Execute         set_default_model pu_kernel.3 
Execute         bind -model pu_kernel.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.004 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         schedule -model dataflow_in_loop_row_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.004 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_row_loop.
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         bind -model dataflow_in_loop_row_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.004 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_row_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.005 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.005 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_114_2 
Execute         rtl_gen_preprocess dfm 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_comp 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_206_3 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_199_2 
Execute         rtl_gen_preprocess pu_kernel 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_206_3 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_199_2 
Execute         rtl_gen_preprocess pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_206_3 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_199_2 
Execute         rtl_gen_preprocess pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_206_3 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_199_2 
Execute         rtl_gen_preprocess pu_kernel.3 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp pu_kernel_Pipeline_VITIS_LOOP_206_3 pu_kernel_Pipeline_VITIS_LOOP_199_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_206_3 pu_kernel.1_Pipeline_VITIS_LOOP_199_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_206_3 pu_kernel.2_Pipeline_VITIS_LOOP_199_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_206_3 pu_kernel.3_Pipeline_VITIS_LOOP_199_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.005 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.007 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.010 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast 
Execute         syn_report -csynth -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -model set_tile_broadcast -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.adb 
Execute         db_write -model set_tile_broadcast -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.011 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm_Pipeline_VITIS_LOOP_114_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_114_2' pipeline 'VITIS_LOOP_114_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.012 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_114_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm_Pipeline_VITIS_LOOP_114_2 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_114_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm_Pipeline_VITIS_LOOP_114_2 
Execute         syn_report -csynth -model dfm_Pipeline_VITIS_LOOP_114_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_114_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm_Pipeline_VITIS_LOOP_114_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_114_2_csynth.xml 
Execute         syn_report -verbosereport -model dfm_Pipeline_VITIS_LOOP_114_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_114_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.adb 
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_114_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm_Pipeline_VITIS_LOOP_114_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.013 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm 
Execute         gen_rtl dfm -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm 
Execute         syn_report -csynth -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.xml 
Execute         syn_report -verbosereport -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.adb 
Execute         db_write -model dfm -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.015 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_init_au 
Execute         gen_rtl pu_kernel_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_comp -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp' pipeline 'VITIS_LOOP_136_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.015 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_comp -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_comp 
Execute         gen_rtl pu_comp -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_comp 
Execute         syn_report -csynth -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.xml 
Execute         syn_report -verbosereport -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_comp -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.adb 
Execute         db_write -model pu_comp -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_comp -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_206_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_206_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_206_3' pipeline 'VITIS_LOOP_206_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_206_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.016 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_206_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_206_3 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_206_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_206_3 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_206_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_206_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_206_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_206_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_206_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_206_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_206_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_206_3.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_206_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_206_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_206_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_199_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_199_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_199_2' pipeline 'VITIS_LOOP_199_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_199_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.017 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_199_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_199_2 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_199_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_199_2 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_199_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_199_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_199_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_199_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_199_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_199_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_199_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_199_2.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_199_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_199_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_199_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.019 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel 
Execute         syn_report -csynth -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         db_write -model pu_kernel -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.adb 
Execute         db_write -model pu_kernel -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.022 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.022 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_init_au 
Execute         gen_rtl pu_kernel.1_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.1_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_206_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_206_3' pipeline 'VITIS_LOOP_206_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_206_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_206_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_206_3 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_206_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_206_3 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_206_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_206_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_206_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_206_3.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_206_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_206_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_206_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_199_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_199_2' pipeline 'VITIS_LOOP_199_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_199_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.024 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_199_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_199_2 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_199_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_199_2 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_199_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_199_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_199_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_199_2.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_199_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_199_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_199_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.026 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1 
Execute         syn_report -csynth -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         db_write -model pu_kernel.1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.adb 
Execute         db_write -model pu_kernel.1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.028 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.029 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_init_au 
Execute         gen_rtl pu_kernel.2_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.2_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_206_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_206_3' pipeline 'VITIS_LOOP_206_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_206_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.029 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_206_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_206_3 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_206_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_206_3 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_206_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_206_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_206_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_206_3.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_206_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_206_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_206_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_199_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_199_2' pipeline 'VITIS_LOOP_199_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_199_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.030 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_199_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_199_2 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_199_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_199_2 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_199_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_199_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_199_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_199_2.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_199_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_199_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_199_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.033 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2 
Execute         syn_report -csynth -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         db_write -model pu_kernel.2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.adb 
Execute         db_write -model pu_kernel.2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.035 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.035 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_init_au 
Execute         gen_rtl pu_kernel.3_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.3_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_206_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_206_3' pipeline 'VITIS_LOOP_206_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_206_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.036 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_206_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_206_3 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_206_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_206_3 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_206_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_206_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_206_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_206_3.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_206_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_206_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_206_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_199_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_199_2' pipeline 'VITIS_LOOP_199_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_199_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.037 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_199_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_199_2 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_199_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_199_2 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_199_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_199_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_199_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_199_2.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_199_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_199_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_199_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.039 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3 
Execute         syn_report -csynth -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         db_write -model pu_kernel.3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.adb 
Execute         db_write -model pu_kernel.3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dataflow_in_loop_row_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.62 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.044 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dataflow_in_loop_row_loop 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dataflow_in_loop_row_loop 
Execute         syn_report -csynth -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.xml 
Execute         syn_report -verbosereport -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.14 sec.
Execute         db_write -model dataflow_in_loop_row_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.adb 
Execute         db_write -model dataflow_in_loop_row_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dataflow_in_loop_row_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 1.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.38 seconds; current allocated memory: 1.048 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.14 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.86 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp pu_kernel_Pipeline_VITIS_LOOP_206_3 pu_kernel_Pipeline_VITIS_LOOP_199_2 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_206_3 pu_kernel.1_Pipeline_VITIS_LOOP_199_2 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_206_3 pu_kernel.2_Pipeline_VITIS_LOOP_199_2 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_206_3 pu_kernel.3_Pipeline_VITIS_LOOP_199_2 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm_Pipeline_VITIS_LOOP_114_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_32s_30ns_32_2_1.
INFO-FLOW: Append model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_comp] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_206_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_206_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_199_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_199_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_206_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_206_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_199_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_199_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_206_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_206_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_199_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_199_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_206_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_206_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_199_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_199_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dataflow_in_loop_row_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_gmem3_m_axi.
INFO-FLOW: Append model spmm_hls_gmem3_m_axi
INFO-FLOW: Found component spmm_hls_gmem4_m_axi.
INFO-FLOW: Append model spmm_hls_gmem4_m_axi
INFO-FLOW: Found component spmm_hls_gmem5_m_axi.
INFO-FLOW: Append model spmm_hls_gmem5_m_axi
INFO-FLOW: Found component spmm_hls_gmem6_m_axi.
INFO-FLOW: Append model spmm_hls_gmem6_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: Append model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile_broadcast
INFO-FLOW: Append model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model dfm_Pipeline_VITIS_LOOP_114_2
INFO-FLOW: Append model dfm
INFO-FLOW: Append model pu_kernel_Pipeline_init_au
INFO-FLOW: Append model pu_comp
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_206_3
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_199_2
INFO-FLOW: Append model pu_kernel
INFO-FLOW: Append model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_1_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_206_3
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_199_2
INFO-FLOW: Append model pu_kernel_1
INFO-FLOW: Append model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_2_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_206_3
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_199_2
INFO-FLOW: Append model pu_kernel_2
INFO-FLOW: Append model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_3_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_206_3
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_199_2
INFO-FLOW: Append model pu_kernel_3
INFO-FLOW: Append model dataflow_in_loop_row_loop
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_32s_30ns_32_2_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_gmem3_m_axi spmm_hls_gmem4_m_axi spmm_hls_gmem5_m_axi spmm_hls_gmem6_m_axi spmm_hls_control_s_axi set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp pu_kernel_Pipeline_VITIS_LOOP_206_3 pu_kernel_Pipeline_VITIS_LOOP_199_2 pu_kernel pu_kernel_1_Pipeline_pu_save_stream_into_pu pu_kernel_1_Pipeline_init_au pu_kernel_1_Pipeline_VITIS_LOOP_206_3 pu_kernel_1_Pipeline_VITIS_LOOP_199_2 pu_kernel_1 pu_kernel_2_Pipeline_pu_save_stream_into_pu pu_kernel_2_Pipeline_init_au pu_kernel_2_Pipeline_VITIS_LOOP_206_3 pu_kernel_2_Pipeline_VITIS_LOOP_199_2 pu_kernel_2 pu_kernel_3_Pipeline_pu_save_stream_into_pu pu_kernel_3_Pipeline_init_au pu_kernel_3_Pipeline_VITIS_LOOP_206_3 pu_kernel_3_Pipeline_VITIS_LOOP_199_2 pu_kernel_3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem3_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem4_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem5_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem6_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile_broadcast
INFO-FLOW: To file: write model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model dfm_Pipeline_VITIS_LOOP_114_2
INFO-FLOW: To file: write model dfm
INFO-FLOW: To file: write model pu_kernel_Pipeline_init_au
INFO-FLOW: To file: write model pu_comp
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_206_3
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_199_2
INFO-FLOW: To file: write model pu_kernel
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_206_3
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_199_2
INFO-FLOW: To file: write model pu_kernel_1
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_206_3
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_199_2
INFO-FLOW: To file: write model pu_kernel_2
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_206_3
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_199_2
INFO-FLOW: To file: write model pu_kernel_3
INFO-FLOW: To file: write model dataflow_in_loop_row_loop
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_114_2
dfm
pu_kernel_Pipeline_init_au
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_206_3
pu_kernel_Pipeline_VITIS_LOOP_199_2
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_init_au
pu_kernel_1_Pipeline_VITIS_LOOP_206_3
pu_kernel_1_Pipeline_VITIS_LOOP_199_2
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_init_au
pu_kernel_2_Pipeline_VITIS_LOOP_206_3
pu_kernel_2_Pipeline_VITIS_LOOP_199_2
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_init_au
pu_kernel_3_Pipeline_VITIS_LOOP_206_3
pu_kernel_3_Pipeline_VITIS_LOOP_199_2
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_206_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_199_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_206_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_199_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_206_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_199_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_206_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_199_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.051 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_114_2
dfm
pu_kernel_Pipeline_init_au
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_206_3
pu_kernel_Pipeline_VITIS_LOOP_199_2
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_init_au
pu_kernel_1_Pipeline_VITIS_LOOP_206_3
pu_kernel_1_Pipeline_VITIS_LOOP_199_2
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_init_au
pu_kernel_2_Pipeline_VITIS_LOOP_206_3
pu_kernel_2_Pipeline_VITIS_LOOP_199_2
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_init_au
pu_kernel_3_Pipeline_VITIS_LOOP_206_3
pu_kernel_3_Pipeline_VITIS_LOOP_199_2
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_206_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_199_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_206_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_199_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_206_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_199_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_206_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_199_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem6_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem6 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls dataflow_in_loop_row_loop grp_dataflow_in_loop_row_loop_fu_178 set_tile_broadcast set_tile_broadcast_U0 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_copy_tile_loop grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 pu_kernel pu_kernel_U0 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_372 pu_kernel_Pipeline_init_au grp_pu_kernel_Pipeline_init_au_fu_382 dfm {grp_dfm_fu_388 grp_dfm_fu_388 grp_dfm_fu_388 grp_dfm_fu_388} dfm_Pipeline_VITIS_LOOP_114_2 {grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181 grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181 grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181 grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181} pu_comp {grp_pu_comp_fu_401 grp_pu_comp_fu_401 grp_pu_comp_fu_401 grp_pu_comp_fu_401} pu_kernel_Pipeline_VITIS_LOOP_206_3 grp_pu_kernel_Pipeline_VITIS_LOOP_206_3_fu_412 pu_kernel_Pipeline_VITIS_LOOP_199_2 grp_pu_kernel_Pipeline_VITIS_LOOP_199_2_fu_419 pu_kernel_1 pu_kernel_1_U0 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_372 pu_kernel_1_Pipeline_init_au grp_pu_kernel_1_Pipeline_init_au_fu_382 pu_kernel_1_Pipeline_VITIS_LOOP_206_3 grp_pu_kernel_1_Pipeline_VITIS_LOOP_206_3_fu_412 pu_kernel_1_Pipeline_VITIS_LOOP_199_2 grp_pu_kernel_1_Pipeline_VITIS_LOOP_199_2_fu_419 pu_kernel_2 pu_kernel_2_U0 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_372 pu_kernel_2_Pipeline_init_au grp_pu_kernel_2_Pipeline_init_au_fu_382 pu_kernel_2_Pipeline_VITIS_LOOP_206_3 grp_pu_kernel_2_Pipeline_VITIS_LOOP_206_3_fu_412 pu_kernel_2_Pipeline_VITIS_LOOP_199_2 grp_pu_kernel_2_Pipeline_VITIS_LOOP_199_2_fu_419 pu_kernel_3 pu_kernel_3_U0 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_372 pu_kernel_3_Pipeline_init_au grp_pu_kernel_3_Pipeline_init_au_fu_382 pu_kernel_3_Pipeline_VITIS_LOOP_206_3 grp_pu_kernel_3_Pipeline_VITIS_LOOP_206_3_fu_412 pu_kernel_3_Pipeline_VITIS_LOOP_199_2 grp_pu_kernel_3_Pipeline_VITIS_LOOP_199_2_fu_419} INST2MODULE {spmm_hls spmm_hls grp_dataflow_in_loop_row_loop_fu_178 dataflow_in_loop_row_loop set_tile_broadcast_U0 set_tile_broadcast grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 set_tile_broadcast_Pipeline_copy_tile_loop pu_kernel_U0 pu_kernel grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_372 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_init_au_fu_382 pu_kernel_Pipeline_init_au grp_dfm_fu_388 dfm grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181 dfm_Pipeline_VITIS_LOOP_114_2 grp_pu_comp_fu_401 pu_comp grp_pu_kernel_Pipeline_VITIS_LOOP_206_3_fu_412 pu_kernel_Pipeline_VITIS_LOOP_206_3 grp_pu_kernel_Pipeline_VITIS_LOOP_199_2_fu_419 pu_kernel_Pipeline_VITIS_LOOP_199_2 pu_kernel_1_U0 pu_kernel_1 grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_372 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_init_au_fu_382 pu_kernel_1_Pipeline_init_au grp_pu_kernel_1_Pipeline_VITIS_LOOP_206_3_fu_412 pu_kernel_1_Pipeline_VITIS_LOOP_206_3 grp_pu_kernel_1_Pipeline_VITIS_LOOP_199_2_fu_419 pu_kernel_1_Pipeline_VITIS_LOOP_199_2 pu_kernel_2_U0 pu_kernel_2 grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_372 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_init_au_fu_382 pu_kernel_2_Pipeline_init_au grp_pu_kernel_2_Pipeline_VITIS_LOOP_206_3_fu_412 pu_kernel_2_Pipeline_VITIS_LOOP_206_3 grp_pu_kernel_2_Pipeline_VITIS_LOOP_199_2_fu_419 pu_kernel_2_Pipeline_VITIS_LOOP_199_2 pu_kernel_3_U0 pu_kernel_3 grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_372 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_init_au_fu_382 pu_kernel_3_Pipeline_init_au grp_pu_kernel_3_Pipeline_VITIS_LOOP_206_3_fu_412 pu_kernel_3_Pipeline_VITIS_LOOP_206_3 grp_pu_kernel_3_Pipeline_VITIS_LOOP_199_2_fu_419 pu_kernel_3_Pipeline_VITIS_LOOP_199_2} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_dataflow_in_loop_row_loop_fu_178} grp_dataflow_in_loop_row_loop_fu_178 {DEPTH 2 CHILDREN {set_tile_broadcast_U0 pu_kernel_U0 pu_kernel_1_U0 pu_kernel_2_U0 pu_kernel_3_U0}} set_tile_broadcast_U0 {DEPTH 3 CHILDREN {grp_set_tile_broadcast_Pipeline_init_seen_fu_263 grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271}} grp_set_tile_broadcast_Pipeline_init_seen_fu_263 {DEPTH 4 CHILDREN {}} grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 {DEPTH 4 CHILDREN {}} pu_kernel_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_372 grp_pu_kernel_Pipeline_init_au_fu_382 grp_dfm_fu_388 grp_pu_comp_fu_401 grp_pu_kernel_Pipeline_VITIS_LOOP_206_3_fu_412 grp_pu_kernel_Pipeline_VITIS_LOOP_199_2_fu_419}} grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_372 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_init_au_fu_382 {DEPTH 4 CHILDREN {}} grp_dfm_fu_388 {DEPTH 4 CHILDREN grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181} grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181 {DEPTH 5 CHILDREN {}} grp_pu_comp_fu_401 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_206_3_fu_412 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_199_2_fu_419 {DEPTH 4 CHILDREN {}} pu_kernel_1_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_372 grp_pu_kernel_1_Pipeline_init_au_fu_382 grp_dfm_fu_388 grp_pu_comp_fu_401 grp_pu_kernel_1_Pipeline_VITIS_LOOP_206_3_fu_412 grp_pu_kernel_1_Pipeline_VITIS_LOOP_199_2_fu_419}} grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_372 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_init_au_fu_382 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_206_3_fu_412 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_199_2_fu_419 {DEPTH 4 CHILDREN {}} pu_kernel_2_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_372 grp_pu_kernel_2_Pipeline_init_au_fu_382 grp_dfm_fu_388 grp_pu_comp_fu_401 grp_pu_kernel_2_Pipeline_VITIS_LOOP_206_3_fu_412 grp_pu_kernel_2_Pipeline_VITIS_LOOP_199_2_fu_419}} grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_372 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_init_au_fu_382 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_206_3_fu_412 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_199_2_fu_419 {DEPTH 4 CHILDREN {}} pu_kernel_3_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_372 grp_pu_kernel_3_Pipeline_init_au_fu_382 grp_dfm_fu_388 grp_pu_comp_fu_401 grp_pu_kernel_3_Pipeline_VITIS_LOOP_206_3_fu_412 grp_pu_kernel_3_Pipeline_VITIS_LOOP_199_2_fu_419}} grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_372 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_init_au_fu_382 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_206_3_fu_412 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_199_2_fu_419 {DEPTH 4 CHILDREN {}}} MODULEDATA {set_tile_broadcast_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_308_p2 SOURCE src/spmm_device_fpga.cpp:57 VARIABLE add_ln57 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_322_p2 SOURCE src/spmm_device_fpga.cpp:59 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_346_p2 SOURCE src/spmm_device_fpga.cpp:62 VARIABLE add_ln62 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_372_p2 SOURCE src/spmm_device_fpga.cpp:63 VARIABLE add_ln63 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_634_p2 SOURCE src/spmm_device_fpga.cpp:84 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_value_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_y_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_ref_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:162 VARIABLE add_ln162 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm_Pipeline_VITIS_LOOP_114_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_128_p2 SOURCE src/spmm_device_fpga.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_114_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_215_p2 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_111_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U41 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE mul LOOP VITIS_LOOP_111_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_264_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_111_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_234_p2 SOURCE src/spmm_device_fpga.cpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_111_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_307_p2 SOURCE src/spmm_device_fpga.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_121_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:176 VARIABLE add_ln176 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_comp {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_108_p2 SOURCE src/spmm_device_fpga.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U52 SOURCE src/spmm_device_fpga.cpp:138 VARIABLE mul LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_206_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:206 VARIABLE add_ln206 LOOP VITIS_LOOP_206_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_199_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:199 VARIABLE add_ln199 LOOP VITIS_LOOP_199_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U62 SOURCE src/spmm_device_fpga.cpp:201 VARIABLE add_i LOOP VITIS_LOOP_199_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U63 SOURCE src/spmm_device_fpga.cpp:201 VARIABLE add4_i LOOP VITIS_LOOP_199_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:150 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:155 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:155 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:156 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_to_dbuf_begin_U SOURCE {} VARIABLE tile_to_dbuf_begin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:159 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:159 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:159 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:170 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:170 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:171 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_590_p2 SOURCE src/spmm_device_fpga.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_183_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 64 URAM 0}} pu_kernel_1_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:162 VARIABLE add_ln162 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:176 VARIABLE add_ln176 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_206_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:206 VARIABLE add_ln206 LOOP VITIS_LOOP_206_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_199_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:199 VARIABLE add_ln199 LOOP VITIS_LOOP_199_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U93 SOURCE src/spmm_device_fpga.cpp:201 VARIABLE add_i LOOP VITIS_LOOP_199_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U94 SOURCE src/spmm_device_fpga.cpp:201 VARIABLE add3_i LOOP VITIS_LOOP_199_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_1 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:150 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:155 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:155 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:156 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_to_dbuf_begin_U SOURCE {} VARIABLE tile_to_dbuf_begin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:159 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:159 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:159 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:170 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:170 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:171 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_590_p2 SOURCE src/spmm_device_fpga.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_183_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 64 URAM 0}} pu_kernel_2_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:162 VARIABLE add_ln162 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:176 VARIABLE add_ln176 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_206_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:206 VARIABLE add_ln206 LOOP VITIS_LOOP_206_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_199_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:199 VARIABLE add_ln199 LOOP VITIS_LOOP_199_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U117 SOURCE src/spmm_device_fpga.cpp:201 VARIABLE add_i LOOP VITIS_LOOP_199_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U118 SOURCE src/spmm_device_fpga.cpp:201 VARIABLE add2_i LOOP VITIS_LOOP_199_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_2 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:150 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:155 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:155 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:156 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_to_dbuf_begin_U SOURCE {} VARIABLE tile_to_dbuf_begin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:159 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:159 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:159 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:170 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:170 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:171 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_590_p2 SOURCE src/spmm_device_fpga.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_183_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 64 URAM 0}} pu_kernel_3_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:162 VARIABLE add_ln162 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:176 VARIABLE add_ln176 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_206_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:206 VARIABLE add_ln206 LOOP VITIS_LOOP_206_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_199_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:199 VARIABLE add_ln199 LOOP VITIS_LOOP_199_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U141 SOURCE src/spmm_device_fpga.cpp:201 VARIABLE add_i LOOP VITIS_LOOP_199_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U142 SOURCE src/spmm_device_fpga.cpp:201 VARIABLE add1_i LOOP VITIS_LOOP_199_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_3 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:150 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:155 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:155 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:156 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_to_dbuf_begin_U SOURCE {} VARIABLE tile_to_dbuf_begin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:159 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:159 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:159 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:170 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:170 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:171 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_590_p2 SOURCE src/spmm_device_fpga.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_183_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 64 URAM 0}} dataflow_in_loop_row_loop {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_01_U SOURCE {} VARIABLE s_01 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_12_U SOURCE {} VARIABLE s_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_23_U SOURCE {} VARIABLE s_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_34_U SOURCE {} VARIABLE s_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 40 BRAM 256 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_216_p2 SOURCE src/spmm_device_fpga.cpp:264 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 40 BRAM 256 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.9 seconds; current allocated memory: 1.072 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 24.22 sec.
Command     csynth_design done; 34.23 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32.17 seconds. CPU system time: 1.98 seconds. Elapsed time: 34.23 seconds; current allocated memory: 364.926 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Tue Sep 02 16:52:05 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.69 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.89 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.785 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.48 sec.
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:204:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:220:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:250:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.63 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.4 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.77 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.89 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.38 sec.
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:204:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:220:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:250:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:311:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:313:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:314:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:314:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:315:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:315:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:316:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:316:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:317:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:317:29)
Execute         send_msg_by_id WARNING @200-471@%s%s 13 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.5 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.47 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.12 seconds; current allocated memory: 736.309 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.6 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.6 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.96 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.96 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.74 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:121:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'write_to_Obuf(float*, float*, unsigned int, unsigned int)' into 'pu_kernel(hls::stream<TilePkt, 0>&, float const*, unsigned int)' (src/spmm_device_fpga.cpp:161:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:305:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:305:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:305:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:305:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:305:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_2'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.07 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.79 seconds; current allocated memory: 736.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.750 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 738.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.14 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:264) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 740.207 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_111_1' (src/spmm_device_fpga.cpp:111) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_2' (src/spmm_device_fpga.cpp:114) in function 'dfm': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_121_3' (src/spmm_device_fpga.cpp:121) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:313)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:313 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:306:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
Command           transform done; 0.33 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 765.016 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_202_1' (src/spmm_device_fpga.cpp:192:21) in function 'pu_kernel.3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_202_1' (src/spmm_device_fpga.cpp:192:21) in function 'pu_kernel.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_202_1' (src/spmm_device_fpga.cpp:192:21) in function 'pu_kernel.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_202_1' (src/spmm_device_fpga.cpp:192:21) in function 'pu_kernel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_1' (src/spmm_device_fpga.cpp:111:28) in function 'dfm' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:178:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:151:15)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:237:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:243:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:178:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:237:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:243:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:178:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:237:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:243:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:178:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:237:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:243:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:138:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_to_dbuf_begin' (src/spmm_device_fpga.cpp:118:35)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_to_dbuf_begin' (src/spmm_device_fpga.cpp:122:67)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.5 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.108 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.27 sec.
Command       elaborate done; 10.19 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_init_au' to 'pu_kernel_1_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_148_138' to 'pu_kernel_1_Pipeline_VITIS_LOOP_148_138'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_148_1' to 'pu_kernel_1_Pipeline_VITIS_LOOP_148_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_241_3' to 'pu_kernel_1_Pipeline_VITIS_LOOP_241_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_235_2' to 'pu_kernel_1_Pipeline_VITIS_LOOP_235_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_148_139' to 'pu_kernel_1_Pipeline_VITIS_LOOP_148_139'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_init_au' to 'pu_kernel_2_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_148_136' to 'pu_kernel_2_Pipeline_VITIS_LOOP_148_136'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_148_1' to 'pu_kernel_2_Pipeline_VITIS_LOOP_148_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_241_3' to 'pu_kernel_2_Pipeline_VITIS_LOOP_241_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_235_2' to 'pu_kernel_2_Pipeline_VITIS_LOOP_235_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_148_137' to 'pu_kernel_2_Pipeline_VITIS_LOOP_148_137'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_init_au' to 'pu_kernel_3_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_148_134' to 'pu_kernel_3_Pipeline_VITIS_LOOP_148_134'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_148_1' to 'pu_kernel_3_Pipeline_VITIS_LOOP_148_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_241_3' to 'pu_kernel_3_Pipeline_VITIS_LOOP_241_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_235_2' to 'pu_kernel_3_Pipeline_VITIS_LOOP_235_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_148_135' to 'pu_kernel_3_Pipeline_VITIS_LOOP_148_135'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model dataflow_in_loop_row_loop 
Execute         preproc_iomode -model pu_kernel.3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.2 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel.1 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_init_au 
Execute         preproc_iomode -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model pu_kernel 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_148_141 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_235_2 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_241_3 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_148_1 
Execute         preproc_iomode -model pu_kernel_Pipeline_VITIS_LOOP_148_140 
Execute         preproc_iomode -model pu_comp 
Execute         preproc_iomode -model pu_kernel_Pipeline_init_au 
Execute         preproc_iomode -model dfm 
Execute         preproc_iomode -model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         preproc_iomode -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model set_tile_broadcast 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp pu_kernel_Pipeline_VITIS_LOOP_148_140 pu_kernel_Pipeline_VITIS_LOOP_148_1 pu_kernel_Pipeline_VITIS_LOOP_241_3 pu_kernel_Pipeline_VITIS_LOOP_235_2 pu_kernel_Pipeline_VITIS_LOOP_148_141 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_148_138 pu_kernel.1_Pipeline_VITIS_LOOP_148_1 pu_kernel.1_Pipeline_VITIS_LOOP_241_3 pu_kernel.1_Pipeline_VITIS_LOOP_235_2 pu_kernel.1_Pipeline_VITIS_LOOP_148_139 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_148_136 pu_kernel.2_Pipeline_VITIS_LOOP_148_1 pu_kernel.2_Pipeline_VITIS_LOOP_241_3 pu_kernel.2_Pipeline_VITIS_LOOP_235_2 pu_kernel.2_Pipeline_VITIS_LOOP_148_137 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_148_134 pu_kernel.3_Pipeline_VITIS_LOOP_148_1 pu_kernel.3_Pipeline_VITIS_LOOP_241_3 pu_kernel.3_Pipeline_VITIS_LOOP_235_2 pu_kernel.3_Pipeline_VITIS_LOOP_148_135 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         apply_spec_resource_limit set_tile_broadcast 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : dfm_Pipeline_VITIS_LOOP_114_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         apply_spec_resource_limit dfm_Pipeline_VITIS_LOOP_114_2 
INFO-FLOW: Configuring Module : dfm ...
Execute         set_default_model dfm 
Execute         apply_spec_resource_limit dfm 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_init_au ...
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_comp ...
Execute         set_default_model pu_comp 
Execute         apply_spec_resource_limit pu_comp 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_148_140 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_148_140 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_148_140 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_148_1 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_148_1 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_148_1 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_241_3 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_241_3 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_241_3 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_235_2 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_235_2 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_235_2 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_VITIS_LOOP_148_141 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_148_141 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_VITIS_LOOP_148_141 
INFO-FLOW: Configuring Module : pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         apply_spec_resource_limit pu_kernel 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_init_au ...
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_148_138 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_148_138 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_148_1 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_148_1 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_241_3 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_241_3 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_235_2 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_235_2 
INFO-FLOW: Configuring Module : pu_kernel.1_Pipeline_VITIS_LOOP_148_139 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 
Execute         apply_spec_resource_limit pu_kernel.1_Pipeline_VITIS_LOOP_148_139 
INFO-FLOW: Configuring Module : pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         apply_spec_resource_limit pu_kernel.1 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_init_au ...
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_148_136 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_148_136 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_148_1 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_148_1 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_241_3 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_241_3 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_235_2 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_235_2 
INFO-FLOW: Configuring Module : pu_kernel.2_Pipeline_VITIS_LOOP_148_137 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 
Execute         apply_spec_resource_limit pu_kernel.2_Pipeline_VITIS_LOOP_148_137 
INFO-FLOW: Configuring Module : pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         apply_spec_resource_limit pu_kernel.2 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_init_au ...
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_148_134 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_148_134 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_148_1 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_148_1 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_241_3 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_241_3 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_235_2 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_235_2 
INFO-FLOW: Configuring Module : pu_kernel.3_Pipeline_VITIS_LOOP_148_135 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 
Execute         apply_spec_resource_limit pu_kernel.3_Pipeline_VITIS_LOOP_148_135 
INFO-FLOW: Configuring Module : pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         apply_spec_resource_limit pu_kernel.3 
INFO-FLOW: Configuring Module : dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         apply_spec_resource_limit dataflow_in_loop_row_loop 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp pu_kernel_Pipeline_VITIS_LOOP_148_140 pu_kernel_Pipeline_VITIS_LOOP_148_1 pu_kernel_Pipeline_VITIS_LOOP_241_3 pu_kernel_Pipeline_VITIS_LOOP_235_2 pu_kernel_Pipeline_VITIS_LOOP_148_141 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_148_138 pu_kernel.1_Pipeline_VITIS_LOOP_148_1 pu_kernel.1_Pipeline_VITIS_LOOP_241_3 pu_kernel.1_Pipeline_VITIS_LOOP_235_2 pu_kernel.1_Pipeline_VITIS_LOOP_148_139 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_148_136 pu_kernel.2_Pipeline_VITIS_LOOP_148_1 pu_kernel.2_Pipeline_VITIS_LOOP_241_3 pu_kernel.2_Pipeline_VITIS_LOOP_235_2 pu_kernel.2_Pipeline_VITIS_LOOP_148_137 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_148_134 pu_kernel.3_Pipeline_VITIS_LOOP_148_1 pu_kernel.3_Pipeline_VITIS_LOOP_241_3 pu_kernel.3_Pipeline_VITIS_LOOP_235_2 pu_kernel.3_Pipeline_VITIS_LOOP_148_135 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         cdfg_preprocess -model set_tile_broadcast 
Execute         rtl_gen_preprocess set_tile_broadcast 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: dfm_Pipeline_VITIS_LOOP_114_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         cdfg_preprocess -model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_114_2 
INFO-FLOW: Preprocessing Module: dfm ...
Execute         set_default_model dfm 
Execute         cdfg_preprocess -model dfm 
Execute         rtl_gen_preprocess dfm 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_init_au ...
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_comp ...
Execute         set_default_model pu_comp 
Execute         cdfg_preprocess -model pu_comp 
Execute         rtl_gen_preprocess pu_comp 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_148_140 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_148_140 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_148_140 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_148_140 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_148_1 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_148_1 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_148_1 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_148_1 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_241_3 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_241_3 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_241_3 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_241_3 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_235_2 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_235_2 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_235_2 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_235_2 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_VITIS_LOOP_148_141 ...
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_148_141 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_VITIS_LOOP_148_141 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_148_141 
INFO-FLOW: Preprocessing Module: pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         cdfg_preprocess -model pu_kernel 
Execute         rtl_gen_preprocess pu_kernel 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_init_au ...
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_148_138 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_148_138 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_148_1 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_148_1 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_241_3 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_241_3 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_235_2 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_235_2 
INFO-FLOW: Preprocessing Module: pu_kernel.1_Pipeline_VITIS_LOOP_148_139 ...
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 
Execute         cdfg_preprocess -model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_148_139 
INFO-FLOW: Preprocessing Module: pu_kernel.1 ...
Execute         set_default_model pu_kernel.1 
Execute         cdfg_preprocess -model pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.1 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_init_au ...
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_148_136 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_148_136 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_148_1 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_148_1 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_241_3 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_241_3 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_235_2 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_235_2 
INFO-FLOW: Preprocessing Module: pu_kernel.2_Pipeline_VITIS_LOOP_148_137 ...
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 
Execute         cdfg_preprocess -model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_148_137 
INFO-FLOW: Preprocessing Module: pu_kernel.2 ...
Execute         set_default_model pu_kernel.2 
Execute         cdfg_preprocess -model pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.2 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_init_au ...
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_148_134 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_148_134 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_148_1 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_148_1 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_241_3 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_241_3 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_235_2 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_235_2 
INFO-FLOW: Preprocessing Module: pu_kernel.3_Pipeline_VITIS_LOOP_148_135 ...
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 
Execute         cdfg_preprocess -model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_148_135 
INFO-FLOW: Preprocessing Module: pu_kernel.3 ...
Execute         set_default_model pu_kernel.3 
Execute         cdfg_preprocess -model pu_kernel.3 
Execute         rtl_gen_preprocess pu_kernel.3 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_row_loop ...
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         cdfg_preprocess -model dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp pu_kernel_Pipeline_VITIS_LOOP_148_140 pu_kernel_Pipeline_VITIS_LOOP_148_1 pu_kernel_Pipeline_VITIS_LOOP_241_3 pu_kernel_Pipeline_VITIS_LOOP_235_2 pu_kernel_Pipeline_VITIS_LOOP_148_141 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_148_138 pu_kernel.1_Pipeline_VITIS_LOOP_148_1 pu_kernel.1_Pipeline_VITIS_LOOP_241_3 pu_kernel.1_Pipeline_VITIS_LOOP_235_2 pu_kernel.1_Pipeline_VITIS_LOOP_148_139 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_148_136 pu_kernel.2_Pipeline_VITIS_LOOP_148_1 pu_kernel.2_Pipeline_VITIS_LOOP_241_3 pu_kernel.2_Pipeline_VITIS_LOOP_235_2 pu_kernel.2_Pipeline_VITIS_LOOP_148_137 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_148_134 pu_kernel.3_Pipeline_VITIS_LOOP_148_1 pu_kernel.3_Pipeline_VITIS_LOOP_241_3 pu_kernel.3_Pipeline_VITIS_LOOP_235_2 pu_kernel.3_Pipeline_VITIS_LOOP_148_135 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         schedule -model set_tile_broadcast_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.110 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_init_seen.
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         bind -model set_tile_broadcast_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.110 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast 
Execute         schedule -model set_tile_broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast.
Execute         set_default_model set_tile_broadcast 
Execute         bind -model set_tile_broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         schedule -model dfm_Pipeline_VITIS_LOOP_114_2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_114_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_114_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.sched.adb -f 
INFO-FLOW: Finish scheduling dfm_Pipeline_VITIS_LOOP_114_2.
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         bind -model dfm_Pipeline_VITIS_LOOP_114_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.bind.adb -f 
INFO-FLOW: Finish binding dfm_Pipeline_VITIS_LOOP_114_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm 
Execute         schedule -model dfm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.113 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.sched.adb -f 
INFO-FLOW: Finish scheduling dfm.
Execute         set_default_model dfm 
Execute         bind -model dfm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.113 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.bind.adb -f 
INFO-FLOW: Finish binding dfm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         schedule -model pu_kernel_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.113 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_init_au.
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         bind -model pu_kernel_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.113 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_comp 
Execute         schedule -model pu_comp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_136_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.114 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.sched.adb -f 
INFO-FLOW: Finish scheduling pu_comp.
Execute         set_default_model pu_comp 
Execute         bind -model pu_comp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.114 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.bind.adb -f 
INFO-FLOW: Finish binding pu_comp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_148_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_148_140 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_148_140 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.114 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_140.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_140.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_148_140.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_148_140 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_148_140 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.114 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_140.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_140.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_148_140.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_148_1 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_148_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.114 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_148_1.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_148_1 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_148_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.114 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_148_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_241_3 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_241_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.114 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_241_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_241_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_241_3.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_241_3 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_241_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.114 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_241_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_241_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_241_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_235_2 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_235_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_235_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.115 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_235_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_235_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_235_2.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_235_2 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_235_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.115 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_235_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_235_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_235_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_148_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_148_141 
Execute         schedule -model pu_kernel_Pipeline_VITIS_LOOP_148_141 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.115 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_141.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_141.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_VITIS_LOOP_148_141.
Execute         set_default_model pu_kernel_Pipeline_VITIS_LOOP_148_141 
Execute         bind -model pu_kernel_Pipeline_VITIS_LOOP_148_141 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.115 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_141.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_141.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_VITIS_LOOP_148_141.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel 
Execute         schedule -model pu_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.
Execute         set_default_model pu_kernel 
Execute         bind -model pu_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.1_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         schedule -model pu_kernel.1_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_init_au.
Execute         set_default_model pu_kernel.1_Pipeline_init_au 
Execute         bind -model pu_kernel.1_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_148_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.117 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_138.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_138.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_148_138.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.117 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_138.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_138.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_148_138.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.117 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_148_1.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.117 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_148_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.117 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_241_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_241_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_241_3.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.117 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_241_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_241_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_241_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_235_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.117 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_235_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_235_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_235_2.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.117 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_235_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_235_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_235_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_148_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 
Execute         schedule -model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.118 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_139.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_139.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1_Pipeline_VITIS_LOOP_148_139.
Execute         set_default_model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 
Execute         bind -model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.118 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_139.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_139.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1_Pipeline_VITIS_LOOP_148_139.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.1 
Execute         schedule -model pu_kernel.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.118 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.1.
Execute         set_default_model pu_kernel.1 
Execute         bind -model pu_kernel.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.118 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.2_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         schedule -model pu_kernel.2_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_init_au.
Execute         set_default_model pu_kernel.2_Pipeline_init_au 
Execute         bind -model pu_kernel.2_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_148_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_136.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_136.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_148_136.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_136.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_136.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_148_136.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_148_1.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_148_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_241_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_241_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_241_3.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_241_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_241_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_241_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_235_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_235_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_235_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_235_2.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_235_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_235_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_235_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_148_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 
Execute         schedule -model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_137.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_137.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2_Pipeline_VITIS_LOOP_148_137.
Execute         set_default_model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 
Execute         bind -model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_137.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_137.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2_Pipeline_VITIS_LOOP_148_137.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.2 
Execute         schedule -model pu_kernel.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.121 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.2.
Execute         set_default_model pu_kernel.2 
Execute         bind -model pu_kernel.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.121 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel.3_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         schedule -model pu_kernel.3_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_init_au.
Execute         set_default_model pu_kernel.3_Pipeline_init_au 
Execute         bind -model pu_kernel.3_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_148_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_134.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_134.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_148_134.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_134.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_134.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_148_134.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_1.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_148_1.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_1.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_148_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_241_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_241_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_241_3.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_241_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_241_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_241_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_235_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.123 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_235_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_235_2.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_235_2.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.123 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_235_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_235_2.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_235_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_148_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 
Execute         schedule -model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.123 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_135.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_135.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3_Pipeline_VITIS_LOOP_148_135.
Execute         set_default_model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 
Execute         bind -model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.123 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_135.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_135.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3_Pipeline_VITIS_LOOP_148_135.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel.3 
Execute         schedule -model pu_kernel.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.124 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.3.
Execute         set_default_model pu_kernel.3 
Execute         bind -model pu_kernel.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.124 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         schedule -model dataflow_in_loop_row_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.124 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_row_loop.
Execute         set_default_model dataflow_in_loop_row_loop 
Execute         bind -model dataflow_in_loop_row_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.124 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.21 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_row_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.125 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.125 GB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.22 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_114_2 
Execute         rtl_gen_preprocess dfm 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_comp 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_148_140 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_148_1 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_241_3 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_235_2 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_VITIS_LOOP_148_141 
Execute         rtl_gen_preprocess pu_kernel 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_148_138 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_148_1 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_241_3 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_235_2 
Execute         rtl_gen_preprocess pu_kernel.1_Pipeline_VITIS_LOOP_148_139 
Execute         rtl_gen_preprocess pu_kernel.1 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_148_136 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_148_1 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_241_3 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_235_2 
Execute         rtl_gen_preprocess pu_kernel.2_Pipeline_VITIS_LOOP_148_137 
Execute         rtl_gen_preprocess pu_kernel.2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_148_134 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_148_1 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_241_3 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_235_2 
Execute         rtl_gen_preprocess pu_kernel.3_Pipeline_VITIS_LOOP_148_135 
Execute         rtl_gen_preprocess pu_kernel.3 
Execute         rtl_gen_preprocess dataflow_in_loop_row_loop 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp pu_kernel_Pipeline_VITIS_LOOP_148_140 pu_kernel_Pipeline_VITIS_LOOP_148_1 pu_kernel_Pipeline_VITIS_LOOP_241_3 pu_kernel_Pipeline_VITIS_LOOP_235_2 pu_kernel_Pipeline_VITIS_LOOP_148_141 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_148_138 pu_kernel.1_Pipeline_VITIS_LOOP_148_1 pu_kernel.1_Pipeline_VITIS_LOOP_241_3 pu_kernel.1_Pipeline_VITIS_LOOP_235_2 pu_kernel.1_Pipeline_VITIS_LOOP_148_139 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_148_136 pu_kernel.2_Pipeline_VITIS_LOOP_148_1 pu_kernel.2_Pipeline_VITIS_LOOP_241_3 pu_kernel.2_Pipeline_VITIS_LOOP_235_2 pu_kernel.2_Pipeline_VITIS_LOOP_148_137 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_148_134 pu_kernel.3_Pipeline_VITIS_LOOP_148_1 pu_kernel.3_Pipeline_VITIS_LOOP_241_3 pu_kernel.3_Pipeline_VITIS_LOOP_235_2 pu_kernel.3_Pipeline_VITIS_LOOP_148_135 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.125 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.127 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.130 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast 
Execute         syn_report -csynth -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model set_tile_broadcast -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.adb 
Execute         db_write -model set_tile_broadcast -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.131 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm_Pipeline_VITIS_LOOP_114_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_114_2' pipeline 'VITIS_LOOP_114_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.132 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_114_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm_Pipeline_VITIS_LOOP_114_2 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_114_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm_Pipeline_VITIS_LOOP_114_2 
Execute         syn_report -csynth -model dfm_Pipeline_VITIS_LOOP_114_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_114_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm_Pipeline_VITIS_LOOP_114_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_114_2_csynth.xml 
Execute         syn_report -verbosereport -model dfm_Pipeline_VITIS_LOOP_114_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_114_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.adb 
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_114_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm_Pipeline_VITIS_LOOP_114_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.133 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm 
Execute         gen_rtl dfm -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm 
Execute         syn_report -csynth -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.xml 
Execute         syn_report -verbosereport -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.adb 
Execute         db_write -model dfm -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.135 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_init_au 
Execute         gen_rtl pu_kernel_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_comp -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp' pipeline 'VITIS_LOOP_136_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.136 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_comp -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_comp 
Execute         gen_rtl pu_comp -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_comp 
Execute         syn_report -csynth -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.xml 
Execute         syn_report -verbosereport -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_comp -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.adb 
Execute         db_write -model pu_comp -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_comp -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_148_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_148_140 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_140.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_148_140'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.136 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_148_140 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_148_140 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_148_140 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_148_140 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_148_140 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_148_140_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_148_140 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_148_140_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_148_140 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_140.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_148_140 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_140.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_148_140 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_148_140 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_140 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_148_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.137 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_148_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_148_1 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_148_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_148_1 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_148_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_148_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_148_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_148_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_148_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_148_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_1.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_148_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_148_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_241_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_241_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_241_3' pipeline 'VITIS_LOOP_241_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_241_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.138 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_241_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_241_3 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_241_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_241_3 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_241_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_241_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_241_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_241_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_241_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_241_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_241_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_241_3.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_241_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_241_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_241_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_235_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_235_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_235_2' pipeline 'VITIS_LOOP_235_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_235_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.139 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_235_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_235_2 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_235_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_235_2 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_235_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_235_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_235_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_235_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_235_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_235_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_235_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_235_2.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_235_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_235_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_235_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_148_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_VITIS_LOOP_148_141 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_141.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_148_141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.139 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_148_141 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_148_141 
Execute         gen_rtl pu_kernel_Pipeline_VITIS_LOOP_148_141 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_148_141 
Execute         syn_report -csynth -model pu_kernel_Pipeline_VITIS_LOOP_148_141 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_148_141_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_VITIS_LOOP_148_141 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_VITIS_LOOP_148_141_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_VITIS_LOOP_148_141 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_141.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_148_141 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_141.adb 
Execute         db_write -model pu_kernel_Pipeline_VITIS_LOOP_148_141 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_VITIS_LOOP_148_141 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_141 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.142 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel 
Execute         syn_report -csynth -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.31 sec.
Execute         db_write -model pu_kernel -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.adb 
Execute         db_write -model pu_kernel -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.144 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.1_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.1_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.145 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_init_au 
Execute         gen_rtl pu_kernel.1_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.1_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_148_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_138.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_148_138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.146 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_148_138 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_148_138 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_148_138 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_148_138 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_148_138_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_148_138_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_138.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_138.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_148_138 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_148_138 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_138 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.146 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_148_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_148_1 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_148_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_148_1 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_148_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_148_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_1.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_148_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_148_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_241_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_241_3' pipeline 'VITIS_LOOP_241_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_241_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.147 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_241_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_241_3 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_241_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_241_3 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_241_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_241_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_241_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_241_3.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_241_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_241_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_241_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_235_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_235_2' pipeline 'VITIS_LOOP_235_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_235_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.148 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_235_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_235_2 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_235_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_235_2 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_235_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_235_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_235_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_235_2.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_235_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_235_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_235_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_148_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_139.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_148_139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.149 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_148_139 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_148_139 
Execute         gen_rtl pu_kernel.1_Pipeline_VITIS_LOOP_148_139 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_148_139 
Execute         syn_report -csynth -model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_148_139_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_Pipeline_VITIS_LOOP_148_139_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_139.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_139.adb 
Execute         db_write -model pu_kernel.1_Pipeline_VITIS_LOOP_148_139 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1_Pipeline_VITIS_LOOP_148_139 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_139 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.151 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_1 
Execute         gen_rtl pu_kernel.1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_1 
Execute         syn_report -csynth -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.33 sec.
Execute         db_write -model pu_kernel.1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.adb 
Execute         db_write -model pu_kernel.1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.153 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.2_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.2_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.154 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_init_au 
Execute         gen_rtl pu_kernel.2_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.2_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_148_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_136.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_148_136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.155 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_148_136 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_148_136 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_148_136 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_148_136 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_148_136_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_148_136_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_136.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_136.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_148_136 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_148_136 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_136 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.155 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_148_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_148_1 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_148_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_148_1 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_148_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_148_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_1.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_148_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_148_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_241_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_241_3' pipeline 'VITIS_LOOP_241_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_241_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.156 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_241_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_241_3 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_241_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_241_3 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_241_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_241_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_241_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_241_3.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_241_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_241_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_241_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_235_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_235_2' pipeline 'VITIS_LOOP_235_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_235_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.157 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_235_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_235_2 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_235_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_235_2 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_235_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_235_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_235_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_235_2.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_235_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_235_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_235_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_148_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_137.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_148_137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.158 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_148_137 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_148_137 
Execute         gen_rtl pu_kernel.2_Pipeline_VITIS_LOOP_148_137 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_148_137 
Execute         syn_report -csynth -model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_148_137_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_Pipeline_VITIS_LOOP_148_137_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_137.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_137.adb 
Execute         db_write -model pu_kernel.2_Pipeline_VITIS_LOOP_148_137 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2_Pipeline_VITIS_LOOP_148_137 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_137 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.160 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_2 
Execute         gen_rtl pu_kernel.2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_2 
Execute         syn_report -csynth -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.32 sec.
Execute         db_write -model pu_kernel.2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.adb 
Execute         db_write -model pu_kernel.2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.163 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel.3_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel.3_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.163 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_init_au 
Execute         gen_rtl pu_kernel.3_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel.3_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_148_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_134.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_148_134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.164 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_148_134 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_148_134 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_148_134 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_148_134 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_148_134_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_148_134_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_134.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_134.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_148_134 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_148_134 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_134 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.165 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_148_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_148_1 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_148_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_148_1 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_148_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_148_1_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_1.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_148_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_148_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_241_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_241_3' pipeline 'VITIS_LOOP_241_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_241_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.165 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_241_3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_241_3 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_241_3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_241_3 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_241_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_241_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_241_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_241_3.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_241_3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_241_3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_241_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_235_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_235_2' pipeline 'VITIS_LOOP_235_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_235_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.166 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_235_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_235_2 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_235_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_235_2 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_235_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_235_2_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_235_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_235_2.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_235_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_235_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_235_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_148_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_135.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_148_135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.167 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_148_135 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_148_135 
Execute         gen_rtl pu_kernel.3_Pipeline_VITIS_LOOP_148_135 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_148_135 
Execute         syn_report -csynth -model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_148_135_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_Pipeline_VITIS_LOOP_148_135_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_135.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_135.adb 
Execute         db_write -model pu_kernel.3_Pipeline_VITIS_LOOP_148_135 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3_Pipeline_VITIS_LOOP_148_135 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_135 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel.3 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.169 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_3 
Execute         gen_rtl pu_kernel.3 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_3 
Execute         syn_report -csynth -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_3_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel.3 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.33 sec.
Execute         db_write -model pu_kernel.3 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.adb 
Execute         db_write -model pu_kernel.3 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel.3 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dataflow_in_loop_row_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.78 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.174 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dataflow_in_loop_row_loop 
Execute         gen_rtl dataflow_in_loop_row_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dataflow_in_loop_row_loop 
Execute         syn_report -csynth -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dataflow_in_loop_row_loop_csynth.xml 
Execute         syn_report -verbosereport -model dataflow_in_loop_row_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.25 sec.
Execute         db_write -model dataflow_in_loop_row_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.adb 
Execute         db_write -model dataflow_in_loop_row_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dataflow_in_loop_row_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
Command         create_rtl_model done; 1.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.76 seconds; current allocated memory: 1.179 GB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.25 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.99 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp pu_kernel_Pipeline_VITIS_LOOP_148_140 pu_kernel_Pipeline_VITIS_LOOP_148_1 pu_kernel_Pipeline_VITIS_LOOP_241_3 pu_kernel_Pipeline_VITIS_LOOP_235_2 pu_kernel_Pipeline_VITIS_LOOP_148_141 pu_kernel pu_kernel.1_Pipeline_pu_save_stream_into_pu pu_kernel.1_Pipeline_init_au pu_kernel.1_Pipeline_VITIS_LOOP_148_138 pu_kernel.1_Pipeline_VITIS_LOOP_148_1 pu_kernel.1_Pipeline_VITIS_LOOP_241_3 pu_kernel.1_Pipeline_VITIS_LOOP_235_2 pu_kernel.1_Pipeline_VITIS_LOOP_148_139 pu_kernel.1 pu_kernel.2_Pipeline_pu_save_stream_into_pu pu_kernel.2_Pipeline_init_au pu_kernel.2_Pipeline_VITIS_LOOP_148_136 pu_kernel.2_Pipeline_VITIS_LOOP_148_1 pu_kernel.2_Pipeline_VITIS_LOOP_241_3 pu_kernel.2_Pipeline_VITIS_LOOP_235_2 pu_kernel.2_Pipeline_VITIS_LOOP_148_137 pu_kernel.2 pu_kernel.3_Pipeline_pu_save_stream_into_pu pu_kernel.3_Pipeline_init_au pu_kernel.3_Pipeline_VITIS_LOOP_148_134 pu_kernel.3_Pipeline_VITIS_LOOP_148_1 pu_kernel.3_Pipeline_VITIS_LOOP_241_3 pu_kernel.3_Pipeline_VITIS_LOOP_235_2 pu_kernel.3_Pipeline_VITIS_LOOP_148_135 pu_kernel.3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm_Pipeline_VITIS_LOOP_114_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_32s_30ns_32_2_1.
INFO-FLOW: Append model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_comp] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_148_140] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_140.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_148_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_241_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_241_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_235_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_235_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_VITIS_LOOP_148_141] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_141.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_148_138] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_138.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_148_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_241_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_241_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_235_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_235_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1_Pipeline_VITIS_LOOP_148_139] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_139.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_148_136] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_136.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_148_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_241_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_241_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_235_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_235_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2_Pipeline_VITIS_LOOP_148_137] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_137.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_148_134] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_134.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_148_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_241_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_241_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_235_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_235_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3_Pipeline_VITIS_LOOP_148_135] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_135.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_kernel_3] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dataflow_in_loop_row_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_gmem3_m_axi.
INFO-FLOW: Append model spmm_hls_gmem3_m_axi
INFO-FLOW: Found component spmm_hls_gmem4_m_axi.
INFO-FLOW: Append model spmm_hls_gmem4_m_axi
INFO-FLOW: Found component spmm_hls_gmem5_m_axi.
INFO-FLOW: Append model spmm_hls_gmem5_m_axi
INFO-FLOW: Found component spmm_hls_gmem6_m_axi.
INFO-FLOW: Append model spmm_hls_gmem6_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: Append model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile_broadcast
INFO-FLOW: Append model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model dfm_Pipeline_VITIS_LOOP_114_2
INFO-FLOW: Append model dfm
INFO-FLOW: Append model pu_kernel_Pipeline_init_au
INFO-FLOW: Append model pu_comp
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_148_140
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_148_1
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_241_3
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_235_2
INFO-FLOW: Append model pu_kernel_Pipeline_VITIS_LOOP_148_141
INFO-FLOW: Append model pu_kernel
INFO-FLOW: Append model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_1_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_148_138
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_148_1
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_241_3
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_235_2
INFO-FLOW: Append model pu_kernel_1_Pipeline_VITIS_LOOP_148_139
INFO-FLOW: Append model pu_kernel_1
INFO-FLOW: Append model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_2_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_148_136
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_148_1
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_241_3
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_235_2
INFO-FLOW: Append model pu_kernel_2_Pipeline_VITIS_LOOP_148_137
INFO-FLOW: Append model pu_kernel_2
INFO-FLOW: Append model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model pu_kernel_3_Pipeline_init_au
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_148_134
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_148_1
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_241_3
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_235_2
INFO-FLOW: Append model pu_kernel_3_Pipeline_VITIS_LOOP_148_135
INFO-FLOW: Append model pu_kernel_3
INFO-FLOW: Append model dataflow_in_loop_row_loop
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_32s_30ns_32_2_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_gmem3_m_axi spmm_hls_gmem4_m_axi spmm_hls_gmem5_m_axi spmm_hls_gmem6_m_axi spmm_hls_control_s_axi set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp pu_kernel_Pipeline_VITIS_LOOP_148_140 pu_kernel_Pipeline_VITIS_LOOP_148_1 pu_kernel_Pipeline_VITIS_LOOP_241_3 pu_kernel_Pipeline_VITIS_LOOP_235_2 pu_kernel_Pipeline_VITIS_LOOP_148_141 pu_kernel pu_kernel_1_Pipeline_pu_save_stream_into_pu pu_kernel_1_Pipeline_init_au pu_kernel_1_Pipeline_VITIS_LOOP_148_138 pu_kernel_1_Pipeline_VITIS_LOOP_148_1 pu_kernel_1_Pipeline_VITIS_LOOP_241_3 pu_kernel_1_Pipeline_VITIS_LOOP_235_2 pu_kernel_1_Pipeline_VITIS_LOOP_148_139 pu_kernel_1 pu_kernel_2_Pipeline_pu_save_stream_into_pu pu_kernel_2_Pipeline_init_au pu_kernel_2_Pipeline_VITIS_LOOP_148_136 pu_kernel_2_Pipeline_VITIS_LOOP_148_1 pu_kernel_2_Pipeline_VITIS_LOOP_241_3 pu_kernel_2_Pipeline_VITIS_LOOP_235_2 pu_kernel_2_Pipeline_VITIS_LOOP_148_137 pu_kernel_2 pu_kernel_3_Pipeline_pu_save_stream_into_pu pu_kernel_3_Pipeline_init_au pu_kernel_3_Pipeline_VITIS_LOOP_148_134 pu_kernel_3_Pipeline_VITIS_LOOP_148_1 pu_kernel_3_Pipeline_VITIS_LOOP_241_3 pu_kernel_3_Pipeline_VITIS_LOOP_235_2 pu_kernel_3_Pipeline_VITIS_LOOP_148_135 pu_kernel_3 dataflow_in_loop_row_loop spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem3_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem4_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem5_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem6_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile_broadcast
INFO-FLOW: To file: write model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model dfm_Pipeline_VITIS_LOOP_114_2
INFO-FLOW: To file: write model dfm
INFO-FLOW: To file: write model pu_kernel_Pipeline_init_au
INFO-FLOW: To file: write model pu_comp
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_148_140
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_148_1
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_241_3
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_235_2
INFO-FLOW: To file: write model pu_kernel_Pipeline_VITIS_LOOP_148_141
INFO-FLOW: To file: write model pu_kernel
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_148_138
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_148_1
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_241_3
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_235_2
INFO-FLOW: To file: write model pu_kernel_1_Pipeline_VITIS_LOOP_148_139
INFO-FLOW: To file: write model pu_kernel_1
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_148_136
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_148_1
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_241_3
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_235_2
INFO-FLOW: To file: write model pu_kernel_2_Pipeline_VITIS_LOOP_148_137
INFO-FLOW: To file: write model pu_kernel_2
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_init_au
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_148_134
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_148_1
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_241_3
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_235_2
INFO-FLOW: To file: write model pu_kernel_3_Pipeline_VITIS_LOOP_148_135
INFO-FLOW: To file: write model pu_kernel_3
INFO-FLOW: To file: write model dataflow_in_loop_row_loop
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_114_2
dfm
pu_kernel_Pipeline_init_au
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_148_140
pu_kernel_Pipeline_VITIS_LOOP_148_1
pu_kernel_Pipeline_VITIS_LOOP_241_3
pu_kernel_Pipeline_VITIS_LOOP_235_2
pu_kernel_Pipeline_VITIS_LOOP_148_141
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_init_au
pu_kernel_1_Pipeline_VITIS_LOOP_148_138
pu_kernel_1_Pipeline_VITIS_LOOP_148_1
pu_kernel_1_Pipeline_VITIS_LOOP_241_3
pu_kernel_1_Pipeline_VITIS_LOOP_235_2
pu_kernel_1_Pipeline_VITIS_LOOP_148_139
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_init_au
pu_kernel_2_Pipeline_VITIS_LOOP_148_136
pu_kernel_2_Pipeline_VITIS_LOOP_148_1
pu_kernel_2_Pipeline_VITIS_LOOP_241_3
pu_kernel_2_Pipeline_VITIS_LOOP_235_2
pu_kernel_2_Pipeline_VITIS_LOOP_148_137
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_init_au
pu_kernel_3_Pipeline_VITIS_LOOP_148_134
pu_kernel_3_Pipeline_VITIS_LOOP_148_1
pu_kernel_3_Pipeline_VITIS_LOOP_241_3
pu_kernel_3_Pipeline_VITIS_LOOP_235_2
pu_kernel_3_Pipeline_VITIS_LOOP_148_135
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_140.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_241_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_235_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_141.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_138.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_241_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_235_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_139.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_136.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_241_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_235_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_137.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_134.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_241_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_235_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_135.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.62 seconds; current allocated memory: 1.181 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_114_2
dfm
pu_kernel_Pipeline_init_au
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_148_140
pu_kernel_Pipeline_VITIS_LOOP_148_1
pu_kernel_Pipeline_VITIS_LOOP_241_3
pu_kernel_Pipeline_VITIS_LOOP_235_2
pu_kernel_Pipeline_VITIS_LOOP_148_141
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_init_au
pu_kernel_1_Pipeline_VITIS_LOOP_148_138
pu_kernel_1_Pipeline_VITIS_LOOP_148_1
pu_kernel_1_Pipeline_VITIS_LOOP_241_3
pu_kernel_1_Pipeline_VITIS_LOOP_235_2
pu_kernel_1_Pipeline_VITIS_LOOP_148_139
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_init_au
pu_kernel_2_Pipeline_VITIS_LOOP_148_136
pu_kernel_2_Pipeline_VITIS_LOOP_148_1
pu_kernel_2_Pipeline_VITIS_LOOP_241_3
pu_kernel_2_Pipeline_VITIS_LOOP_235_2
pu_kernel_2_Pipeline_VITIS_LOOP_148_137
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_init_au
pu_kernel_3_Pipeline_VITIS_LOOP_148_134
pu_kernel_3_Pipeline_VITIS_LOOP_148_1
pu_kernel_3_Pipeline_VITIS_LOOP_241_3
pu_kernel_3_Pipeline_VITIS_LOOP_235_2
pu_kernel_3_Pipeline_VITIS_LOOP_148_135
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_140.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_241_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_235_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_VITIS_LOOP_148_141.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_138.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_241_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_235_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1_Pipeline_VITIS_LOOP_148_139.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_136.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_241_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_235_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2_Pipeline_VITIS_LOOP_148_137.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_134.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_241_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_235_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3_Pipeline_VITIS_LOOP_148_135.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_3.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dataflow_in_loop_row_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem6_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem6 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls dataflow_in_loop_row_loop grp_dataflow_in_loop_row_loop_fu_178 set_tile_broadcast set_tile_broadcast_U0 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_copy_tile_loop grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 pu_kernel pu_kernel_U0 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_405 pu_kernel_Pipeline_init_au grp_pu_kernel_Pipeline_init_au_fu_415 dfm {grp_dfm_fu_421 grp_dfm_fu_421 grp_dfm_fu_421 grp_dfm_fu_421} dfm_Pipeline_VITIS_LOOP_114_2 {grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181 grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181 grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181 grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181} pu_comp {grp_pu_comp_fu_434 grp_pu_comp_fu_434 grp_pu_comp_fu_434 grp_pu_comp_fu_434} pu_kernel_Pipeline_VITIS_LOOP_148_140 grp_pu_kernel_Pipeline_VITIS_LOOP_148_140_fu_445 pu_kernel_Pipeline_VITIS_LOOP_148_1 grp_pu_kernel_Pipeline_VITIS_LOOP_148_1_fu_451 pu_kernel_Pipeline_VITIS_LOOP_241_3 grp_pu_kernel_Pipeline_VITIS_LOOP_241_3_fu_457 pu_kernel_Pipeline_VITIS_LOOP_235_2 grp_pu_kernel_Pipeline_VITIS_LOOP_235_2_fu_464 pu_kernel_Pipeline_VITIS_LOOP_148_141 grp_pu_kernel_Pipeline_VITIS_LOOP_148_141_fu_472 pu_kernel_1 pu_kernel_1_U0 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_405 pu_kernel_1_Pipeline_init_au grp_pu_kernel_1_Pipeline_init_au_fu_415 pu_kernel_1_Pipeline_VITIS_LOOP_148_138 grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_138_fu_445 pu_kernel_1_Pipeline_VITIS_LOOP_148_1 grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_1_fu_451 pu_kernel_1_Pipeline_VITIS_LOOP_241_3 grp_pu_kernel_1_Pipeline_VITIS_LOOP_241_3_fu_457 pu_kernel_1_Pipeline_VITIS_LOOP_235_2 grp_pu_kernel_1_Pipeline_VITIS_LOOP_235_2_fu_464 pu_kernel_1_Pipeline_VITIS_LOOP_148_139 grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_139_fu_472 pu_kernel_2 pu_kernel_2_U0 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_405 pu_kernel_2_Pipeline_init_au grp_pu_kernel_2_Pipeline_init_au_fu_415 pu_kernel_2_Pipeline_VITIS_LOOP_148_136 grp_pu_kernel_2_Pipeline_VITIS_LOOP_148_136_fu_445 pu_kernel_2_Pipeline_VITIS_LOOP_148_1 grp_pu_kernel_2_Pipeline_VITIS_LOOP_148_1_fu_451 pu_kernel_2_Pipeline_VITIS_LOOP_241_3 grp_pu_kernel_2_Pipeline_VITIS_LOOP_241_3_fu_457 pu_kernel_2_Pipeline_VITIS_LOOP_235_2 grp_pu_kernel_2_Pipeline_VITIS_LOOP_235_2_fu_464 pu_kernel_2_Pipeline_VITIS_LOOP_148_137 grp_pu_kernel_2_Pipeline_VITIS_LOOP_148_137_fu_472 pu_kernel_3 pu_kernel_3_U0 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_405 pu_kernel_3_Pipeline_init_au grp_pu_kernel_3_Pipeline_init_au_fu_415 pu_kernel_3_Pipeline_VITIS_LOOP_148_134 grp_pu_kernel_3_Pipeline_VITIS_LOOP_148_134_fu_445 pu_kernel_3_Pipeline_VITIS_LOOP_148_1 grp_pu_kernel_3_Pipeline_VITIS_LOOP_148_1_fu_451 pu_kernel_3_Pipeline_VITIS_LOOP_241_3 grp_pu_kernel_3_Pipeline_VITIS_LOOP_241_3_fu_457 pu_kernel_3_Pipeline_VITIS_LOOP_235_2 grp_pu_kernel_3_Pipeline_VITIS_LOOP_235_2_fu_464 pu_kernel_3_Pipeline_VITIS_LOOP_148_135 grp_pu_kernel_3_Pipeline_VITIS_LOOP_148_135_fu_472} INST2MODULE {spmm_hls spmm_hls grp_dataflow_in_loop_row_loop_fu_178 dataflow_in_loop_row_loop set_tile_broadcast_U0 set_tile_broadcast grp_set_tile_broadcast_Pipeline_init_seen_fu_263 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 set_tile_broadcast_Pipeline_copy_tile_loop pu_kernel_U0 pu_kernel grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_405 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_init_au_fu_415 pu_kernel_Pipeline_init_au grp_dfm_fu_421 dfm grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181 dfm_Pipeline_VITIS_LOOP_114_2 grp_pu_comp_fu_434 pu_comp grp_pu_kernel_Pipeline_VITIS_LOOP_148_140_fu_445 pu_kernel_Pipeline_VITIS_LOOP_148_140 grp_pu_kernel_Pipeline_VITIS_LOOP_148_1_fu_451 pu_kernel_Pipeline_VITIS_LOOP_148_1 grp_pu_kernel_Pipeline_VITIS_LOOP_241_3_fu_457 pu_kernel_Pipeline_VITIS_LOOP_241_3 grp_pu_kernel_Pipeline_VITIS_LOOP_235_2_fu_464 pu_kernel_Pipeline_VITIS_LOOP_235_2 grp_pu_kernel_Pipeline_VITIS_LOOP_148_141_fu_472 pu_kernel_Pipeline_VITIS_LOOP_148_141 pu_kernel_1_U0 pu_kernel_1 grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_405 pu_kernel_1_Pipeline_pu_save_stream_into_pu grp_pu_kernel_1_Pipeline_init_au_fu_415 pu_kernel_1_Pipeline_init_au grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_138_fu_445 pu_kernel_1_Pipeline_VITIS_LOOP_148_138 grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_1_fu_451 pu_kernel_1_Pipeline_VITIS_LOOP_148_1 grp_pu_kernel_1_Pipeline_VITIS_LOOP_241_3_fu_457 pu_kernel_1_Pipeline_VITIS_LOOP_241_3 grp_pu_kernel_1_Pipeline_VITIS_LOOP_235_2_fu_464 pu_kernel_1_Pipeline_VITIS_LOOP_235_2 grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_139_fu_472 pu_kernel_1_Pipeline_VITIS_LOOP_148_139 pu_kernel_2_U0 pu_kernel_2 grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_405 pu_kernel_2_Pipeline_pu_save_stream_into_pu grp_pu_kernel_2_Pipeline_init_au_fu_415 pu_kernel_2_Pipeline_init_au grp_pu_kernel_2_Pipeline_VITIS_LOOP_148_136_fu_445 pu_kernel_2_Pipeline_VITIS_LOOP_148_136 grp_pu_kernel_2_Pipeline_VITIS_LOOP_148_1_fu_451 pu_kernel_2_Pipeline_VITIS_LOOP_148_1 grp_pu_kernel_2_Pipeline_VITIS_LOOP_241_3_fu_457 pu_kernel_2_Pipeline_VITIS_LOOP_241_3 grp_pu_kernel_2_Pipeline_VITIS_LOOP_235_2_fu_464 pu_kernel_2_Pipeline_VITIS_LOOP_235_2 grp_pu_kernel_2_Pipeline_VITIS_LOOP_148_137_fu_472 pu_kernel_2_Pipeline_VITIS_LOOP_148_137 pu_kernel_3_U0 pu_kernel_3 grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_405 pu_kernel_3_Pipeline_pu_save_stream_into_pu grp_pu_kernel_3_Pipeline_init_au_fu_415 pu_kernel_3_Pipeline_init_au grp_pu_kernel_3_Pipeline_VITIS_LOOP_148_134_fu_445 pu_kernel_3_Pipeline_VITIS_LOOP_148_134 grp_pu_kernel_3_Pipeline_VITIS_LOOP_148_1_fu_451 pu_kernel_3_Pipeline_VITIS_LOOP_148_1 grp_pu_kernel_3_Pipeline_VITIS_LOOP_241_3_fu_457 pu_kernel_3_Pipeline_VITIS_LOOP_241_3 grp_pu_kernel_3_Pipeline_VITIS_LOOP_235_2_fu_464 pu_kernel_3_Pipeline_VITIS_LOOP_235_2 grp_pu_kernel_3_Pipeline_VITIS_LOOP_148_135_fu_472 pu_kernel_3_Pipeline_VITIS_LOOP_148_135} INSTDATA {spmm_hls {DEPTH 1 CHILDREN grp_dataflow_in_loop_row_loop_fu_178} grp_dataflow_in_loop_row_loop_fu_178 {DEPTH 2 CHILDREN {set_tile_broadcast_U0 pu_kernel_U0 pu_kernel_1_U0 pu_kernel_2_U0 pu_kernel_3_U0}} set_tile_broadcast_U0 {DEPTH 3 CHILDREN {grp_set_tile_broadcast_Pipeline_init_seen_fu_263 grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271}} grp_set_tile_broadcast_Pipeline_init_seen_fu_263 {DEPTH 4 CHILDREN {}} grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271 {DEPTH 4 CHILDREN {}} pu_kernel_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_405 grp_pu_kernel_Pipeline_init_au_fu_415 grp_dfm_fu_421 grp_pu_comp_fu_434 grp_pu_kernel_Pipeline_VITIS_LOOP_148_140_fu_445 grp_pu_kernel_Pipeline_VITIS_LOOP_148_1_fu_451 grp_pu_kernel_Pipeline_VITIS_LOOP_241_3_fu_457 grp_pu_kernel_Pipeline_VITIS_LOOP_235_2_fu_464 grp_pu_kernel_Pipeline_VITIS_LOOP_148_141_fu_472}} grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_405 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_init_au_fu_415 {DEPTH 4 CHILDREN {}} grp_dfm_fu_421 {DEPTH 4 CHILDREN grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181} grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181 {DEPTH 5 CHILDREN {}} grp_pu_comp_fu_434 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_148_140_fu_445 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_148_1_fu_451 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_241_3_fu_457 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_235_2_fu_464 {DEPTH 4 CHILDREN {}} grp_pu_kernel_Pipeline_VITIS_LOOP_148_141_fu_472 {DEPTH 4 CHILDREN {}} pu_kernel_1_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_405 grp_pu_kernel_1_Pipeline_init_au_fu_415 grp_dfm_fu_421 grp_pu_comp_fu_434 grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_138_fu_445 grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_1_fu_451 grp_pu_kernel_1_Pipeline_VITIS_LOOP_241_3_fu_457 grp_pu_kernel_1_Pipeline_VITIS_LOOP_235_2_fu_464 grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_139_fu_472}} grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_405 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_init_au_fu_415 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_138_fu_445 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_1_fu_451 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_241_3_fu_457 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_235_2_fu_464 {DEPTH 4 CHILDREN {}} grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_139_fu_472 {DEPTH 4 CHILDREN {}} pu_kernel_2_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_405 grp_pu_kernel_2_Pipeline_init_au_fu_415 grp_dfm_fu_421 grp_pu_comp_fu_434 grp_pu_kernel_2_Pipeline_VITIS_LOOP_148_136_fu_445 grp_pu_kernel_2_Pipeline_VITIS_LOOP_148_1_fu_451 grp_pu_kernel_2_Pipeline_VITIS_LOOP_241_3_fu_457 grp_pu_kernel_2_Pipeline_VITIS_LOOP_235_2_fu_464 grp_pu_kernel_2_Pipeline_VITIS_LOOP_148_137_fu_472}} grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_405 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_init_au_fu_415 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_148_136_fu_445 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_148_1_fu_451 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_241_3_fu_457 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_235_2_fu_464 {DEPTH 4 CHILDREN {}} grp_pu_kernel_2_Pipeline_VITIS_LOOP_148_137_fu_472 {DEPTH 4 CHILDREN {}} pu_kernel_3_U0 {DEPTH 3 CHILDREN {grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_405 grp_pu_kernel_3_Pipeline_init_au_fu_415 grp_dfm_fu_421 grp_pu_comp_fu_434 grp_pu_kernel_3_Pipeline_VITIS_LOOP_148_134_fu_445 grp_pu_kernel_3_Pipeline_VITIS_LOOP_148_1_fu_451 grp_pu_kernel_3_Pipeline_VITIS_LOOP_241_3_fu_457 grp_pu_kernel_3_Pipeline_VITIS_LOOP_235_2_fu_464 grp_pu_kernel_3_Pipeline_VITIS_LOOP_148_135_fu_472}} grp_pu_kernel_3_Pipeline_pu_save_stream_into_pu_fu_405 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_init_au_fu_415 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_148_134_fu_445 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_148_1_fu_451 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_241_3_fu_457 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_235_2_fu_464 {DEPTH 4 CHILDREN {}} grp_pu_kernel_3_Pipeline_VITIS_LOOP_148_135_fu_472 {DEPTH 4 CHILDREN {}}} MODULEDATA {set_tile_broadcast_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_308_p2 SOURCE src/spmm_device_fpga.cpp:57 VARIABLE add_ln57 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_322_p2 SOURCE src/spmm_device_fpga.cpp:59 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_346_p2 SOURCE src/spmm_device_fpga.cpp:62 VARIABLE add_ln62 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_372_p2 SOURCE src/spmm_device_fpga.cpp:63 VARIABLE add_ln63 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_634_p2 SOURCE src/spmm_device_fpga.cpp:84 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_value_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_v_y_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pkt_ref_U SOURCE src/spmm_device_fpga.cpp:45 VARIABLE pkt_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:181 VARIABLE add_ln181 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm_Pipeline_VITIS_LOOP_114_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_128_p2 SOURCE src/spmm_device_fpga.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_114_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_215_p2 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_111_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U41 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE mul LOOP VITIS_LOOP_111_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_264_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_111_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_234_p2 SOURCE src/spmm_device_fpga.cpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_111_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_307_p2 SOURCE src/spmm_device_fpga.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_121_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:195 VARIABLE add_ln195 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_comp {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_108_p2 SOURCE src/spmm_device_fpga.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_118_p2 SOURCE src/spmm_device_fpga.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U52 SOURCE src/spmm_device_fpga.cpp:138 VARIABLE mul LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_148_140 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_148_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_241_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:241 VARIABLE add_ln241 LOOP VITIS_LOOP_241_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_235_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U66 SOURCE src/spmm_device_fpga.cpp:237 VARIABLE add_i LOOP VITIS_LOOP_235_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U67 SOURCE src/spmm_device_fpga.cpp:237 VARIABLE add4_i LOOP VITIS_LOOP_235_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_Pipeline_VITIS_LOOP_148_141 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:174 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:174 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:175 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_to_dbuf_begin_U SOURCE {} VARIABLE tile_to_dbuf_begin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:178 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:178 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:178 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:189 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:189 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:190 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_654_p2 SOURCE src/spmm_device_fpga.cpp:202 VARIABLE add_ln202 LOOP VITIS_LOOP_202_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 64 URAM 0}} pu_kernel_1_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:181 VARIABLE add_ln181 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:195 VARIABLE add_ln195 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_148_138 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_148_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_241_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:241 VARIABLE add_ln241 LOOP VITIS_LOOP_241_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_235_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U103 SOURCE src/spmm_device_fpga.cpp:237 VARIABLE add_i LOOP VITIS_LOOP_235_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U104 SOURCE src/spmm_device_fpga.cpp:237 VARIABLE add3_i LOOP VITIS_LOOP_235_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_1_Pipeline_VITIS_LOOP_148_139 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_1 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:174 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:174 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:175 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_to_dbuf_begin_U SOURCE {} VARIABLE tile_to_dbuf_begin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:178 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:178 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:178 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:189 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:189 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:190 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_654_p2 SOURCE src/spmm_device_fpga.cpp:202 VARIABLE add_ln202 LOOP VITIS_LOOP_202_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 64 URAM 0}} pu_kernel_2_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:181 VARIABLE add_ln181 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:195 VARIABLE add_ln195 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_148_136 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_148_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_241_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:241 VARIABLE add_ln241 LOOP VITIS_LOOP_241_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_235_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U133 SOURCE src/spmm_device_fpga.cpp:237 VARIABLE add_i LOOP VITIS_LOOP_235_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U134 SOURCE src/spmm_device_fpga.cpp:237 VARIABLE add2_i LOOP VITIS_LOOP_235_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_2_Pipeline_VITIS_LOOP_148_137 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_2 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:174 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:174 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:175 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_to_dbuf_begin_U SOURCE {} VARIABLE tile_to_dbuf_begin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:178 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:178 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:178 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:189 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:189 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:190 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_654_p2 SOURCE src/spmm_device_fpga.cpp:202 VARIABLE add_ln202 LOOP VITIS_LOOP_202_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 64 URAM 0}} pu_kernel_3_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_135_p2 SOURCE src/spmm_device_fpga.cpp:181 VARIABLE add_ln181 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:195 VARIABLE add_ln195 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_148_134 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_148_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_241_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_77_p2 SOURCE src/spmm_device_fpga.cpp:241 VARIABLE add_ln241 LOOP VITIS_LOOP_241_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_235_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U163 SOURCE src/spmm_device_fpga.cpp:237 VARIABLE add_i LOOP VITIS_LOOP_235_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U164 SOURCE src/spmm_device_fpga.cpp:237 VARIABLE add1_i LOOP VITIS_LOOP_235_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel_3_Pipeline_VITIS_LOOP_148_135 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_64_p2 SOURCE src/spmm_device_fpga.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_3 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:163 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_value_U SOURCE src/spmm_device_fpga.cpp:174 VARIABLE tile_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tile_y_U SOURCE src/spmm_device_fpga.cpp:174 VARIABLE tile_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_ref_U SOURCE src/spmm_device_fpga.cpp:175 VARIABLE tile_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tile_to_dbuf_begin_U SOURCE {} VARIABLE tile_to_dbuf_begin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_value_U SOURCE src/spmm_device_fpga.cpp:178 VARIABLE p_v_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_v_y_U SOURCE src/spmm_device_fpga.cpp:178 VARIABLE p_v_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ref_U SOURCE src/spmm_device_fpga.cpp:178 VARIABLE p_ref LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resA_U SOURCE src/spmm_device_fpga.cpp:189 VARIABLE resA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resB_U SOURCE src/spmm_device_fpga.cpp:189 VARIABLE resB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:190 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_654_p2 SOURCE src/spmm_device_fpga.cpp:202 VARIABLE add_ln202 LOOP VITIS_LOOP_202_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 64 URAM 0}} dataflow_in_loop_row_loop {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_01_U SOURCE {} VARIABLE s_01 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_12_U SOURCE {} VARIABLE s_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_23_U SOURCE {} VARIABLE s_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_34_U SOURCE {} VARIABLE s_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 40 BRAM 256 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_216_p2 SOURCE src/spmm_device_fpga.cpp:311 VARIABLE i_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 40 BRAM 256 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.45 seconds; current allocated memory: 1.200 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 29.12 sec.
Command     csynth_design done; 39.36 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 37.13 seconds. CPU system time: 2.12 seconds. Elapsed time: 39.36 seconds; current allocated memory: 493.250 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/shuxuan/SDMA/spmm_prj/sol1 opened at Wed Sep 03 20:05:25 BST 2025
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.69 sec.
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.81 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=build_fpga/spmm_hls.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
Execute       config_export -output=build_fpga/spmm_hls.xo 
Command     open_solution done; 1.9 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/spmm_device_fpga.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/spmm_device_fpga.cpp -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top spmm_hls -name=spmm_hls 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.49 sec.
WARNING: [HLS 207-5554] unexpected pragma parameter 'on' (src/spmm_device_fpga.cpp:155:20)
WARNING: [HLS 207-5554] unexpected pragma parameter 'on' (src/spmm_device_fpga.cpp:173:20)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:265:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:322:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/.systemc_flag -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  -directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/all.directive.json -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.67 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.45 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp std=c++17 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.89 sec.
Execute           source /opt/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.01 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -- -std=c++17 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.44 sec.
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:265:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:322:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 src/spmm_device_fpga.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp -std=c++17 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.54 sec.
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.84 seconds. CPU system time: 0.63 seconds. Elapsed time: 4.49 seconds; current allocated memory: 733.289 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.g.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.93 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.94 sec.
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmm_hls -reflow-float-conversion -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.99 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.99 sec.
Execute         run_link_or_opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=spmm_hls -mllvm -hls-db-dir -mllvm /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.6 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:121:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'merge_into_one_AU(unsigned int, hls::stream<float, 0>&, hls::stream<float, 0>&, float*, int&, int)' into 'au_merge(hls::stream<float, 0>&, hls::stream<float, 0>&, unsigned int, unsigned int, float*, float*, int&, int&, int)' (src/spmm_device_fpga.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'split_into_two_AU(hls::stream<float, 0>&, hls::stream<float, 0>&, unsigned int, unsigned int, float*, float*, int&, int&, int)' into 'au_merge(hls::stream<float, 0>&, hls::stream<float, 0>&, unsigned int, unsigned int, float*, float*, int&, int&, int)' (src/spmm_device_fpga.cpp:192:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:316:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:316:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:316:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:316:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:316:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_2'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/../../../kernel.xml -> /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.74 seconds. Elapsed time: 5.08 seconds; current allocated memory: 733.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.762 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmm_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.0.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 735.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:275) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 735.801 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.g.1.bc to /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (src/spmm_device_fpga.cpp:157) in function 'au_merge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (src/spmm_device_fpga.cpp:176) in function 'au_merge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (src/spmm_device_fpga.cpp:176) in function 'au_merge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (src/spmm_device_fpga.cpp:157) in function 'au_merge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (src/spmm_device_fpga.cpp:176) in function 'au_merge' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_111_1' (src/spmm_device_fpga.cpp:111) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_2' (src/spmm_device_fpga.cpp:114) in function 'dfm': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_121_3' (src/spmm_device_fpga.cpp:121) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'pkt.v.value' (src/spmm_device_fpga.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pkt.v.y' (src/spmm_device_fpga.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pkt.ref' (src/spmm_device_fpga.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tile.value' (src/spmm_device_fpga.cpp:234) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tile.y' (src/spmm_device_fpga.cpp:234) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tile_ref' (src/spmm_device_fpga.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tile_to_dbuf_begin' (src/spmm_device_fpga.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'p.v.value' (src/spmm_device_fpga.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'p.v.y' (src/spmm_device_fpga.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'p.ref' (src/spmm_device_fpga.cpp:238) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pkt.v.value' (src/spmm_device_fpga.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pkt.v.y' (src/spmm_device_fpga.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pkt.ref' (src/spmm_device_fpga.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tile.value' (src/spmm_device_fpga.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tile.y' (src/spmm_device_fpga.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tile_ref' (src/spmm_device_fpga.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tile_to_dbuf_begin' (src/spmm_device_fpga.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.v.value' (src/spmm_device_fpga.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.v.y' (src/spmm_device_fpga.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.ref' (src/spmm_device_fpga.cpp:238) in dimension 1 completely.
Command           transform done; 0.24 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:91:20) to (src/spmm_device_fpga.cpp:57:5) in function 'set_tile_broadcast'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 759.543 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.2.bc -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_1' (src/spmm_device_fpga.cpp:111:28) in function 'dfm' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU1' (src/spmm_device_fpga.cpp:259:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:158:15)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:177:16)
INFO: [HLS 200-472] Inferring partial write operation for 'AU1' (src/spmm_device_fpga.cpp:178:16)
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.25 seconds; current allocated memory: 897.723 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.74 sec.
Command       elaborate done; 10.32 sec.
Execute       ap_eval exec zip -j /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
Execute         ap_set_top_model spmm_hls 
Execute         get_model_list spmm_hls -filter all-wo-channel -topdown 
Execute         preproc_iomode -model spmm_hls 
Execute         preproc_iomode -model pu_kernel 
Execute         preproc_iomode -model au_merge 
Execute         preproc_iomode -model au_merge_Pipeline_VITIS_LOOP_157_1 
Execute         preproc_iomode -model au_merge_Pipeline_VITIS_LOOP_176_1 
Execute         preproc_iomode -model au_merge_Pipeline_VITIS_LOOP_176_11 
Execute         preproc_iomode -model au_merge_Pipeline_VITIS_LOOP_157_12 
Execute         preproc_iomode -model au_merge_Pipeline_VITIS_LOOP_176_13 
Execute         preproc_iomode -model pu_comp 
Execute         preproc_iomode -model pu_kernel_Pipeline_init_au 
Execute         preproc_iomode -model dfm 
Execute         preproc_iomode -model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         preproc_iomode -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         preproc_iomode -model set_tile_broadcast 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         preproc_iomode -model set_tile_broadcast_Pipeline_init_seen 
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp au_merge_Pipeline_VITIS_LOOP_176_13 au_merge_Pipeline_VITIS_LOOP_157_12 au_merge_Pipeline_VITIS_LOOP_176_11 au_merge_Pipeline_VITIS_LOOP_176_1 au_merge_Pipeline_VITIS_LOOP_157_1 au_merge pu_kernel spmm_hls
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Configuring Module : set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         apply_spec_resource_limit set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Configuring Module : set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         apply_spec_resource_limit set_tile_broadcast 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Configuring Module : dfm_Pipeline_VITIS_LOOP_114_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         apply_spec_resource_limit dfm_Pipeline_VITIS_LOOP_114_2 
INFO-FLOW: Configuring Module : dfm ...
Execute         set_default_model dfm 
Execute         apply_spec_resource_limit dfm 
INFO-FLOW: Configuring Module : pu_kernel_Pipeline_init_au ...
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         apply_spec_resource_limit pu_kernel_Pipeline_init_au 
INFO-FLOW: Configuring Module : pu_comp ...
Execute         set_default_model pu_comp 
Execute         apply_spec_resource_limit pu_comp 
INFO-FLOW: Configuring Module : au_merge_Pipeline_VITIS_LOOP_176_13 ...
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_176_13 
Execute         apply_spec_resource_limit au_merge_Pipeline_VITIS_LOOP_176_13 
INFO-FLOW: Configuring Module : au_merge_Pipeline_VITIS_LOOP_157_12 ...
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_157_12 
Execute         apply_spec_resource_limit au_merge_Pipeline_VITIS_LOOP_157_12 
INFO-FLOW: Configuring Module : au_merge_Pipeline_VITIS_LOOP_176_11 ...
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_176_11 
Execute         apply_spec_resource_limit au_merge_Pipeline_VITIS_LOOP_176_11 
INFO-FLOW: Configuring Module : au_merge_Pipeline_VITIS_LOOP_176_1 ...
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_176_1 
Execute         apply_spec_resource_limit au_merge_Pipeline_VITIS_LOOP_176_1 
INFO-FLOW: Configuring Module : au_merge_Pipeline_VITIS_LOOP_157_1 ...
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_157_1 
Execute         apply_spec_resource_limit au_merge_Pipeline_VITIS_LOOP_157_1 
INFO-FLOW: Configuring Module : au_merge ...
Execute         set_default_model au_merge 
Execute         apply_spec_resource_limit au_merge 
INFO-FLOW: Configuring Module : pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         apply_spec_resource_limit pu_kernel 
INFO-FLOW: Configuring Module : spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         apply_spec_resource_limit spmm_hls 
INFO-FLOW: Model list for preprocess: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp au_merge_Pipeline_VITIS_LOOP_176_13 au_merge_Pipeline_VITIS_LOOP_157_12 au_merge_Pipeline_VITIS_LOOP_176_11 au_merge_Pipeline_VITIS_LOOP_176_1 au_merge_Pipeline_VITIS_LOOP_157_1 au_merge pu_kernel spmm_hls
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_init_seen ...
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
INFO-FLOW: Preprocessing Module: set_tile_broadcast_Pipeline_copy_tile_loop ...
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         cdfg_preprocess -model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
INFO-FLOW: Preprocessing Module: set_tile_broadcast ...
Execute         set_default_model set_tile_broadcast 
Execute         cdfg_preprocess -model set_tile_broadcast 
Execute         rtl_gen_preprocess set_tile_broadcast 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_pu_save_stream_into_pu ...
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO-FLOW: Preprocessing Module: dfm_Pipeline_VITIS_LOOP_114_2 ...
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         cdfg_preprocess -model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_114_2 
INFO-FLOW: Preprocessing Module: dfm ...
Execute         set_default_model dfm 
Execute         cdfg_preprocess -model dfm 
Execute         rtl_gen_preprocess dfm 
INFO-FLOW: Preprocessing Module: pu_kernel_Pipeline_init_au ...
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         cdfg_preprocess -model pu_kernel_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_init_au 
INFO-FLOW: Preprocessing Module: pu_comp ...
Execute         set_default_model pu_comp 
Execute         cdfg_preprocess -model pu_comp 
Execute         rtl_gen_preprocess pu_comp 
INFO-FLOW: Preprocessing Module: au_merge_Pipeline_VITIS_LOOP_176_13 ...
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_176_13 
Execute         cdfg_preprocess -model au_merge_Pipeline_VITIS_LOOP_176_13 
Execute         rtl_gen_preprocess au_merge_Pipeline_VITIS_LOOP_176_13 
INFO-FLOW: Preprocessing Module: au_merge_Pipeline_VITIS_LOOP_157_12 ...
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_157_12 
Execute         cdfg_preprocess -model au_merge_Pipeline_VITIS_LOOP_157_12 
Execute         rtl_gen_preprocess au_merge_Pipeline_VITIS_LOOP_157_12 
INFO-FLOW: Preprocessing Module: au_merge_Pipeline_VITIS_LOOP_176_11 ...
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_176_11 
Execute         cdfg_preprocess -model au_merge_Pipeline_VITIS_LOOP_176_11 
Execute         rtl_gen_preprocess au_merge_Pipeline_VITIS_LOOP_176_11 
INFO-FLOW: Preprocessing Module: au_merge_Pipeline_VITIS_LOOP_176_1 ...
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_176_1 
Execute         cdfg_preprocess -model au_merge_Pipeline_VITIS_LOOP_176_1 
Execute         rtl_gen_preprocess au_merge_Pipeline_VITIS_LOOP_176_1 
INFO-FLOW: Preprocessing Module: au_merge_Pipeline_VITIS_LOOP_157_1 ...
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_157_1 
Execute         cdfg_preprocess -model au_merge_Pipeline_VITIS_LOOP_157_1 
Execute         rtl_gen_preprocess au_merge_Pipeline_VITIS_LOOP_157_1 
INFO-FLOW: Preprocessing Module: au_merge ...
Execute         set_default_model au_merge 
Execute         cdfg_preprocess -model au_merge 
Execute         rtl_gen_preprocess au_merge 
INFO-FLOW: Preprocessing Module: pu_kernel ...
Execute         set_default_model pu_kernel 
Execute         cdfg_preprocess -model pu_kernel 
Execute         rtl_gen_preprocess pu_kernel 
INFO-FLOW: Preprocessing Module: spmm_hls ...
Execute         set_default_model spmm_hls 
Execute         cdfg_preprocess -model spmm_hls 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for synthesis: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp au_merge_Pipeline_VITIS_LOOP_176_13 au_merge_Pipeline_VITIS_LOOP_157_12 au_merge_Pipeline_VITIS_LOOP_176_11 au_merge_Pipeline_VITIS_LOOP_176_1 au_merge_Pipeline_VITIS_LOOP_157_1 au_merge pu_kernel spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         schedule -model set_tile_broadcast_Pipeline_init_seen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 899.555 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_init_seen.
Execute         set_default_model set_tile_broadcast_Pipeline_init_seen 
Execute         bind -model set_tile_broadcast_Pipeline_init_seen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 899.555 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_init_seen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         schedule -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 901.480 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast_Pipeline_copy_tile_loop.
Execute         set_default_model set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         bind -model set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 901.480 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast_Pipeline_copy_tile_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model set_tile_broadcast 
Execute         schedule -model set_tile_broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 901.480 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling set_tile_broadcast.
Execute         set_default_model set_tile_broadcast 
Execute         bind -model set_tile_broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 901.480 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.bind.adb -f 
INFO-FLOW: Finish binding set_tile_broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         schedule -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 902.043 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_pu_save_stream_into_pu.
Execute         set_default_model pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         bind -model pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 902.043 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_pu_save_stream_into_pu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         schedule -model dfm_Pipeline_VITIS_LOOP_114_2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_114_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_114_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 902.375 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.sched.adb -f 
INFO-FLOW: Finish scheduling dfm_Pipeline_VITIS_LOOP_114_2.
Execute         set_default_model dfm_Pipeline_VITIS_LOOP_114_2 
Execute         bind -model dfm_Pipeline_VITIS_LOOP_114_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 902.375 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.bind.adb -f 
INFO-FLOW: Finish binding dfm_Pipeline_VITIS_LOOP_114_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dfm 
Execute         schedule -model dfm 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 903.453 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.sched.adb -f 
INFO-FLOW: Finish scheduling dfm.
Execute         set_default_model dfm 
Execute         bind -model dfm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 903.453 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.bind.adb -f 
INFO-FLOW: Finish binding dfm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         schedule -model pu_kernel_Pipeline_init_au 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 903.453 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel_Pipeline_init_au.
Execute         set_default_model pu_kernel_Pipeline_init_au 
Execute         bind -model pu_kernel_Pipeline_init_au 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 903.453 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel_Pipeline_init_au.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_comp 
Execute         schedule -model pu_comp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_136_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.730 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.sched.adb -f 
INFO-FLOW: Finish scheduling pu_comp.
Execute         set_default_model pu_comp 
Execute         bind -model pu_comp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.730 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.bind.adb -f 
INFO-FLOW: Finish binding pu_comp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'au_merge_Pipeline_VITIS_LOOP_176_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_176_13 
Execute         schedule -model au_merge_Pipeline_VITIS_LOOP_176_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.070 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_13.sched.adb -f 
INFO-FLOW: Finish scheduling au_merge_Pipeline_VITIS_LOOP_176_13.
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_176_13 
Execute         bind -model au_merge_Pipeline_VITIS_LOOP_176_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 904.070 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_13.bind.adb -f 
INFO-FLOW: Finish binding au_merge_Pipeline_VITIS_LOOP_176_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'au_merge_Pipeline_VITIS_LOOP_157_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_157_12 
Execute         schedule -model au_merge_Pipeline_VITIS_LOOP_157_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 904.445 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_12.sched.adb -f 
INFO-FLOW: Finish scheduling au_merge_Pipeline_VITIS_LOOP_157_12.
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_157_12 
Execute         bind -model au_merge_Pipeline_VITIS_LOOP_157_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 904.445 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_12.bind.adb -f 
INFO-FLOW: Finish binding au_merge_Pipeline_VITIS_LOOP_157_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'au_merge_Pipeline_VITIS_LOOP_176_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_176_11 
Execute         schedule -model au_merge_Pipeline_VITIS_LOOP_176_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 904.852 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_11.sched.adb -f 
INFO-FLOW: Finish scheduling au_merge_Pipeline_VITIS_LOOP_176_11.
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_176_11 
Execute         bind -model au_merge_Pipeline_VITIS_LOOP_176_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.852 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_11.bind.adb -f 
INFO-FLOW: Finish binding au_merge_Pipeline_VITIS_LOOP_176_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'au_merge_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_176_1 
Execute         schedule -model au_merge_Pipeline_VITIS_LOOP_176_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 905.250 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_1.sched.adb -f 
INFO-FLOW: Finish scheduling au_merge_Pipeline_VITIS_LOOP_176_1.
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_176_1 
Execute         bind -model au_merge_Pipeline_VITIS_LOOP_176_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 905.250 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_1.bind.adb -f 
INFO-FLOW: Finish binding au_merge_Pipeline_VITIS_LOOP_176_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'au_merge_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_157_1 
Execute         schedule -model au_merge_Pipeline_VITIS_LOOP_157_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 905.719 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_1.sched.adb -f 
INFO-FLOW: Finish scheduling au_merge_Pipeline_VITIS_LOOP_157_1.
Execute         set_default_model au_merge_Pipeline_VITIS_LOOP_157_1 
Execute         bind -model au_merge_Pipeline_VITIS_LOOP_157_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 905.719 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_1.bind.adb -f 
INFO-FLOW: Finish binding au_merge_Pipeline_VITIS_LOOP_157_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'au_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model au_merge 
Execute         schedule -model au_merge 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 906.000 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge.sched.adb -f 
INFO-FLOW: Finish scheduling au_merge.
Execute         set_default_model au_merge 
Execute         bind -model au_merge 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 906.000 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge.bind.adb -f 
INFO-FLOW: Finish binding au_merge.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pu_kernel 
Execute         schedule -model pu_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 906.402 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pu_kernel.
Execute         set_default_model pu_kernel 
Execute         bind -model pu_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 906.402 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.bind.adb -f 
INFO-FLOW: Finish binding pu_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model spmm_hls 
Execute         schedule -model spmm_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 907.113 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.sched.adb -f 
INFO-FLOW: Finish scheduling spmm_hls.
Execute         set_default_model spmm_hls 
Execute         bind -model spmm_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 907.113 MB.
Execute         syn_report -verbosereport -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.03 sec.
Execute         db_write -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.bind.adb -f 
INFO-FLOW: Finish binding spmm_hls.
Execute         get_model_list spmm_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_init_seen 
Execute         rtl_gen_preprocess set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         rtl_gen_preprocess set_tile_broadcast 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         rtl_gen_preprocess dfm_Pipeline_VITIS_LOOP_114_2 
Execute         rtl_gen_preprocess dfm 
Execute         rtl_gen_preprocess pu_kernel_Pipeline_init_au 
Execute         rtl_gen_preprocess pu_comp 
Execute         rtl_gen_preprocess au_merge_Pipeline_VITIS_LOOP_176_13 
Execute         rtl_gen_preprocess au_merge_Pipeline_VITIS_LOOP_157_12 
Execute         rtl_gen_preprocess au_merge_Pipeline_VITIS_LOOP_176_11 
Execute         rtl_gen_preprocess au_merge_Pipeline_VITIS_LOOP_176_1 
Execute         rtl_gen_preprocess au_merge_Pipeline_VITIS_LOOP_157_1 
Execute         rtl_gen_preprocess au_merge 
Execute         rtl_gen_preprocess pu_kernel 
Execute         rtl_gen_preprocess spmm_hls 
INFO-FLOW: Model list for RTL generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp au_merge_Pipeline_VITIS_LOOP_176_13 au_merge_Pipeline_VITIS_LOOP_157_12 au_merge_Pipeline_VITIS_LOOP_176_11 au_merge_Pipeline_VITIS_LOOP_176_1 au_merge_Pipeline_VITIS_LOOP_157_1 au_merge pu_kernel spmm_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_init_seen -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 907.180 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         gen_rtl set_tile_broadcast_Pipeline_init_seen -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_init_seen 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_init_seen_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_init_seen -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_init_seen -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_init_seen -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast_Pipeline_copy_tile_loop -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 909.535 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         gen_rtl set_tile_broadcast_Pipeline_copy_tile_loop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop 
Execute         syn_report -csynth -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_Pipeline_copy_tile_loop_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast_Pipeline_copy_tile_loop -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.adb 
Execute         db_write -model set_tile_broadcast_Pipeline_copy_tile_loop -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast_Pipeline_copy_tile_loop -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model set_tile_broadcast -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 913.754 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_set_tile_broadcast 
Execute         gen_rtl set_tile_broadcast -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_set_tile_broadcast 
Execute         syn_report -csynth -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/set_tile_broadcast_csynth.xml 
Execute         syn_report -verbosereport -model set_tile_broadcast -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         db_write -model set_tile_broadcast -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.adb 
Execute         db_write -model set_tile_broadcast -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info set_tile_broadcast -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_pu_save_stream_into_pu -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 915.055 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         gen_rtl pu_kernel_Pipeline_pu_save_stream_into_pu -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu 
Execute         syn_report -csynth -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_pu_save_stream_into_pu_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_pu_save_stream_into_pu -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.adb 
Execute         db_write -model pu_kernel_Pipeline_pu_save_stream_into_pu -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_pu_save_stream_into_pu -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm_Pipeline_VITIS_LOOP_114_2 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_114_2' pipeline 'VITIS_LOOP_114_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 916.797 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_114_2 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm_Pipeline_VITIS_LOOP_114_2 
Execute         gen_rtl dfm_Pipeline_VITIS_LOOP_114_2 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm_Pipeline_VITIS_LOOP_114_2 
Execute         syn_report -csynth -model dfm_Pipeline_VITIS_LOOP_114_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_114_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm_Pipeline_VITIS_LOOP_114_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_Pipeline_VITIS_LOOP_114_2_csynth.xml 
Execute         syn_report -verbosereport -model dfm_Pipeline_VITIS_LOOP_114_2 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_114_2 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.adb 
Execute         db_write -model dfm_Pipeline_VITIS_LOOP_114_2 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm_Pipeline_VITIS_LOOP_114_2 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dfm -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 918.391 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl dfm -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_dfm 
Execute         gen_rtl dfm -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_dfm 
Execute         syn_report -csynth -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/dfm_csynth.xml 
Execute         syn_report -verbosereport -model dfm -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dfm -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.adb 
Execute         db_write -model dfm -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dfm -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel_Pipeline_init_au -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 920.246 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel_Pipeline_init_au -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel_Pipeline_init_au 
Execute         gen_rtl pu_kernel_Pipeline_init_au -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel_Pipeline_init_au 
Execute         syn_report -csynth -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_init_au_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_Pipeline_init_au_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel_Pipeline_init_au -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_kernel_Pipeline_init_au -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.adb 
Execute         db_write -model pu_kernel_Pipeline_init_au -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel_Pipeline_init_au -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_comp -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp' pipeline 'VITIS_LOOP_136_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 920.980 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_comp -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_comp 
Execute         gen_rtl pu_comp -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_comp 
Execute         syn_report -csynth -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_comp_csynth.xml 
Execute         syn_report -verbosereport -model pu_comp -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model pu_comp -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.adb 
Execute         db_write -model pu_comp -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_comp -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'au_merge_Pipeline_VITIS_LOOP_176_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model au_merge_Pipeline_VITIS_LOOP_176_13 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'au_merge_Pipeline_VITIS_LOOP_176_13' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'au_merge_Pipeline_VITIS_LOOP_176_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 922.090 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl au_merge_Pipeline_VITIS_LOOP_176_13 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_13 
Execute         gen_rtl au_merge_Pipeline_VITIS_LOOP_176_13 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_13 
Execute         syn_report -csynth -model au_merge_Pipeline_VITIS_LOOP_176_13 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/au_merge_Pipeline_VITIS_LOOP_176_13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model au_merge_Pipeline_VITIS_LOOP_176_13 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/au_merge_Pipeline_VITIS_LOOP_176_13_csynth.xml 
Execute         syn_report -verbosereport -model au_merge_Pipeline_VITIS_LOOP_176_13 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model au_merge_Pipeline_VITIS_LOOP_176_13 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_13.adb 
Execute         db_write -model au_merge_Pipeline_VITIS_LOOP_176_13 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info au_merge_Pipeline_VITIS_LOOP_176_13 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'au_merge_Pipeline_VITIS_LOOP_157_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model au_merge_Pipeline_VITIS_LOOP_157_12 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'au_merge_Pipeline_VITIS_LOOP_157_12' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'au_merge_Pipeline_VITIS_LOOP_157_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 923.293 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl au_merge_Pipeline_VITIS_LOOP_157_12 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_au_merge_Pipeline_VITIS_LOOP_157_12 
Execute         gen_rtl au_merge_Pipeline_VITIS_LOOP_157_12 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_au_merge_Pipeline_VITIS_LOOP_157_12 
Execute         syn_report -csynth -model au_merge_Pipeline_VITIS_LOOP_157_12 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/au_merge_Pipeline_VITIS_LOOP_157_12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model au_merge_Pipeline_VITIS_LOOP_157_12 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/au_merge_Pipeline_VITIS_LOOP_157_12_csynth.xml 
Execute         syn_report -verbosereport -model au_merge_Pipeline_VITIS_LOOP_157_12 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model au_merge_Pipeline_VITIS_LOOP_157_12 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_12.adb 
Execute         db_write -model au_merge_Pipeline_VITIS_LOOP_157_12 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info au_merge_Pipeline_VITIS_LOOP_157_12 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'au_merge_Pipeline_VITIS_LOOP_176_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model au_merge_Pipeline_VITIS_LOOP_176_11 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'au_merge_Pipeline_VITIS_LOOP_176_11' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'au_merge_Pipeline_VITIS_LOOP_176_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 924.426 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl au_merge_Pipeline_VITIS_LOOP_176_11 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_11 
Execute         gen_rtl au_merge_Pipeline_VITIS_LOOP_176_11 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_11 
Execute         syn_report -csynth -model au_merge_Pipeline_VITIS_LOOP_176_11 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/au_merge_Pipeline_VITIS_LOOP_176_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model au_merge_Pipeline_VITIS_LOOP_176_11 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/au_merge_Pipeline_VITIS_LOOP_176_11_csynth.xml 
Execute         syn_report -verbosereport -model au_merge_Pipeline_VITIS_LOOP_176_11 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model au_merge_Pipeline_VITIS_LOOP_176_11 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_11.adb 
Execute         db_write -model au_merge_Pipeline_VITIS_LOOP_176_11 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info au_merge_Pipeline_VITIS_LOOP_176_11 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'au_merge_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model au_merge_Pipeline_VITIS_LOOP_176_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'au_merge_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'au_merge_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 925.582 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl au_merge_Pipeline_VITIS_LOOP_176_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_1 
Execute         gen_rtl au_merge_Pipeline_VITIS_LOOP_176_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_1 
Execute         syn_report -csynth -model au_merge_Pipeline_VITIS_LOOP_176_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/au_merge_Pipeline_VITIS_LOOP_176_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model au_merge_Pipeline_VITIS_LOOP_176_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/au_merge_Pipeline_VITIS_LOOP_176_1_csynth.xml 
Execute         syn_report -verbosereport -model au_merge_Pipeline_VITIS_LOOP_176_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model au_merge_Pipeline_VITIS_LOOP_176_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_1.adb 
Execute         db_write -model au_merge_Pipeline_VITIS_LOOP_176_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info au_merge_Pipeline_VITIS_LOOP_176_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'au_merge_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model au_merge_Pipeline_VITIS_LOOP_157_1 -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'au_merge_Pipeline_VITIS_LOOP_157_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'au_merge_Pipeline_VITIS_LOOP_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 926.754 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl au_merge_Pipeline_VITIS_LOOP_157_1 -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_au_merge_Pipeline_VITIS_LOOP_157_1 
Execute         gen_rtl au_merge_Pipeline_VITIS_LOOP_157_1 -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_au_merge_Pipeline_VITIS_LOOP_157_1 
Execute         syn_report -csynth -model au_merge_Pipeline_VITIS_LOOP_157_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/au_merge_Pipeline_VITIS_LOOP_157_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model au_merge_Pipeline_VITIS_LOOP_157_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/au_merge_Pipeline_VITIS_LOOP_157_1_csynth.xml 
Execute         syn_report -verbosereport -model au_merge_Pipeline_VITIS_LOOP_157_1 -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model au_merge_Pipeline_VITIS_LOOP_157_1 -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_1.adb 
Execute         db_write -model au_merge_Pipeline_VITIS_LOOP_157_1 -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info au_merge_Pipeline_VITIS_LOOP_157_1 -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'au_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model au_merge -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'au_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 928.223 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl au_merge -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_au_merge 
Execute         gen_rtl au_merge -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_au_merge 
Execute         syn_report -csynth -model au_merge -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/au_merge_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model au_merge -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/au_merge_csynth.xml 
Execute         syn_report -verbosereport -model au_merge -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model au_merge -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge.adb 
Execute         db_write -model au_merge -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info au_merge -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pu_kernel -top_prefix spmm_hls_ -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'streamA_U(spmm_hls_fifo_w32_d61278_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'streamB_U(spmm_hls_fifo_w32_d61278_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 930.594 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls_pu_kernel 
Execute         gen_rtl pu_kernel -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls_pu_kernel 
Execute         syn_report -csynth -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/pu_kernel_csynth.xml 
Execute         syn_report -verbosereport -model pu_kernel -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pu_kernel -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.adb 
Execute         db_write -model pu_kernel -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pu_kernel -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model spmm_hls -top_prefix  -sub_prefix spmm_hls_ -mg_file /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
INFO: [RTMG 210-285] Implementing FIFO 's_0_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.78 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.2 seconds; current allocated memory: 936.141 MB.
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vhdl -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/vhdl/spmm_hls 
Execute         gen_rtl spmm_hls -istop -style xilinx -f -lang vlog -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/verilog/spmm_hls 
Execute         syn_report -csynth -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/spmm_hls_csynth.xml 
Execute         syn_report -verbosereport -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.07 sec.
Execute         db_write -model spmm_hls -f -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.adb 
Execute         db_write -model spmm_hls -bindview -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info spmm_hls -p /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls 
Execute         export_constraint_db -f -tool general -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         syn_report -designview -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.design.xml 
Command         syn_report done; 0.41 sec.
Execute         syn_report -csynthDesign -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model spmm_hls -o /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.protoinst 
Execute         sc_get_clocks spmm_hls 
Execute         sc_get_portdomain spmm_hls 
INFO-FLOW: Model list for RTL component generation: set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp au_merge_Pipeline_VITIS_LOOP_176_13 au_merge_Pipeline_VITIS_LOOP_157_12 au_merge_Pipeline_VITIS_LOOP_176_11 au_merge_Pipeline_VITIS_LOOP_176_1 au_merge_Pipeline_VITIS_LOOP_157_1 au_merge pu_kernel spmm_hls
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_init_seen] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast_Pipeline_copy_tile_loop] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [set_tile_broadcast] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_pu_save_stream_into_pu] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mux_42_32_1_1.
INFO-FLOW: Append model spmm_hls_mux_42_32_1_1
INFO-FLOW: Found component spmm_hls_mux_42_1_1_1.
INFO-FLOW: Append model spmm_hls_mux_42_1_1_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm_Pipeline_VITIS_LOOP_114_2] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dfm] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
INFO-FLOW: Found component spmm_hls_mul_32s_30ns_32_2_1.
INFO-FLOW: Append model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: Handling components in module [pu_kernel_Pipeline_init_au] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pu_comp] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [au_merge_Pipeline_VITIS_LOOP_176_13] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_13.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [au_merge_Pipeline_VITIS_LOOP_157_12] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_12.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [au_merge_Pipeline_VITIS_LOOP_176_11] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_11.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [au_merge_Pipeline_VITIS_LOOP_176_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [au_merge_Pipeline_VITIS_LOOP_157_1] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
INFO-FLOW: Found component spmm_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [au_merge] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge.compgen.tcl 
INFO-FLOW: Handling components in module [pu_kernel] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
INFO-FLOW: Found component spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W.
INFO-FLOW: Append model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: Found component spmm_hls_fifo_w32_d61278_A.
INFO-FLOW: Append model spmm_hls_fifo_w32_d61278_A
INFO-FLOW: Found component spmm_hls_fifo_w32_d61278_A.
INFO-FLOW: Append model spmm_hls_fifo_w32_d61278_A
INFO-FLOW: Handling components in module [spmm_hls] ... 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_fifo_w388_d16_A.
INFO-FLOW: Append model spmm_hls_fifo_w388_d16_A
INFO-FLOW: Found component spmm_hls_gmem1_m_axi.
INFO-FLOW: Append model spmm_hls_gmem1_m_axi
INFO-FLOW: Found component spmm_hls_gmem2_m_axi.
INFO-FLOW: Append model spmm_hls_gmem2_m_axi
INFO-FLOW: Found component spmm_hls_gmem3_m_axi.
INFO-FLOW: Append model spmm_hls_gmem3_m_axi
INFO-FLOW: Found component spmm_hls_gmem4_m_axi.
INFO-FLOW: Append model spmm_hls_gmem4_m_axi
INFO-FLOW: Found component spmm_hls_gmem5_m_axi.
INFO-FLOW: Append model spmm_hls_gmem5_m_axi
INFO-FLOW: Found component spmm_hls_gmem6_m_axi.
INFO-FLOW: Append model spmm_hls_gmem6_m_axi
INFO-FLOW: Found component spmm_hls_control_s_axi.
INFO-FLOW: Append model spmm_hls_control_s_axi
INFO-FLOW: Append model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: Append model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: Append model set_tile_broadcast
INFO-FLOW: Append model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: Append model dfm_Pipeline_VITIS_LOOP_114_2
INFO-FLOW: Append model dfm
INFO-FLOW: Append model pu_kernel_Pipeline_init_au
INFO-FLOW: Append model pu_comp
INFO-FLOW: Append model au_merge_Pipeline_VITIS_LOOP_176_13
INFO-FLOW: Append model au_merge_Pipeline_VITIS_LOOP_157_12
INFO-FLOW: Append model au_merge_Pipeline_VITIS_LOOP_176_11
INFO-FLOW: Append model au_merge_Pipeline_VITIS_LOOP_176_1
INFO-FLOW: Append model au_merge_Pipeline_VITIS_LOOP_157_1
INFO-FLOW: Append model au_merge
INFO-FLOW: Append model pu_kernel
INFO-FLOW: Append model spmm_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mux_42_32_1_1 spmm_hls_mux_42_1_1_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_mul_32s_30ns_32_2_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1 spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_flow_control_loop_pipe_sequential_init spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W spmm_hls_fifo_w32_d61278_A spmm_hls_fifo_w32_d61278_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_fifo_w388_d16_A spmm_hls_gmem1_m_axi spmm_hls_gmem2_m_axi spmm_hls_gmem3_m_axi spmm_hls_gmem4_m_axi spmm_hls_gmem5_m_axi spmm_hls_gmem6_m_axi spmm_hls_control_s_axi set_tile_broadcast_Pipeline_init_seen set_tile_broadcast_Pipeline_copy_tile_loop set_tile_broadcast pu_kernel_Pipeline_pu_save_stream_into_pu dfm_Pipeline_VITIS_LOOP_114_2 dfm pu_kernel_Pipeline_init_au pu_comp au_merge_Pipeline_VITIS_LOOP_176_13 au_merge_Pipeline_VITIS_LOOP_157_12 au_merge_Pipeline_VITIS_LOOP_176_11 au_merge_Pipeline_VITIS_LOOP_176_1 au_merge_Pipeline_VITIS_LOOP_157_1 au_merge pu_kernel spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mux_42_32_1_1
INFO-FLOW: To file: write model spmm_hls_mux_42_1_1_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_mul_32s_30ns_32_2_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model spmm_hls_fifo_w32_d61278_A
INFO-FLOW: To file: write model spmm_hls_fifo_w32_d61278_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_fifo_w388_d16_A
INFO-FLOW: To file: write model spmm_hls_gmem1_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem2_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem3_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem4_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem5_m_axi
INFO-FLOW: To file: write model spmm_hls_gmem6_m_axi
INFO-FLOW: To file: write model spmm_hls_control_s_axi
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_init_seen
INFO-FLOW: To file: write model set_tile_broadcast_Pipeline_copy_tile_loop
INFO-FLOW: To file: write model set_tile_broadcast
INFO-FLOW: To file: write model pu_kernel_Pipeline_pu_save_stream_into_pu
INFO-FLOW: To file: write model dfm_Pipeline_VITIS_LOOP_114_2
INFO-FLOW: To file: write model dfm
INFO-FLOW: To file: write model pu_kernel_Pipeline_init_au
INFO-FLOW: To file: write model pu_comp
INFO-FLOW: To file: write model au_merge_Pipeline_VITIS_LOOP_176_13
INFO-FLOW: To file: write model au_merge_Pipeline_VITIS_LOOP_157_12
INFO-FLOW: To file: write model au_merge_Pipeline_VITIS_LOOP_176_11
INFO-FLOW: To file: write model au_merge_Pipeline_VITIS_LOOP_176_1
INFO-FLOW: To file: write model au_merge_Pipeline_VITIS_LOOP_157_1
INFO-FLOW: To file: write model au_merge
INFO-FLOW: To file: write model pu_kernel
INFO-FLOW: To file: write model spmm_hls
INFO-FLOW: Generating /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vhdl' dstVlogDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/vlog' tclDir='/home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mux_42_32_1_1
spmm_hls_mux_42_1_1_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w32_d61278_A
spmm_hls_fifo_w32_d61278_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_114_2
dfm
pu_kernel_Pipeline_init_au
pu_comp
au_merge_Pipeline_VITIS_LOOP_176_13
au_merge_Pipeline_VITIS_LOOP_157_12
au_merge_Pipeline_VITIS_LOOP_176_11
au_merge_Pipeline_VITIS_LOOP_176_1
au_merge_Pipeline_VITIS_LOOP_157_1
au_merge
pu_kernel
spmm_hls
' expOnly='0'
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_13.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_12.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_11.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.compgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 939.812 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='spmm_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name set_tile_broadcast
INFO-FLOW: No bind nodes found for module_name au_merge
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shuxuan/SDMA/spmm_prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mux_42_32_1_1
spmm_hls_mux_42_1_1_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w32_d61278_A
spmm_hls_fifo_w32_d61278_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_114_2
dfm
pu_kernel_Pipeline_init_au
pu_comp
au_merge_Pipeline_VITIS_LOOP_176_13
au_merge_Pipeline_VITIS_LOOP_157_12
au_merge_Pipeline_VITIS_LOOP_176_11
au_merge_Pipeline_VITIS_LOOP_176_1
au_merge_Pipeline_VITIS_LOOP_157_1
au_merge
pu_kernel
spmm_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.rtl_wrap.cfg.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.compgen.dataonly.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_init_seen.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast_Pipeline_copy_tile_loop.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/set_tile_broadcast.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_pu_save_stream_into_pu.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm_Pipeline_VITIS_LOOP_114_2.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/dfm.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel_Pipeline_init_au.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_comp.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_13.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_12.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_11.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_176_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge_Pipeline_VITIS_LOOP_157_1.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/au_merge.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/pu_kernel.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.tbgen.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_hls.constraint.tcl 
Execute         sc_get_clocks spmm_hls 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/shuxuan/SDMA/spmm_prj/sol1/impl/misc/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem6_m_axi_U SOURCE {} VARIABLE {} MODULE spmm_hls LOOP {} BUNDLEDNAME gmem6 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST spmm_hls MODULE2INSTS {spmm_hls spmm_hls set_tile_broadcast grp_set_tile_broadcast_fu_214 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_init_seen_fu_170 set_tile_broadcast_Pipeline_copy_tile_loop grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178 pu_kernel {grp_pu_kernel_fu_230 grp_pu_kernel_fu_239 grp_pu_kernel_fu_248 grp_pu_kernel_fu_257} pu_kernel_Pipeline_pu_save_stream_into_pu {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216} pu_kernel_Pipeline_init_au {grp_pu_kernel_Pipeline_init_au_fu_244 grp_pu_kernel_Pipeline_init_au_fu_244 grp_pu_kernel_Pipeline_init_au_fu_244 grp_pu_kernel_Pipeline_init_au_fu_244} dfm {grp_dfm_fu_254 grp_dfm_fu_254 grp_dfm_fu_254 grp_dfm_fu_254} dfm_Pipeline_VITIS_LOOP_114_2 {grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203 grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203 grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203 grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203} pu_comp {grp_pu_comp_fu_272 grp_pu_comp_fu_272 grp_pu_comp_fu_272 grp_pu_comp_fu_272} au_merge {grp_au_merge_fu_281 grp_au_merge_fu_281 grp_au_merge_fu_281 grp_au_merge_fu_281} au_merge_Pipeline_VITIS_LOOP_176_13 {grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110 grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110 grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110 grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110} au_merge_Pipeline_VITIS_LOOP_157_12 {grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124 grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124 grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124 grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124} au_merge_Pipeline_VITIS_LOOP_176_11 {grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136 grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136 grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136 grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136} au_merge_Pipeline_VITIS_LOOP_176_1 {grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150 grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150 grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150 grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150} au_merge_Pipeline_VITIS_LOOP_157_1 {grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164 grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164 grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164 grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164}} INST2MODULE {spmm_hls spmm_hls grp_set_tile_broadcast_fu_214 set_tile_broadcast grp_set_tile_broadcast_Pipeline_init_seen_fu_170 set_tile_broadcast_Pipeline_init_seen grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178 set_tile_broadcast_Pipeline_copy_tile_loop grp_pu_kernel_fu_230 pu_kernel grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 pu_kernel_Pipeline_pu_save_stream_into_pu grp_pu_kernel_Pipeline_init_au_fu_244 pu_kernel_Pipeline_init_au grp_dfm_fu_254 dfm grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203 dfm_Pipeline_VITIS_LOOP_114_2 grp_pu_comp_fu_272 pu_comp grp_au_merge_fu_281 au_merge grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110 au_merge_Pipeline_VITIS_LOOP_176_13 grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124 au_merge_Pipeline_VITIS_LOOP_157_12 grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136 au_merge_Pipeline_VITIS_LOOP_176_11 grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150 au_merge_Pipeline_VITIS_LOOP_176_1 grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164 au_merge_Pipeline_VITIS_LOOP_157_1 grp_pu_kernel_fu_239 pu_kernel grp_pu_kernel_fu_248 pu_kernel grp_pu_kernel_fu_257 pu_kernel} INSTDATA {spmm_hls {DEPTH 1 CHILDREN {grp_set_tile_broadcast_fu_214 grp_pu_kernel_fu_230 grp_pu_kernel_fu_239 grp_pu_kernel_fu_248 grp_pu_kernel_fu_257}} grp_set_tile_broadcast_fu_214 {DEPTH 2 CHILDREN {grp_set_tile_broadcast_Pipeline_init_seen_fu_170 grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178}} grp_set_tile_broadcast_Pipeline_init_seen_fu_170 {DEPTH 3 CHILDREN {}} grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178 {DEPTH 3 CHILDREN {}} grp_pu_kernel_fu_230 {DEPTH 2 CHILDREN {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 grp_pu_kernel_Pipeline_init_au_fu_244 grp_dfm_fu_254 grp_pu_comp_fu_272 grp_au_merge_fu_281}} grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 {DEPTH 3 CHILDREN {}} grp_pu_kernel_Pipeline_init_au_fu_244 {DEPTH 3 CHILDREN {}} grp_dfm_fu_254 {DEPTH 3 CHILDREN grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203} grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203 {DEPTH 4 CHILDREN {}} grp_pu_comp_fu_272 {DEPTH 3 CHILDREN {}} grp_au_merge_fu_281 {DEPTH 3 CHILDREN {grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110 grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124 grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136 grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150 grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164}} grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110 {DEPTH 4 CHILDREN {}} grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124 {DEPTH 4 CHILDREN {}} grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136 {DEPTH 4 CHILDREN {}} grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150 {DEPTH 4 CHILDREN {}} grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164 {DEPTH 4 CHILDREN {}} grp_pu_kernel_fu_239 {DEPTH 2 CHILDREN {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 grp_pu_kernel_Pipeline_init_au_fu_244 grp_dfm_fu_254 grp_pu_comp_fu_272 grp_au_merge_fu_281}} grp_pu_kernel_fu_248 {DEPTH 2 CHILDREN {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 grp_pu_kernel_Pipeline_init_au_fu_244 grp_dfm_fu_254 grp_pu_comp_fu_272 grp_au_merge_fu_281}} grp_pu_kernel_fu_257 {DEPTH 2 CHILDREN {grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 grp_pu_kernel_Pipeline_init_au_fu_244 grp_dfm_fu_254 grp_pu_comp_fu_272 grp_au_merge_fu_281}}} MODULEDATA {set_tile_broadcast_Pipeline_init_seen {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_102_p2 SOURCE src/spmm_device_fpga.cpp:49 VARIABLE add_ln49 LOOP init_seen BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} set_tile_broadcast_Pipeline_copy_tile_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_422_p2 SOURCE src/spmm_device_fpga.cpp:57 VARIABLE add_ln57 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_fu_436_p2 SOURCE src/spmm_device_fpga.cpp:59 VARIABLE idx LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_460_p2 SOURCE src/spmm_device_fpga.cpp:62 VARIABLE add_ln62 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_486_p2 SOURCE src/spmm_device_fpga.cpp:63 VARIABLE add_ln63 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME used_3_fu_742_p2 SOURCE src/spmm_device_fpga.cpp:84 VARIABLE used_3 LOOP copy_tile_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_kernel_Pipeline_pu_save_stream_into_pu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_316_p2 SOURCE src/spmm_device_fpga.cpp:241 VARIABLE add_ln241 LOOP pu_save_stream_into_pu BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm_Pipeline_VITIS_LOOP_114_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_122_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_132_p2 SOURCE src/spmm_device_fpga.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_114_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dfm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_252_p2 SOURCE src/spmm_device_fpga.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_111_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_30ns_32_2_1_U73 SOURCE src/spmm_device_fpga.cpp:112 VARIABLE mul LOOP VITIS_LOOP_111_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_343_p2 SOURCE src/spmm_device_fpga.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_111_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_384_p2 SOURCE src/spmm_device_fpga.cpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_111_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_402_p2 SOURCE src/spmm_device_fpga.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_121_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} pu_kernel_Pipeline_init_au {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_88_p2 SOURCE src/spmm_device_fpga.cpp:256 VARIABLE add_ln256 LOOP init_au BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pu_comp {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_114_p2 SOURCE src/spmm_device_fpga.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_124_p2 SOURCE src/spmm_device_fpga.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U93 SOURCE src/spmm_device_fpga.cpp:138 VARIABLE mul LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} au_merge_Pipeline_VITIS_LOOP_176_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_126_p2 SOURCE src/spmm_device_fpga.cpp:176 VARIABLE add_ln176 LOOP VITIS_LOOP_176_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U100 SOURCE src/spmm_device_fpga.cpp:177 VARIABLE add_i3 LOOP VITIS_LOOP_176_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U101 SOURCE src/spmm_device_fpga.cpp:178 VARIABLE add4_i2 LOOP VITIS_LOOP_176_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} au_merge_Pipeline_VITIS_LOOP_157_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_107_p2 SOURCE src/spmm_device_fpga.cpp:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U108 SOURCE src/spmm_device_fpga.cpp:158 VARIABLE add_i2 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U109 SOURCE src/spmm_device_fpga.cpp:158 VARIABLE add2_i1 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} au_merge_Pipeline_VITIS_LOOP_176_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_126_p2 SOURCE src/spmm_device_fpga.cpp:176 VARIABLE add_ln176 LOOP VITIS_LOOP_176_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U114 SOURCE src/spmm_device_fpga.cpp:177 VARIABLE add_i1 LOOP VITIS_LOOP_176_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U115 SOURCE src/spmm_device_fpga.cpp:178 VARIABLE add4_i1 LOOP VITIS_LOOP_176_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} au_merge_Pipeline_VITIS_LOOP_176_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_126_p2 SOURCE src/spmm_device_fpga.cpp:176 VARIABLE add_ln176 LOOP VITIS_LOOP_176_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U121 SOURCE src/spmm_device_fpga.cpp:177 VARIABLE add_i9 LOOP VITIS_LOOP_176_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U122 SOURCE src/spmm_device_fpga.cpp:178 VARIABLE add4_i LOOP VITIS_LOOP_176_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} au_merge_Pipeline_VITIS_LOOP_157_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_107_p2 SOURCE src/spmm_device_fpga.cpp:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U128 SOURCE src/spmm_device_fpga.cpp:158 VARIABLE add_i LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U129 SOURCE src/spmm_device_fpga.cpp:158 VARIABLE add2_i LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} pu_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME streamA_fifo_U SOURCE src/spmm_device_fpga.cpp:249 VARIABLE streamA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME streamB_fifo_U SOURCE src/spmm_device_fpga.cpp:249 VARIABLE streamB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME Dbuf_U SOURCE src/spmm_device_fpga.cpp:218 VARIABLE Dbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU0_U SOURCE src/spmm_device_fpga.cpp:252 VARIABLE AU0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME AU1_U SOURCE src/spmm_device_fpga.cpp:252 VARIABLE AU1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln263_fu_512_p2 SOURCE src/spmm_device_fpga.cpp:263 VARIABLE add_ln263 LOOP VITIS_LOOP_263_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 26 BRAM 50 URAM 0}} spmm_hls {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_0_fifo_U SOURCE {} VARIABLE s_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_1_fifo_U SOURCE {} VARIABLE s_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_2_fifo_U SOURCE {} VARIABLE s_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_3_fifo_U SOURCE {} VARIABLE s_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_289_p2 SOURCE src/spmm_device_fpga.cpp:323 VARIABLE i_3 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 104 BRAM 200 URAM 0}} set_tile_broadcast {AREA {DSP 0 BRAM 0 URAM 0}} au_merge {AREA {DSP 20 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.63 seconds; current allocated memory: 956.559 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spmm_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for spmm_hls.
Execute         syn_report -model spmm_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 300.11 MHz
Command       autosyn done; 13.97 sec.
Command     csynth_design done; 24.34 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.54 seconds. CPU system time: 1.73 seconds. Elapsed time: 24.34 seconds; current allocated memory: 223.738 MB.
Execute     cleanup_all 
