--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Softwares\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
1 -n 3 -fastpaths -xml Wrapper_CLA_16_bit_ripple.twx
Wrapper_CLA_16_bit_ripple.ncd -o Wrapper_CLA_16_bit_ripple.twr
Wrapper_CLA_16_bit_ripple.pcf -ucf timing.ucf

Design file:              Wrapper_CLA_16_bit_ripple.ncd
Physical constraint file: Wrapper_CLA_16_bit_ripple.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 4.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.229ns.
--------------------------------------------------------------------------------

Paths for end point out_6 (SLICE_X86Y125.CX), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_1 (FF)
  Destination:          out_6 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.151ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.871 - 0.914)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_1 to out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y129.BQ     Tcko                  0.518   in1_reg<3>
                                                       in1_reg_1
    SLICE_X84Y128.B4     net (fanout=2)        0.798   in1_reg<1>
    SLICE_X84Y128.B      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout21
    SLICE_X84Y128.A4     net (fanout=2)        0.464   cla1/a0/cout_bdd2
    SLICE_X84Y128.A      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout1
    SLICE_X86Y127.B5     net (fanout=3)        0.465   cla1/c<0>
    SLICE_X86Y127.BMUX   Tilo                  0.327   out_reg<5>
                                                       cla1/a1/cout21
    SLICE_X86Y127.A5     net (fanout=1)        0.615   cla1/a1/cout_bdd2
    SLICE_X86Y127.AMUX   Tilo                  0.320   out_reg<5>
                                                       cla1/a1/out<2>1
    SLICE_X86Y125.CX     net (fanout=1)        0.335   out_reg<6>
    SLICE_X86Y125.CLK    Tdick                 0.061   out_6
                                                       out_6
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (1.474ns logic, 2.677ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_1 (FF)
  Destination:          out_6 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.097ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.871 - 0.914)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_1 to out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y129.BQ     Tcko                  0.456   in2_reg<3>
                                                       in2_reg_1
    SLICE_X84Y128.B2     net (fanout=2)        0.806   in2_reg<1>
    SLICE_X84Y128.B      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout21
    SLICE_X84Y128.A4     net (fanout=2)        0.464   cla1/a0/cout_bdd2
    SLICE_X84Y128.A      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout1
    SLICE_X86Y127.B5     net (fanout=3)        0.465   cla1/c<0>
    SLICE_X86Y127.BMUX   Tilo                  0.327   out_reg<5>
                                                       cla1/a1/cout21
    SLICE_X86Y127.A5     net (fanout=1)        0.615   cla1/a1/cout_bdd2
    SLICE_X86Y127.AMUX   Tilo                  0.320   out_reg<5>
                                                       cla1/a1/out<2>1
    SLICE_X86Y125.CX     net (fanout=1)        0.335   out_reg<6>
    SLICE_X86Y125.CLK    Tdick                 0.061   out_6
                                                       out_6
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (1.412ns logic, 2.685ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_0 (FF)
  Destination:          out_6 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.086ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.871 - 0.914)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_0 to out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y129.AQ     Tcko                  0.518   in1_reg<3>
                                                       in2_reg_0
    SLICE_X84Y128.B5     net (fanout=2)        0.733   in2_reg<0>
    SLICE_X84Y128.B      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout21
    SLICE_X84Y128.A4     net (fanout=2)        0.464   cla1/a0/cout_bdd2
    SLICE_X84Y128.A      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout1
    SLICE_X86Y127.B5     net (fanout=3)        0.465   cla1/c<0>
    SLICE_X86Y127.BMUX   Tilo                  0.327   out_reg<5>
                                                       cla1/a1/cout21
    SLICE_X86Y127.A5     net (fanout=1)        0.615   cla1/a1/cout_bdd2
    SLICE_X86Y127.AMUX   Tilo                  0.320   out_reg<5>
                                                       cla1/a1/out<2>1
    SLICE_X86Y125.CX     net (fanout=1)        0.335   out_reg<6>
    SLICE_X86Y125.CLK    Tdick                 0.061   out_6
                                                       out_6
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (1.474ns logic, 2.612ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point out_15 (SLICE_X87Y123.A3), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_1 (FF)
  Destination:          out_15 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.137ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.873 - 0.914)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_1 to out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y129.BQ     Tcko                  0.518   in1_reg<3>
                                                       in1_reg_1
    SLICE_X84Y128.B4     net (fanout=2)        0.798   in1_reg<1>
    SLICE_X84Y128.B      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout21
    SLICE_X84Y128.A4     net (fanout=2)        0.464   cla1/a0/cout_bdd2
    SLICE_X84Y128.A      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout1
    SLICE_X86Y126.C6     net (fanout=3)        0.464   cla1/c<0>
    SLICE_X86Y126.C      Tilo                  0.124   cla1/a1/N11
                                                       cla1/a1/cout1
    SLICE_X87Y124.A6     net (fanout=5)        0.360   cla1/c<1>
    SLICE_X87Y124.A      Tilo                  0.124   out_reg<8>
                                                       cla1/a2/cout1
    SLICE_X86Y123.A6     net (fanout=5)        0.346   cla1/c<2>
    SLICE_X86Y123.A      Tilo                  0.124   out_reg<13>
                                                       cla1/a3/out<3>1
    SLICE_X87Y123.A3     net (fanout=1)        0.492   out_reg<15>
    SLICE_X87Y123.CLK    Tas                   0.075   out_3
                                                       out_reg<15>_rt
                                                       out_15
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (1.213ns logic, 2.924ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_1 (FF)
  Destination:          out_15 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.083ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.873 - 0.914)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_1 to out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y129.BQ     Tcko                  0.456   in2_reg<3>
                                                       in2_reg_1
    SLICE_X84Y128.B2     net (fanout=2)        0.806   in2_reg<1>
    SLICE_X84Y128.B      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout21
    SLICE_X84Y128.A4     net (fanout=2)        0.464   cla1/a0/cout_bdd2
    SLICE_X84Y128.A      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout1
    SLICE_X86Y126.C6     net (fanout=3)        0.464   cla1/c<0>
    SLICE_X86Y126.C      Tilo                  0.124   cla1/a1/N11
                                                       cla1/a1/cout1
    SLICE_X87Y124.A6     net (fanout=5)        0.360   cla1/c<1>
    SLICE_X87Y124.A      Tilo                  0.124   out_reg<8>
                                                       cla1/a2/cout1
    SLICE_X86Y123.A6     net (fanout=5)        0.346   cla1/c<2>
    SLICE_X86Y123.A      Tilo                  0.124   out_reg<13>
                                                       cla1/a3/out<3>1
    SLICE_X87Y123.A3     net (fanout=1)        0.492   out_reg<15>
    SLICE_X87Y123.CLK    Tas                   0.075   out_3
                                                       out_reg<15>_rt
                                                       out_15
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.151ns logic, 2.932ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_0 (FF)
  Destination:          out_15 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.072ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.873 - 0.914)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_0 to out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y129.AQ     Tcko                  0.518   in1_reg<3>
                                                       in2_reg_0
    SLICE_X84Y128.B5     net (fanout=2)        0.733   in2_reg<0>
    SLICE_X84Y128.B      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout21
    SLICE_X84Y128.A4     net (fanout=2)        0.464   cla1/a0/cout_bdd2
    SLICE_X84Y128.A      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout1
    SLICE_X86Y126.C6     net (fanout=3)        0.464   cla1/c<0>
    SLICE_X86Y126.C      Tilo                  0.124   cla1/a1/N11
                                                       cla1/a1/cout1
    SLICE_X87Y124.A6     net (fanout=5)        0.360   cla1/c<1>
    SLICE_X87Y124.A      Tilo                  0.124   out_reg<8>
                                                       cla1/a2/cout1
    SLICE_X86Y123.A6     net (fanout=5)        0.346   cla1/c<2>
    SLICE_X86Y123.A      Tilo                  0.124   out_reg<13>
                                                       cla1/a3/out<3>1
    SLICE_X87Y123.A3     net (fanout=1)        0.492   out_reg<15>
    SLICE_X87Y123.CLK    Tas                   0.075   out_3
                                                       out_reg<15>_rt
                                                       out_15
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (1.213ns logic, 2.859ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point out_12 (SLICE_X88Y123.AX), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_1 (FF)
  Destination:          out_12 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.082ns (Levels of Logic = 5)
  Clock Path Skew:      -0.041ns (0.873 - 0.914)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_1 to out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y129.BQ     Tcko                  0.518   in1_reg<3>
                                                       in1_reg_1
    SLICE_X84Y128.B4     net (fanout=2)        0.798   in1_reg<1>
    SLICE_X84Y128.B      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout21
    SLICE_X84Y128.A4     net (fanout=2)        0.464   cla1/a0/cout_bdd2
    SLICE_X84Y128.A      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout1
    SLICE_X86Y126.C6     net (fanout=3)        0.464   cla1/c<0>
    SLICE_X86Y126.C      Tilo                  0.124   cla1/a1/N11
                                                       cla1/a1/cout1
    SLICE_X87Y124.A6     net (fanout=5)        0.360   cla1/c<1>
    SLICE_X87Y124.A      Tilo                  0.124   out_reg<8>
                                                       cla1/a2/cout1
    SLICE_X89Y123.C5     net (fanout=5)        0.429   cla1/c<2>
    SLICE_X89Y123.C      Tilo                  0.124   out_reg<12>
                                                       cla1/a3/out<0>1
    SLICE_X88Y123.AX     net (fanout=1)        0.398   out_reg<12>
    SLICE_X88Y123.CLK    Tdick                 0.031   out_14
                                                       out_12
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (1.169ns logic, 2.913ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_1 (FF)
  Destination:          out_12 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.028ns (Levels of Logic = 5)
  Clock Path Skew:      -0.041ns (0.873 - 0.914)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_1 to out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y129.BQ     Tcko                  0.456   in2_reg<3>
                                                       in2_reg_1
    SLICE_X84Y128.B2     net (fanout=2)        0.806   in2_reg<1>
    SLICE_X84Y128.B      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout21
    SLICE_X84Y128.A4     net (fanout=2)        0.464   cla1/a0/cout_bdd2
    SLICE_X84Y128.A      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout1
    SLICE_X86Y126.C6     net (fanout=3)        0.464   cla1/c<0>
    SLICE_X86Y126.C      Tilo                  0.124   cla1/a1/N11
                                                       cla1/a1/cout1
    SLICE_X87Y124.A6     net (fanout=5)        0.360   cla1/c<1>
    SLICE_X87Y124.A      Tilo                  0.124   out_reg<8>
                                                       cla1/a2/cout1
    SLICE_X89Y123.C5     net (fanout=5)        0.429   cla1/c<2>
    SLICE_X89Y123.C      Tilo                  0.124   out_reg<12>
                                                       cla1/a3/out<0>1
    SLICE_X88Y123.AX     net (fanout=1)        0.398   out_reg<12>
    SLICE_X88Y123.CLK    Tdick                 0.031   out_14
                                                       out_12
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (1.107ns logic, 2.921ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_0 (FF)
  Destination:          out_12 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.017ns (Levels of Logic = 5)
  Clock Path Skew:      -0.041ns (0.873 - 0.914)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_0 to out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y129.AQ     Tcko                  0.518   in1_reg<3>
                                                       in2_reg_0
    SLICE_X84Y128.B5     net (fanout=2)        0.733   in2_reg<0>
    SLICE_X84Y128.B      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout21
    SLICE_X84Y128.A4     net (fanout=2)        0.464   cla1/a0/cout_bdd2
    SLICE_X84Y128.A      Tilo                  0.124   cla1/a0/cout_bdd2
                                                       cla1/a0/cout1
    SLICE_X86Y126.C6     net (fanout=3)        0.464   cla1/c<0>
    SLICE_X86Y126.C      Tilo                  0.124   cla1/a1/N11
                                                       cla1/a1/cout1
    SLICE_X87Y124.A6     net (fanout=5)        0.360   cla1/c<1>
    SLICE_X87Y124.A      Tilo                  0.124   out_reg<8>
                                                       cla1/a2/cout1
    SLICE_X89Y123.C5     net (fanout=5)        0.429   cla1/c<2>
    SLICE_X89Y123.C      Tilo                  0.124   out_reg<12>
                                                       cla1/a3/out<0>1
    SLICE_X88Y123.AX     net (fanout=1)        0.398   out_reg<12>
    SLICE_X88Y123.CLK    Tdick                 0.031   out_14
                                                       out_12
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.169ns logic, 2.848ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 4.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out_5 (SLICE_X86Y125.BX), 13 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_5 (FF)
  Destination:          out_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.072 - 0.061)
  Source Clock:         clk_BUFGP rising at 4.500ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_5 to out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y127.BQ     Tcko                  0.141   in2_reg<7>
                                                       in2_reg_5
    SLICE_X86Y127.B4     net (fanout=3)        0.149   in2_reg<5>
    SLICE_X86Y127.B      Tilo                  0.045   out_reg<5>
                                                       cla1/a1/out<1>1
    SLICE_X86Y125.BX     net (fanout=1)        0.116   out_reg<5>
    SLICE_X86Y125.CLK    Tckdi       (-Th)     0.066   out_6
                                                       out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.120ns logic, 0.265ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_4 (FF)
  Destination:          out_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.072 - 0.061)
  Source Clock:         clk_BUFGP rising at 4.500ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_4 to out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y128.AQ     Tcko                  0.141   in1_reg<7>
                                                       in1_reg_4
    SLICE_X86Y127.B3     net (fanout=4)        0.234   in1_reg<4>
    SLICE_X86Y127.B      Tilo                  0.045   out_reg<5>
                                                       cla1/a1/out<1>1
    SLICE_X86Y125.BX     net (fanout=1)        0.116   out_reg<5>
    SLICE_X86Y125.CLK    Tckdi       (-Th)     0.066   out_6
                                                       out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.120ns logic, 0.350ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_5 (FF)
  Destination:          out_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.072 - 0.061)
  Source Clock:         clk_BUFGP rising at 4.500ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_5 to out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y128.BQ     Tcko                  0.141   in1_reg<7>
                                                       in1_reg_5
    SLICE_X86Y127.B2     net (fanout=3)        0.287   in1_reg<5>
    SLICE_X86Y127.B      Tilo                  0.045   out_reg<5>
                                                       cla1/a1/out<1>1
    SLICE_X86Y125.BX     net (fanout=1)        0.116   out_reg<5>
    SLICE_X86Y125.CLK    Tckdi       (-Th)     0.066   out_6
                                                       out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.120ns logic, 0.403ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point out_7 (SLICE_X89Y127.DX), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_7 (FF)
  Destination:          out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.075 - 0.061)
  Source Clock:         clk_BUFGP rising at 4.500ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_7 to out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y127.DQ     Tcko                  0.141   in2_reg<7>
                                                       in2_reg_7
    SLICE_X86Y127.A4     net (fanout=2)        0.219   in2_reg<7>
    SLICE_X86Y127.A      Tilo                  0.045   out_reg<5>
                                                       cla1/a1/out<3>1
    SLICE_X89Y127.DX     net (fanout=1)        0.098   out_reg<7>
    SLICE_X89Y127.CLK    Tckdi       (-Th)     0.072   out_7
                                                       out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.114ns logic, 0.317ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_6 (FF)
  Destination:          out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.075 - 0.061)
  Source Clock:         clk_BUFGP rising at 4.500ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_6 to out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y128.CQ     Tcko                  0.141   in1_reg<7>
                                                       in1_reg_6
    SLICE_X86Y127.A3     net (fanout=3)        0.294   in1_reg<6>
    SLICE_X86Y127.A      Tilo                  0.045   out_reg<5>
                                                       cla1/a1/out<3>1
    SLICE_X89Y127.DX     net (fanout=1)        0.098   out_reg<7>
    SLICE_X89Y127.CLK    Tckdi       (-Th)     0.072   out_7
                                                       out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.114ns logic, 0.392ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_7 (FF)
  Destination:          out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.075 - 0.061)
  Source Clock:         clk_BUFGP rising at 4.500ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_7 to out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y128.DQ     Tcko                  0.141   in1_reg<7>
                                                       in1_reg_7
    SLICE_X86Y127.A1     net (fanout=2)        0.297   in1_reg<7>
    SLICE_X86Y127.A      Tilo                  0.045   out_reg<5>
                                                       cla1/a1/out<3>1
    SLICE_X89Y127.DX     net (fanout=1)        0.098   out_reg<7>
    SLICE_X89Y127.CLK    Tckdi       (-Th)     0.072   out_7
                                                       out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.114ns logic, 0.395ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point out_14 (SLICE_X88Y123.CX), 43 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_13 (FF)
  Destination:          out_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 4.500ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_13 to out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y123.BMUX   Tshcko                0.202   out_14
                                                       in2_reg_13
    SLICE_X89Y123.A6     net (fanout=5)        0.147   in2_reg<13>
    SLICE_X89Y123.A      Tilo                  0.045   out_reg<12>
                                                       cla1/a3/out<2>1
    SLICE_X88Y123.CX     net (fanout=1)        0.109   out_reg<14>
    SLICE_X88Y123.CLK    Tckdi       (-Th)     0.063   out_14
                                                       out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.184ns logic, 0.256ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_12 (FF)
  Destination:          out_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 4.500ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_12 to out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y123.AMUX   Tshcko                0.201   out_14
                                                       in2_reg_12
    SLICE_X89Y123.A4     net (fanout=6)        0.257   in2_reg<12>
    SLICE_X89Y123.A      Tilo                  0.045   out_reg<12>
                                                       cla1/a3/out<2>1
    SLICE_X88Y123.CX     net (fanout=1)        0.109   out_reg<14>
    SLICE_X88Y123.CLK    Tckdi       (-Th)     0.063   out_14
                                                       out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.183ns logic, 0.366ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_13 (FF)
  Destination:          out_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.338 - 0.304)
  Source Clock:         clk_BUFGP rising at 4.500ns
  Destination Clock:    clk_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_13 to out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y128.BQ     Tcko                  0.164   in1_reg<15>
                                                       in1_reg_13
    SLICE_X89Y123.A3     net (fanout=5)        0.403   in1_reg<13>
    SLICE_X89Y123.A      Tilo                  0.045   out_reg<12>
                                                       cla1/a3/out<2>1
    SLICE_X88Y123.CX     net (fanout=1)        0.109   out_reg<14>
    SLICE_X88Y123.CLK    Tckdi       (-Th)     0.063   out_14
                                                       out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.146ns logic, 0.512ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 4.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.345ns (period - min period limit)
  Period: 4.500ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.500ns
  Low pulse: 2.250ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: cin_reg/CLK
  Logical resource: cin_reg/CK
  Location pin: SLICE_X83Y128.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.500ns
  High pulse: 2.250ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: cin_reg/CLK
  Logical resource: cin_reg/CK
  Location pin: SLICE_X83Y128.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.229|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 421 paths, 0 nets, and 170 connections

Design statistics:
   Minimum period:   4.229ns{1}   (Maximum frequency: 236.463MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 31 15:51:34 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4952 MB



