

================================================================
== Vitis HLS Report for 'conv3_Pipeline_WEIGHTI_WEIGHTK_L'
================================================================
* Date:           Sun Nov  5 11:01:54 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHTI_WEIGHTK_L  |      801|      801|         3|          1|          1|   800|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_i = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bin = alloca i32 1"   --->   Operation 9 'alloca' 'bin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten35 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln117_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln117"   --->   Operation 11 'read' 'sext_ln117_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln117_cast = sext i62 %sext_ln117_read"   --->   Operation 12 'sext' 'sext_ln117_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_4, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten35"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %bin"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %loop_index_i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten35_load = load i10 %indvar_flatten35" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 20 'load' 'indvar_flatten35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln117 = icmp_eq  i10 %indvar_flatten35_load, i10 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 21 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln117_1 = add i10 %indvar_flatten35_load, i10 1" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 22 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.inc20.i, void %COL.preheader.exitStub" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 23 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln117 = store i10 %add_ln117_1, i10 %indvar_flatten35" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 24 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln117_cast" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 26 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%loop_index_i_load = load i3 %loop_index_i"   --->   Operation 28 'load' 'loop_index_i_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 29 'load' 'k_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%icmp_ln118 = icmp_eq  i6 %indvar_flatten_load, i6 25" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 30 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.20ns)   --->   "%select_ln117 = select i1 %icmp_ln118, i3 0, i3 %k_load" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 31 'select' 'select_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln117)   --->   "%xor_ln117 = xor i1 %icmp_ln118, i1 1" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 32 'xor' 'xor_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.67ns)   --->   "%exitcond4641 = icmp_eq  i3 %loop_index_i_load, i3 5"   --->   Operation 33 'icmp' 'exitcond4641' <Predicate = (!icmp_ln117)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln117 = and i1 %exitcond4641, i1 %xor_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 34 'and' 'and_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.67ns)   --->   "%add_ln118 = add i3 %select_ln117, i3 1" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 35 'add' 'add_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%or_ln118 = or i1 %and_ln117, i1 %icmp_ln118" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 36 'or' 'or_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln118 = select i1 %or_ln118, i3 0, i3 %loop_index_i_load" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 37 'select' 'select_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.20ns)   --->   "%select_ln118_1 = select i1 %and_ln117, i3 %add_ln118, i3 %select_ln117" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 38 'select' 'select_ln118_1' <Predicate = (!icmp_ln117)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (7.30ns)   --->   "%w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w3_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 39 'read' 'w3_addr_read' <Predicate = (!icmp_ln117)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 40 [1/1] (0.73ns)   --->   "%switch_ln118 = switch i3 %select_ln118_1, void %.case.4, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 40 'switch' 'switch_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.73>
ST_2 : Operation 41 [1/1] (0.73ns)   --->   "%switch_ln118 = switch i3 %select_ln118, void %.case.428, i3 0, void %.case.024, i3 1, void %.case.125, i3 2, void %.case.226, i3 3, void %.case.327" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 41 'switch' 'switch_ln118' <Predicate = (!icmp_ln117 & select_ln118_1 == 3)> <Delay = 0.73>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln117 & select_ln118_1 == 3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.73ns)   --->   "%switch_ln118 = switch i3 %select_ln118, void %.case.421, i3 0, void %.case.017, i3 1, void %.case.118, i3 2, void %.case.219, i3 3, void %.case.320" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 43 'switch' 'switch_ln118' <Predicate = (!icmp_ln117 & select_ln118_1 == 2)> <Delay = 0.73>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln117 & select_ln118_1 == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.73ns)   --->   "%switch_ln118 = switch i3 %select_ln118, void %.case.414, i3 0, void %.case.010, i3 1, void %.case.111, i3 2, void %.case.212, i3 3, void %.case.313" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 45 'switch' 'switch_ln118' <Predicate = (!icmp_ln117 & select_ln118_1 == 1)> <Delay = 0.73>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln117 & select_ln118_1 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.73ns)   --->   "%switch_ln118 = switch i3 %select_ln118, void %.case.47, i3 0, void %.case.03, i3 1, void %.case.14, i3 2, void %.case.25, i3 3, void %.case.36" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 47 'switch' 'switch_ln118' <Predicate = (!icmp_ln117 & select_ln118_1 == 0)> <Delay = 0.73>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln117 & select_ln118_1 == 0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.73ns)   --->   "%switch_ln118 = switch i3 %select_ln118, void %.case.435, i3 0, void %.case.031, i3 1, void %.case.132, i3 2, void %.case.233, i3 3, void %.case.334" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 49 'switch' 'switch_ln118' <Predicate = (!icmp_ln117 & select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3)> <Delay = 0.73>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln117 & select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%empty = add i3 %select_ln118, i3 1" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 51 'add' 'empty' <Predicate = (!icmp_ln117)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%add_ln118_1 = add i6 %indvar_flatten_load, i6 1" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 52 'add' 'add_ln118_1' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%select_ln118_2 = select i1 %icmp_ln118, i6 1, i6 %add_ln118_1" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 53 'select' 'select_ln118_2' <Predicate = (!icmp_ln117)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln118 = store i6 %select_ln118_2, i6 %indvar_flatten" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 54 'store' 'store_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln118 = store i3 %select_ln118_1, i3 %k" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 55 'store' 'store_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln118 = store i3 %empty, i3 %loop_index_i" [src/conv3.cpp:118->src/conv3.cpp:34]   --->   Operation 56 'store' 'store_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 144 'ret' 'ret_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%bin_load = load i6 %bin" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 57 'load' 'bin_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln117 = add i6 %bin_load, i6 1" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 58 'add' 'add_ln117' <Predicate = (icmp_ln118)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHTI_WEIGHTK_L_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.38ns)   --->   "%select_ln117_1 = select i1 %icmp_ln118, i6 %add_ln117, i6 %bin_load" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 61 'select' 'select_ln117_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i6 %select_ln117_1" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 62 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHTK_L_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_326 = bitcast i32 %w3_addr_read" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 66 'bitcast' 'empty_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 67 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr' <Predicate = (select_ln118_1 == 3 & select_ln118 == 3)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 68 'store' 'store_ln117' <Predicate = (select_ln118_1 == 3 & select_ln118 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit23"   --->   Operation 69 'br' 'br_ln0' <Predicate = (select_ln118_1 == 3 & select_ln118 == 3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 70 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr' <Predicate = (select_ln118_1 == 3 & select_ln118 == 2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 71 'store' 'store_ln117' <Predicate = (select_ln118_1 == 3 & select_ln118 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit23"   --->   Operation 72 'br' 'br_ln0' <Predicate = (select_ln118_1 == 3 & select_ln118 == 2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 73 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr' <Predicate = (select_ln118_1 == 3 & select_ln118 == 1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 74 'store' 'store_ln117' <Predicate = (select_ln118_1 == 3 & select_ln118 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit23"   --->   Operation 75 'br' 'br_ln0' <Predicate = (select_ln118_1 == 3 & select_ln118 == 1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 76 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr' <Predicate = (select_ln118_1 == 3 & select_ln118 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 77 'store' 'store_ln117' <Predicate = (select_ln118_1 == 3 & select_ln118 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit23"   --->   Operation 78 'br' 'br_ln0' <Predicate = (select_ln118_1 == 3 & select_ln118 == 0)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 79 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr' <Predicate = (select_ln118_1 == 3 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 80 'store' 'store_ln117' <Predicate = (select_ln118_1 == 3 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit23"   --->   Operation 81 'br' 'br_ln0' <Predicate = (select_ln118_1 == 3 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 82 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr' <Predicate = (select_ln118_1 == 2 & select_ln118 == 3)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 83 'store' 'store_ln117' <Predicate = (select_ln118_1 == 2 & select_ln118 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit16"   --->   Operation 84 'br' 'br_ln0' <Predicate = (select_ln118_1 == 2 & select_ln118 == 3)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 85 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr' <Predicate = (select_ln118_1 == 2 & select_ln118 == 2)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 86 'store' 'store_ln117' <Predicate = (select_ln118_1 == 2 & select_ln118 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit16"   --->   Operation 87 'br' 'br_ln0' <Predicate = (select_ln118_1 == 2 & select_ln118 == 2)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 88 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr' <Predicate = (select_ln118_1 == 2 & select_ln118 == 1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 89 'store' 'store_ln117' <Predicate = (select_ln118_1 == 2 & select_ln118 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit16"   --->   Operation 90 'br' 'br_ln0' <Predicate = (select_ln118_1 == 2 & select_ln118 == 1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 91 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr' <Predicate = (select_ln118_1 == 2 & select_ln118 == 0)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 92 'store' 'store_ln117' <Predicate = (select_ln118_1 == 2 & select_ln118 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit16"   --->   Operation 93 'br' 'br_ln0' <Predicate = (select_ln118_1 == 2 & select_ln118 == 0)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 94 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr' <Predicate = (select_ln118_1 == 2 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 95 'store' 'store_ln117' <Predicate = (select_ln118_1 == 2 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit16"   --->   Operation 96 'br' 'br_ln0' <Predicate = (select_ln118_1 == 2 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 97 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr' <Predicate = (select_ln118_1 == 1 & select_ln118 == 3)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 98 'store' 'store_ln117' <Predicate = (select_ln118_1 == 1 & select_ln118 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 99 'br' 'br_ln0' <Predicate = (select_ln118_1 == 1 & select_ln118 == 3)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 100 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr' <Predicate = (select_ln118_1 == 1 & select_ln118 == 2)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 101 'store' 'store_ln117' <Predicate = (select_ln118_1 == 1 & select_ln118 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 102 'br' 'br_ln0' <Predicate = (select_ln118_1 == 1 & select_ln118 == 2)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 103 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr' <Predicate = (select_ln118_1 == 1 & select_ln118 == 1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 104 'store' 'store_ln117' <Predicate = (select_ln118_1 == 1 & select_ln118 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 105 'br' 'br_ln0' <Predicate = (select_ln118_1 == 1 & select_ln118 == 1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 106 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr' <Predicate = (select_ln118_1 == 1 & select_ln118 == 0)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 107 'store' 'store_ln117' <Predicate = (select_ln118_1 == 1 & select_ln118 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 108 'br' 'br_ln0' <Predicate = (select_ln118_1 == 1 & select_ln118 == 0)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 109 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr' <Predicate = (select_ln118_1 == 1 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 110 'store' 'store_ln117' <Predicate = (select_ln118_1 == 1 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 111 'br' 'br_ln0' <Predicate = (select_ln118_1 == 1 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 112 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr' <Predicate = (select_ln118_1 == 0 & select_ln118 == 3)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 113 'store' 'store_ln117' <Predicate = (select_ln118_1 == 0 & select_ln118 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit2"   --->   Operation 114 'br' 'br_ln0' <Predicate = (select_ln118_1 == 0 & select_ln118 == 3)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 115 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr' <Predicate = (select_ln118_1 == 0 & select_ln118 == 2)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 116 'store' 'store_ln117' <Predicate = (select_ln118_1 == 0 & select_ln118 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit2"   --->   Operation 117 'br' 'br_ln0' <Predicate = (select_ln118_1 == 0 & select_ln118 == 2)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 118 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr' <Predicate = (select_ln118_1 == 0 & select_ln118 == 1)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 119 'store' 'store_ln117' <Predicate = (select_ln118_1 == 0 & select_ln118 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit2"   --->   Operation 120 'br' 'br_ln0' <Predicate = (select_ln118_1 == 0 & select_ln118 == 1)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 121 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr' <Predicate = (select_ln118_1 == 0 & select_ln118 == 0)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 122 'store' 'store_ln117' <Predicate = (select_ln118_1 == 0 & select_ln118 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit2"   --->   Operation 123 'br' 'br_ln0' <Predicate = (select_ln118_1 == 0 & select_ln118 == 0)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 124 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr' <Predicate = (select_ln118_1 == 0 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 125 'store' 'store_ln117' <Predicate = (select_ln118_1 == 0 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit2"   --->   Operation 126 'br' 'br_ln0' <Predicate = (select_ln118_1 == 0 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 127 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 == 3)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 128 'store' 'store_ln117' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit30"   --->   Operation 129 'br' 'br_ln0' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 == 3)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 130 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 == 2)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 131 'store' 'store_ln117' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit30"   --->   Operation 132 'br' 'br_ln0' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 == 2)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 133 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 == 1)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 134 'store' 'store_ln117' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit30"   --->   Operation 135 'br' 'br_ln0' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 == 1)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 136 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 == 0)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 137 'store' 'store_ln117' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit30"   --->   Operation 138 'br' 'br_ln0' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 == 0)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0, i64 0, i64 %zext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 139 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.23ns)   --->   "%store_ln117 = store i32 %empty_326, i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 140 'store' 'store_ln117' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit30"   --->   Operation 141 'br' 'br_ln0' <Predicate = (select_ln118_1 != 0 & select_ln118_1 != 1 & select_ln118_1 != 2 & select_ln118_1 != 3 & select_ln118 != 0 & select_ln118 != 1 & select_ln118 != 2 & select_ln118 != 3)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.42ns)   --->   "%store_ln117 = store i6 %select_ln117_1, i6 %bin" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 142 'store' 'store_ln117' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 143 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.214ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten35') [32]  (0.000 ns)
	'load' operation ('indvar_flatten35_load', src/conv3.cpp:117->src/conv3.cpp:34) on local variable 'indvar_flatten35' [44]  (0.000 ns)
	'add' operation ('add_ln117_1', src/conv3.cpp:117->src/conv3.cpp:34) [48]  (0.787 ns)
	'store' operation ('store_ln117', src/conv3.cpp:117->src/conv3.cpp:34) of variable 'add_ln117_1', src/conv3.cpp:117->src/conv3.cpp:34 on local variable 'indvar_flatten35' [198]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('w3_addr', src/conv3.cpp:117->src/conv3.cpp:34) [45]  (0.000 ns)
	bus read operation ('w3_addr_read', src/conv3.cpp:117->src/conv3.cpp:34) on port 'w3' (src/conv3.cpp:117->src/conv3.cpp:34) [71]  (7.300 ns)

 <State 3>: 2.402ns
The critical path consists of the following:
	'load' operation ('bin_load', src/conv3.cpp:117->src/conv3.cpp:34) on local variable 'bin' [53]  (0.000 ns)
	'add' operation ('add_ln117', src/conv3.cpp:117->src/conv3.cpp:34) [54]  (0.781 ns)
	'select' operation ('select_ln117_1', src/conv3.cpp:117->src/conv3.cpp:34) [59]  (0.384 ns)
	'getelementptr' operation ('p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr', src/conv3.cpp:117->src/conv3.cpp:34) [89]  (0.000 ns)
	'store' operation ('store_ln117', src/conv3.cpp:117->src/conv3.cpp:34) of variable 'empty_326', src/conv3.cpp:117->src/conv3.cpp:34 on array 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0' [90]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
