
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Sat Mar 18 11:38:53 2023
Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setEditMode -type regular
<CMD> viewLast
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../syn/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar 18 11:39:23 2023
viaInitial ends at Sat Mar 18 11:39:23 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=29.0M, fe_cpu=0.36min, fe_real=0.55min, fe_mem=741.7M) ***
#% Begin Load netlist data ... (date=03/18 11:39:25, mem=513.1M)
*** Begin netlist parsing (mem=741.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/fullchip.out.v'

*** Memory Usage v#1 (Current mem = 765.746M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.6, real=0:00:01.0, mem=765.7M) ***
#% End Load netlist data ... (date=03/18 11:39:26, total cpu=0:00:00.6, real=0:00:01.0, peak res=550.9M, current mem=550.9M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 58025 stdCell insts.

*** Memory Usage v#1 (Current mem = 849.672M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:23.8, real=0:00:34.0, peak res=795.3M, current mem=795.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=839.6M, current mem=839.6M)
Current (total cpu=0:00:24.0, real=0:00:35.0, peak res=839.6M, current mem=839.6M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1633 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> createPlaceBlockage -box {10 300 120 460}
<CMD> createPlaceBlockage -box {180 20 550 120}
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
58025 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
58025 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/18 11:39:28, mem=844.3M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/18 11:39:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=846.7M, current mem=846.6M)
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 20 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
#% Begin addStripe (date=03/18 11:39:28, mem=846.7M)

Initialize fgc environment(mem: 1079.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1079.0M)
Stripe generation is complete.
vias are now being generated.
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/18 11:39:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=847.6M, current mem=847.6M)
<CMD> sroute
#% Begin sroute (date=03/18 11:39:28, mem=847.6M)
*** Begin SPECIAL ROUTE on Sat Mar 18 11:39:28 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2098.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 203 used
Read in 203 components
  203 core components: 203 unplaced, 0 placed, 0 fixed
Read in 530 logical pins
Read in 1 blockages
Read in 530 nets
Read in 2 special nets, 2 routed
Read in 406 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 944
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 472
End power routing: cpu: 0:00:02, real: 0:00:02, peak: 2126.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 1416 wires.
ViaGen created 24000 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |      1416      |       NA       |
|  VIA1  |      8496      |        0       |
|  VIA2  |      7752      |        0       |
|  VIA3  |      7752      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/18 11:39:30, total cpu=0:00:02.0, real=0:00:02.0, peak res=884.0M, current mem=867.3M)
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1190.84 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1199.71)
Total number of fetched objects 59746
End delay calculation. (MEM=1324.14 CPU=0:00:06.5 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1297.07 CPU=0:00:08.3 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:00:40.8 mem=1297.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.017  | -0.017  |  0.341  |  0.047  |
|           TNS (ns):| -2.786  | -2.786  |  0.000  |  0.000  |
|    Violating Paths:|  1047   |  1047   |    0    |    0    |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

Density: 55.517%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 16.24 sec
Total Real time: 16.0 sec
Total Memory Usage: 1232.542969 Mbytes
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.2 -pin {clk1 clk2 {gate_col[0]} {gate_col[1]} {gate_col[2]} {inst1[0]} {inst1[1]} {inst1[2]} {inst1[3]} {inst1[4]} {inst1[5]} {inst1[6]} {inst1[7]} {inst1[8]} {inst1[9]} {inst1[10]} {inst1[11]} {inst1[12]} {inst1[13]} {inst1[14]} {inst1[15]} {inst1[16]} {inst1[17]} {inst1[18]} {inst1[19]} {inst1[20]} {inst1[21]} {inst1[22]} {inst1[23]} {inst1[24]} {inst1[25]} {inst1[26]} {inst1[27]} {inst1[28]} {inst2[0]} {inst2[1]} {inst2[2]} {inst2[3]} {inst2[4]} {inst2[5]} {inst2[6]} {inst2[7]} {inst2[8]} {inst2[9]} {inst2[10]} {inst2[11]} {inst2[12]} {inst2[13]} {inst2[14]} {inst2[15]} {inst2[16]} {inst2[17]} {inst2[18]} {inst2[19]} {inst2[20]} {inst2[21]} {inst2[22]} {inst2[23]} {inst2[24]} {inst2[25]} {inst2[26]} {inst2[27]} {inst2[28]} {mem_in1[0]} {mem_in1[1]} {mem_in1[2]} {mem_in1[3]} {mem_in1[4]} {mem_in1[5]} {mem_in1[6]} {mem_in1[7]} {mem_in1[8]} {mem_in1[9]} {mem_in1[10]} {mem_in1[11]} {mem_in1[12]} {mem_in1[13]} {mem_in1[14]} {mem_in1[15]} {mem_in1[16]} {mem_in1[17]} {mem_in1[18]} {mem_in1[19]} {mem_in1[20]} {mem_in1[21]} {mem_in1[22]} {mem_in1[23]} {mem_in1[24]} {mem_in1[25]} {mem_in1[26]} {mem_in1[27]} {mem_in1[28]} {mem_in1[29]} {mem_in1[30]} {mem_in1[31]} {mem_in2[0]} {mem_in2[1]} {mem_in2[2]} {mem_in2[3]} {mem_in2[4]} {mem_in2[5]} {mem_in2[6]} {mem_in2[7]} {mem_in2[8]} {mem_in2[9]} {mem_in2[10]} {mem_in2[11]} {mem_in2[12]} {mem_in2[13]} {mem_in2[14]} {mem_in2[15]} {mem_in2[16]} {mem_in2[17]} {mem_in2[18]} {mem_in2[19]} {mem_in2[20]} {mem_in2[21]} {mem_in2[22]} {mem_in2[23]} {mem_in2[24]} {mem_in2[25]} {mem_in2[26]} {mem_in2[27]} {mem_in2[28]} {mem_in2[29]} {mem_in2[30]} {mem_in2[31]} {num_inputs[0]} {num_inputs[1]} {num_inputs[2]} {num_inputs[3]} {num_inputs[4]} override_rd override_wr reset1 reset2}
**WARN: (IMPPTN-1235):	Cannot find pin gate_col[0] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin gate_col[1] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin gate_col[2] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin num_inputs[0] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin num_inputs[1] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin num_inputs[2] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin num_inputs[3] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin num_inputs[4] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin override_rd on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin override_wr on partition fullchip
Successfully spread [126] pins.
editPin : finished (cpu = 0:00:01.2 real = 0:00:01.0, mem = 1268.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 0.4 -pin {{pmem_out1[0]} {pmem_out1[1]} {pmem_out1[2]} {pmem_out1[3]} {pmem_out1[4]} {pmem_out1[5]} {pmem_out1[6]} {pmem_out1[7]} {pmem_out1[8]} {pmem_out1[9]} {pmem_out1[10]} {pmem_out1[11]} {pmem_out1[12]} {pmem_out1[13]} {pmem_out1[14]} {pmem_out1[15]} {pmem_out1[16]} {pmem_out1[17]} {pmem_out1[18]} {pmem_out1[19]} {pmem_out1[20]} {pmem_out1[21]} {pmem_out1[22]} {pmem_out1[23]} {pmem_out1[24]} {pmem_out1[25]} {pmem_out1[26]} {pmem_out1[27]} {pmem_out1[28]} {pmem_out1[29]} {pmem_out1[30]} {pmem_out1[31]} {pmem_out1[32]} {pmem_out1[33]} {pmem_out1[34]} {pmem_out1[35]} {pmem_out1[36]} {pmem_out1[37]} {pmem_out1[38]} {pmem_out1[39]} {pmem_out1[40]} {pmem_out1[41]} {pmem_out1[42]} {pmem_out1[43]} {pmem_out1[44]} {pmem_out1[45]} {pmem_out1[46]} {pmem_out1[47]} {pmem_out1[48]} {pmem_out1[49]} {pmem_out1[50]} {pmem_out1[51]} {pmem_out1[52]} {pmem_out1[53]} {pmem_out1[54]} {pmem_out1[55]} {pmem_out1[56]} {pmem_out1[57]} {pmem_out1[58]} {pmem_out1[59]} {pmem_out1[60]} {pmem_out1[61]} {pmem_out1[62]} {pmem_out1[63]} {pmem_out1[64]} {pmem_out1[65]} {pmem_out1[66]} {pmem_out1[67]} {pmem_out1[68]} {pmem_out1[69]} {pmem_out1[70]} {pmem_out1[71]} {pmem_out1[72]} {pmem_out1[73]} {pmem_out1[74]} {pmem_out1[75]} {pmem_out1[76]} {pmem_out1[77]} {pmem_out1[78]} {pmem_out1[79]} {pmem_out1[80]} {pmem_out1[81]} {pmem_out1[82]} {pmem_out1[83]} {pmem_out1[84]} {pmem_out1[85]} {pmem_out1[86]} {pmem_out1[87]} {pmem_out1[88]} {pmem_out1[89]} {pmem_out1[90]} {pmem_out1[91]} {pmem_out1[92]} {pmem_out1[93]} {pmem_out1[94]} {pmem_out1[95]} {pmem_out1[96]} {pmem_out1[97]} {pmem_out1[98]} {pmem_out1[99]} {pmem_out1[100]} {pmem_out1[101]} {pmem_out1[102]} {pmem_out1[103]} {pmem_out1[104]} {pmem_out1[105]} {pmem_out1[106]} {pmem_out1[107]} {pmem_out1[108]} {pmem_out1[109]} {pmem_out1[110]} {pmem_out1[111]} {pmem_out1[112]} {pmem_out1[113]} {pmem_out1[114]} {pmem_out1[115]} {pmem_out1[116]} {pmem_out1[117]} {pmem_out1[118]} {pmem_out1[119]} {pmem_out1[120]} {pmem_out1[121]} {pmem_out1[122]} {pmem_out1[123]} {pmem_out1[124]} {pmem_out1[125]} {pmem_out1[126]} {pmem_out1[127]} {pmem_out1[128]} {pmem_out1[129]} {pmem_out1[130]} {pmem_out1[131]} {pmem_out1[132]} {pmem_out1[133]} {pmem_out1[134]} {pmem_out1[135]} {pmem_out1[136]} {pmem_out1[137]} {pmem_out1[138]} {pmem_out1[139]} {pmem_out1[140]} {pmem_out1[141]} {pmem_out1[142]} {pmem_out1[143]} {pmem_out1[144]} {pmem_out1[145]} {pmem_out1[146]} {pmem_out1[147]} {pmem_out1[148]} {pmem_out1[149]} {pmem_out1[150]} {pmem_out1[151]} {pmem_out1[152]} {pmem_out1[153]} {pmem_out1[154]} {pmem_out1[155]} {pmem_out1[156]} {pmem_out1[157]} {pmem_out1[158]} {pmem_out1[159]} {pmem_out1[160]} {pmem_out1[161]} {pmem_out1[162]} {pmem_out1[163]} {pmem_out1[164]} {pmem_out1[165]} {pmem_out1[166]} {pmem_out1[167]} {pmem_out1[168]} {pmem_out1[169]} {pmem_out1[170]} {pmem_out1[171]} {pmem_out1[172]} {pmem_out1[173]} {pmem_out1[174]} {pmem_out1[175]} {pmem_out1[176]} {pmem_out1[177]} {pmem_out1[178]} {pmem_out1[179]} {pmem_out1[180]} {pmem_out1[181]} {pmem_out1[182]} {pmem_out1[183]} {pmem_out1[184]} {pmem_out1[185]} {pmem_out1[186]} {pmem_out1[187]} {pmem_out1[188]} {pmem_out1[189]} {pmem_out1[190]} {pmem_out1[191]} {pmem_out2[0]} {pmem_out2[1]} {pmem_out2[2]} {pmem_out2[3]} {pmem_out2[4]} {pmem_out2[5]} {pmem_out2[6]} {pmem_out2[7]} {pmem_out2[8]} {pmem_out2[9]} {pmem_out2[10]} {pmem_out2[11]} {pmem_out2[12]} {pmem_out2[13]} {pmem_out2[14]} {pmem_out2[15]} {pmem_out2[16]} {pmem_out2[17]} {pmem_out2[18]} {pmem_out2[19]} {pmem_out2[20]} {pmem_out2[21]} {pmem_out2[22]} {pmem_out2[23]} {pmem_out2[24]} {pmem_out2[25]} {pmem_out2[26]} {pmem_out2[27]} {pmem_out2[28]} {pmem_out2[29]} {pmem_out2[30]} {pmem_out2[31]} {pmem_out2[32]} {pmem_out2[33]} {pmem_out2[34]} {pmem_out2[35]} {pmem_out2[36]} {pmem_out2[37]} {pmem_out2[38]} {pmem_out2[39]} {pmem_out2[40]} {pmem_out2[41]} {pmem_out2[42]} {pmem_out2[43]} {pmem_out2[44]} {pmem_out2[45]} {pmem_out2[46]} {pmem_out2[47]} {pmem_out2[48]} {pmem_out2[49]} {pmem_out2[50]} {pmem_out2[51]} {pmem_out2[52]} {pmem_out2[53]} {pmem_out2[54]} {pmem_out2[55]} {pmem_out2[56]} {pmem_out2[57]} {pmem_out2[58]} {pmem_out2[59]} {pmem_out2[60]} {pmem_out2[61]} {pmem_out2[62]} {pmem_out2[63]} {pmem_out2[64]} {pmem_out2[65]} {pmem_out2[66]} {pmem_out2[67]} {pmem_out2[68]} {pmem_out2[69]} {pmem_out2[70]} {pmem_out2[71]} {pmem_out2[72]} {pmem_out2[73]} {pmem_out2[74]} {pmem_out2[75]} {pmem_out2[76]} {pmem_out2[77]} {pmem_out2[78]} {pmem_out2[79]} {pmem_out2[80]} {pmem_out2[81]} {pmem_out2[82]} {pmem_out2[83]} {pmem_out2[84]} {pmem_out2[85]} {pmem_out2[86]} {pmem_out2[87]} {pmem_out2[88]} {pmem_out2[89]} {pmem_out2[90]} {pmem_out2[91]} {pmem_out2[92]} {pmem_out2[93]} {pmem_out2[94]} {pmem_out2[95]} {pmem_out2[96]} {pmem_out2[97]} {pmem_out2[98]} {pmem_out2[99]} {pmem_out2[100]} {pmem_out2[101]} {pmem_out2[102]} {pmem_out2[103]} {pmem_out2[104]} {pmem_out2[105]} {pmem_out2[106]} {pmem_out2[107]} {pmem_out2[108]} {pmem_out2[109]} {pmem_out2[110]} {pmem_out2[111]} {pmem_out2[112]} {pmem_out2[113]} {pmem_out2[114]} {pmem_out2[115]} {pmem_out2[116]} {pmem_out2[117]} {pmem_out2[118]} {pmem_out2[119]} {pmem_out2[120]} {pmem_out2[121]} {pmem_out2[122]} {pmem_out2[123]} {pmem_out2[124]} {pmem_out2[125]} {pmem_out2[126]} {pmem_out2[127]} {pmem_out2[128]} {pmem_out2[129]} {pmem_out2[130]} {pmem_out2[131]} {pmem_out2[132]} {pmem_out2[133]} {pmem_out2[134]} {pmem_out2[135]} {pmem_out2[136]} {pmem_out2[137]} {pmem_out2[138]} {pmem_out2[139]} {pmem_out2[140]} {pmem_out2[141]} {pmem_out2[142]} {pmem_out2[143]} {pmem_out2[144]} {pmem_out2[145]} {pmem_out2[146]} {pmem_out2[147]} {pmem_out2[148]} {pmem_out2[149]} {pmem_out2[150]} {pmem_out2[151]} {pmem_out2[152]} {pmem_out2[153]} {pmem_out2[154]} {pmem_out2[155]} {pmem_out2[156]} {pmem_out2[157]} {pmem_out2[158]} {pmem_out2[159]} {pmem_out2[160]} {pmem_out2[161]} {pmem_out2[162]} {pmem_out2[163]} {pmem_out2[164]} {pmem_out2[165]} {pmem_out2[166]} {pmem_out2[167]} {pmem_out2[168]} {pmem_out2[169]} {pmem_out2[170]} {pmem_out2[171]} {pmem_out2[172]} {pmem_out2[173]} {pmem_out2[174]} {pmem_out2[175]} {pmem_out2[176]} {pmem_out2[177]} {pmem_out2[178]} {pmem_out2[179]} {pmem_out2[180]} {pmem_out2[181]} {pmem_out2[182]} {pmem_out2[183]} {pmem_out2[184]} {pmem_out2[185]} {pmem_out2[186]} {pmem_out2[187]} {pmem_out2[188]} {pmem_out2[189]} {pmem_out2[190]} {pmem_out2[191]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[0] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[1] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[2] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[3] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[4] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[5] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[6] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[7] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[8] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[9] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[10] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[11] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[12] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[13] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[14] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin sum_out[15] on partition fullchip
Successfully spread [384] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1266.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/18 11:39:47, mem=988.4M)
% Begin Save ccopt configuration ... (date=03/18 11:39:47, mem=991.4M)
% End Save ccopt configuration ... (date=03/18 11:39:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
% Begin Save netlist data ... (date=03/18 11:39:47, mem=992.2M)
Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/18 11:39:48, total cpu=0:00:00.2, real=0:00:01.0, peak res=993.1M, current mem=993.1M)
Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/18 11:39:48, mem=994.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/18 11:39:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=994.5M, current mem=994.5M)
% Begin Save clock tree data ... (date=03/18 11:39:48, mem=994.9M)
% End Save clock tree data ... (date=03/18 11:39:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=994.9M, current mem=994.9M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/18 11:39:49, mem=995.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/18 11:39:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=995.4M, current mem=995.4M)
Saving PG file floorplan.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1266.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/18 11:39:49, mem=995.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/18 11:39:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=995.5M, current mem=995.5M)
% Begin Save routing data ... (date=03/18 11:39:49, mem=995.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1266.6M) ***
% End Save routing data ... (date=03/18 11:39:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=996.0M, current mem=996.0M)
Saving property file floorplan.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1269.6M) ***
% Begin Save power constraints data ... (date=03/18 11:39:50, mem=996.4M)
% End Save power constraints data ... (date=03/18 11:39:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=996.5M, current mem=996.5M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/18 11:39:51, total cpu=0:00:02.4, real=0:00:04.0, peak res=998.8M, current mem=998.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 762 instances (buffers/inverters) removed
*       :      4 instances of type 'INVD6' removed
*       :      5 instances of type 'INVD4' removed
*       :      2 instances of type 'INVD3' removed
*       :     31 instances of type 'INVD2' removed
*       :     74 instances of type 'INVD1' removed
*       :     95 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND6' removed
*       :      4 instances of type 'CKND4' removed
*       :      3 instances of type 'CKND3' removed
*       :     29 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKBD8' removed
*       :      3 instances of type 'CKBD6' removed
*       :     22 instances of type 'CKBD4' removed
*       :     28 instances of type 'CKBD2' removed
*       :    154 instances of type 'CKBD1' removed
*       :     13 instances of type 'BUFFD8' removed
*       :     10 instances of type 'BUFFD6' removed
*       :     18 instances of type 'BUFFD4' removed
*       :     35 instances of type 'BUFFD3' removed
*       :    138 instances of type 'BUFFD2' removed
*       :      5 instances of type 'BUFFD16' removed
*       :      4 instances of type 'BUFFD12' removed
*       :     68 instances of type 'BUFFD1' removed
*       :     15 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:03.4) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-18 11:40:01 (2023-Mar-18 18:40:01 GMT)
2023-Mar-18 11:40:01 (2023-Mar-18 18:40:01 GMT): 10%
2023-Mar-18 11:40:01 (2023-Mar-18 18:40:01 GMT): 20%
2023-Mar-18 11:40:01 (2023-Mar-18 18:40:01 GMT): 30%
2023-Mar-18 11:40:01 (2023-Mar-18 18:40:01 GMT): 40%
2023-Mar-18 11:40:01 (2023-Mar-18 18:40:01 GMT): 50%
2023-Mar-18 11:40:01 (2023-Mar-18 18:40:01 GMT): 60%
2023-Mar-18 11:40:01 (2023-Mar-18 18:40:01 GMT): 70%
2023-Mar-18 11:40:01 (2023-Mar-18 18:40:01 GMT): 80%
2023-Mar-18 11:40:01 (2023-Mar-18 18:40:01 GMT): 90%

Finished Levelizing
2023-Mar-18 11:40:01 (2023-Mar-18 18:40:01 GMT)

Starting Activity Propagation
2023-Mar-18 11:40:01 (2023-Mar-18 18:40:01 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-18 11:40:02 (2023-Mar-18 18:40:02 GMT): 10%
2023-Mar-18 11:40:02 (2023-Mar-18 18:40:02 GMT): 20%

Finished Activity Propagation
2023-Mar-18 11:40:03 (2023-Mar-18 18:40:03 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 45325 (76.8%) nets
3		: 6881 (11.7%) nets
4     -	14	: 5298 (9.0%) nets
15    -	39	: 1273 (2.2%) nets
40    -	79	: 50 (0.1%) nets
80    -	159	: 88 (0.1%) nets
160   -	319	: 90 (0.2%) nets
320   -	639	: 4 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 2 (0.0%) nets
2560  -	5119	: 4 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=57319 (0 fixed + 57319 movable) #buf cell=0 #inv cell=4121 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=59015 #term=218150 #term/net=3.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=524
stdCell: 57319 single + 0 double + 0 multi
Total standard cell length = 154.5128 (mm), area = 0.2781 (mm^2)
Average module density = 0.556.
Density for the design = 0.556.
       = stdcell_area 772564 sites (278123 um^2) / alloc_area 1389888 sites (500360 um^2).
Pin Density = 0.1405.
            = total # of pins 218150 / total area 1552930.
=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.808e+05 (1.17e+05 2.64e+05)
              Est.  stn bbox = 4.047e+05 (1.29e+05 2.75e+05)
              cpu = 0:00:02.7 real = 0:00:02.0 mem = 1461.6M
Iteration  2: Total net bbox = 3.808e+05 (1.17e+05 2.64e+05)
              Est.  stn bbox = 4.047e+05 (1.29e+05 2.75e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1461.6M
*** Finished SKP initialization (cpu=0:00:16.7, real=0:00:17.0)***
Iteration  3: Total net bbox = 3.515e+05 (1.17e+05 2.35e+05)
              Est.  stn bbox = 4.617e+05 (1.64e+05 2.98e+05)
              cpu = 0:00:51.7 real = 0:00:52.0 mem = 1782.4M
Iteration  4: Total net bbox = 5.378e+05 (2.08e+05 3.30e+05)
              Est.  stn bbox = 6.707e+05 (2.62e+05 4.08e+05)
              cpu = 0:00:59.7 real = 0:01:00.0 mem = 1919.8M
Iteration  5: Total net bbox = 5.378e+05 (2.08e+05 3.30e+05)
              Est.  stn bbox = 6.707e+05 (2.62e+05 4.08e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1919.8M
Iteration  6: Total net bbox = 6.602e+05 (2.90e+05 3.70e+05)
              Est.  stn bbox = 9.164e+05 (4.19e+05 4.97e+05)
              cpu = 0:01:01 real = 0:01:00.0 mem = 1792.4M
Iteration  7: Total net bbox = 7.107e+05 (3.29e+05 3.81e+05)
              Est.  stn bbox = 9.663e+05 (4.58e+05 5.09e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1792.4M
Iteration  8: Total net bbox = 7.107e+05 (3.29e+05 3.81e+05)
              Est.  stn bbox = 9.663e+05 (4.58e+05 5.09e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1792.4M
Iteration  9: Total net bbox = 7.581e+05 (3.56e+05 4.02e+05)
              Est.  stn bbox = 1.044e+06 (5.01e+05 5.43e+05)
              cpu = 0:01:10 real = 0:01:09 mem = 1764.0M
Iteration 10: Total net bbox = 7.581e+05 (3.56e+05 4.02e+05)
              Est.  stn bbox = 1.044e+06 (5.01e+05 5.43e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1764.0M
Iteration 11: Total net bbox = 7.813e+05 (3.67e+05 4.14e+05)
              Est.  stn bbox = 1.078e+06 (5.16e+05 5.62e+05)
              cpu = 0:01:02 real = 0:01:01 mem = 1765.1M
Iteration 12: Total net bbox = 7.813e+05 (3.67e+05 4.14e+05)
              Est.  stn bbox = 1.078e+06 (5.16e+05 5.62e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1765.1M
Iteration 13: Total net bbox = 8.353e+05 (3.92e+05 4.43e+05)
              Est.  stn bbox = 1.135e+06 (5.42e+05 5.93e+05)
              cpu = 0:01:46 real = 0:01:45 mem = 1772.1M
Iteration 14: Total net bbox = 8.353e+05 (3.92e+05 4.43e+05)
              Est.  stn bbox = 1.135e+06 (5.42e+05 5.93e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1772.1M
Iteration 15: Total net bbox = 8.815e+05 (4.08e+05 4.74e+05)
              Est.  stn bbox = 1.172e+06 (5.51e+05 6.20e+05)
              cpu = 0:01:40 real = 0:01:40 mem = 1798.3M
Iteration 16: Total net bbox = 8.815e+05 (4.08e+05 4.74e+05)
              Est.  stn bbox = 1.172e+06 (5.51e+05 6.20e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1798.3M
Iteration 17: Total net bbox = 8.815e+05 (4.08e+05 4.74e+05)
              Est.  stn bbox = 1.172e+06 (5.51e+05 6.20e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1798.3M
Finished Global Placement (cpu=0:08:35, real=0:08:35, mem=1798.3M)
0 delay mode for cte disabled.
Info: 24 clock gating cells identified, 24 (on average) moved 192/8
net ignore based on current view = 0
*** Starting refinePlace (0:09:37 mem=1798.3M) ***
Total net bbox length = 8.815e+05 (4.076e+05 4.739e+05) (ext = 9.324e+04)
Move report: Detail placement moves 57319 insts, mean move: 1.43 um, max move: 49.42 um
	Max move on inst (U52302): (257.46, 321.24) --> (208.20, 321.40)
	Runtime: CPU: 0:00:11.8 REAL: 0:00:12.0 MEM: 1798.3MB
Summary Report:
Instances move: 57319 (out of 57319 movable)
Instances flipped: 0
Mean displacement: 1.43 um
Max displacement: 49.42 um (Instance: U52302) (257.462, 321.244) -> (208.2, 321.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 8.424e+05 (3.670e+05 4.755e+05) (ext = 9.295e+04)
Runtime: CPU: 0:00:12.0 REAL: 0:00:12.0 MEM: 1798.3MB
*** Finished refinePlace (0:09:49 mem=1798.3M) ***
*** Finished Initial Placement (cpu=0:08:49, real=0:08:49, mem=1792.2M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1792.23 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1792.23 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=58995  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58995 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58995 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.170542e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       172( 0.10%)        24( 0.01%)         5( 0.00%)         2( 0.00%)   ( 0.11%) 
[NR-eGR]      M3  (3)         4( 0.00%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        15( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              193( 0.02%)        26( 0.00%)         5( 0.00%)         2( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.55 seconds, mem = 1792.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 217606
[NR-eGR]     M2  (2V) length: 5.088559e+05um, number of vias: 335608
[NR-eGR]     M3  (3H) length: 5.134761e+05um, number of vias: 11367
[NR-eGR]     M4  (4V) length: 1.358242e+05um, number of vias: 1917
[NR-eGR]     M5  (5H) length: 3.709300e+04um, number of vias: 591
[NR-eGR]     M6  (6V) length: 1.366264e+04um, number of vias: 24
[NR-eGR]     M7  (7H) length: 9.592000e+02um, number of vias: 30
[NR-eGR]     M8  (8V) length: 1.417200e+03um, number of vias: 0
[NR-eGR] Total length: 1.211288e+06um, number of vias: 567143
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.318100e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.44 seconds, mem = 1563.2M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:03.1, real=0:00:03.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 9: 6, real = 0: 9: 6, mem = 1548.2M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1230.9M, totSessionCpu=0:09:53 **
**WARN: (IMPOPT-576):	20 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	inst1[38] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[37] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[36] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[34] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[33] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[32] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[38] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[37] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[36] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[34] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[33] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[32] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
Initializing cpe interface
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1309.6M, totSessionCpu=0:10:00 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1627.73 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1649.23 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1649.23 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=58995  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58995 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58995 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.190209e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       229( 0.13%)        33( 0.02%)         3( 0.00%)         3( 0.00%)   ( 0.15%) 
[NR-eGR]      M3  (3)         4( 0.00%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        13( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              246( 0.02%)        35( 0.00%)         3( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 217606
[NR-eGR]     M2  (2V) length: 5.136139e+05um, number of vias: 335112
[NR-eGR]     M3  (3H) length: 5.218714e+05um, number of vias: 12356
[NR-eGR]     M4  (4V) length: 1.401389e+05um, number of vias: 2210
[NR-eGR]     M5  (5H) length: 4.059640e+04um, number of vias: 577
[NR-eGR]     M6  (6V) length: 1.340107e+04um, number of vias: 20
[NR-eGR]     M7  (7H) length: 7.621000e+02um, number of vias: 20
[NR-eGR]     M8  (8V) length: 1.158400e+03um, number of vias: 0
[NR-eGR] Total length: 1.231542e+06um, number of vias: 567901
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.683040e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.30 sec, Real: 3.29 sec, Curr Mem: 1674.57 MB )
Extraction called for design 'fullchip' of instances=57319 and nets=59266 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1659.570M)
** Profile ** Start :  cpu=0:00:00.0, mem=1659.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=1665.7M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1691.5)
Total number of fetched objects 59040
End delay calculation. (MEM=1758.7 CPU=0:00:08.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1758.7 CPU=0:00:11.1 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=0:10:20 mem=1758.7M)
** Profile ** Overall slacks :  cpu=0:00:15.0, mem=1758.7M
** Profile ** DRVs :  cpu=0:00:01.7, mem=1758.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -19.391 |
|           TNS (ns):|-89725.8 |
|    Violating Paths:|  28781  |
|          All Paths:|  39618  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    621 (621)     |   -0.728   |    645 (645)     |
|   max_tran     |   4247 (42082)   |  -24.288   |   4247 (42205)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.241%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1758.7M
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1387.3M, totSessionCpu=0:10:22 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1713.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1713.7M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1407.18MB/2859.14MB/1583.30MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1407.19MB/2859.14MB/1583.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1407.20MB/2859.14MB/1583.30MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 11:49:30 (2023-Mar-18 18:49:30 GMT)
2023-Mar-18 11:49:30 (2023-Mar-18 18:49:30 GMT): 10%
2023-Mar-18 11:49:30 (2023-Mar-18 18:49:30 GMT): 20%
2023-Mar-18 11:49:30 (2023-Mar-18 18:49:30 GMT): 30%
2023-Mar-18 11:49:31 (2023-Mar-18 18:49:31 GMT): 40%
2023-Mar-18 11:49:31 (2023-Mar-18 18:49:31 GMT): 50%
2023-Mar-18 11:49:31 (2023-Mar-18 18:49:31 GMT): 60%
2023-Mar-18 11:49:31 (2023-Mar-18 18:49:31 GMT): 70%
2023-Mar-18 11:49:31 (2023-Mar-18 18:49:31 GMT): 80%
2023-Mar-18 11:49:31 (2023-Mar-18 18:49:31 GMT): 90%

Finished Levelizing
2023-Mar-18 11:49:31 (2023-Mar-18 18:49:31 GMT)

Starting Activity Propagation
2023-Mar-18 11:49:31 (2023-Mar-18 18:49:31 GMT)
2023-Mar-18 11:49:32 (2023-Mar-18 18:49:32 GMT): 10%
2023-Mar-18 11:49:32 (2023-Mar-18 18:49:32 GMT): 20%

Finished Activity Propagation
2023-Mar-18 11:49:33 (2023-Mar-18 18:49:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1409.99MB/2862.40MB/1583.30MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 11:49:33 (2023-Mar-18 18:49:33 GMT)
 ... Calculating switching power
2023-Mar-18 11:49:33 (2023-Mar-18 18:49:33 GMT): 10%
2023-Mar-18 11:49:33 (2023-Mar-18 18:49:33 GMT): 20%
2023-Mar-18 11:49:34 (2023-Mar-18 18:49:34 GMT): 30%
2023-Mar-18 11:49:34 (2023-Mar-18 18:49:34 GMT): 40%
2023-Mar-18 11:49:34 (2023-Mar-18 18:49:34 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 11:49:35 (2023-Mar-18 18:49:35 GMT): 60%
2023-Mar-18 11:49:36 (2023-Mar-18 18:49:36 GMT): 70%
2023-Mar-18 11:49:37 (2023-Mar-18 18:49:37 GMT): 80%
2023-Mar-18 11:49:38 (2023-Mar-18 18:49:38 GMT): 90%

Finished Calculating power
2023-Mar-18 11:49:39 (2023-Mar-18 18:49:39 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1410.33MB/2862.40MB/1583.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1410.33MB/2862.40MB/1583.30MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=1410.39MB/2862.40MB/1583.30MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1410.40MB/2862.40MB/1583.30MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 11:49:39 (2023-Mar-18 18:49:39 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      151.27050294 	   78.8687%
Total Switching Power:      38.74610466 	   20.2013%
Total Leakage Power:         1.78390863 	    0.9301%
Total Power:               191.80051568
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         128.8       6.278       1.204       136.2       71.03
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   7.596e-07
Combinational                      22.49       32.47      0.5798       55.54       28.96
Clock (Combinational)            0.03014           0   0.0001938     0.03033     0.01582
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              151.3       38.75       1.784       191.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      151.3       38.75       1.784       191.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                             0.01505           0   9.691e-05     0.01515    0.007898
clk1                             0.01509           0   9.691e-05     0.01519    0.007918
-----------------------------------------------------------------------------------------
Total                            0.03014           0   0.0001938     0.03033     0.01582
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                    U16228 (OR2D4):          0.05469
*              Highest Leakage Power: DP_OP_3316J1_151_9298_U67 (CMPE42D1):        0.0002413
*                Total Cap:      3.46327e-10 F
*                Total instances in design: 57319
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1422.77MB/2872.90MB/1583.30MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -19.391 ns

 171 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        171          0        171

 171 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:19.1 real=0:00:19.0 mem=1776.3M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 26 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:44.0/0:10:54.3 (1.0), mem = 1776.3M
(I,S,L,T): WC_VIEW: 148.251, 38.4214, 1.75023, 188.422

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.1 (mem :1872.0M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1872.0M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1872.0M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1872.0M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1872.0M)
CPU of: netlist preparation :0:00:00.1 (mem :1872.0M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1872.0M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 148.251, 38.4214, 1.75023, 188.422
*** AreaOpt [finish] : cpu/real = 0:00:06.9/0:00:06.8 (1.0), totSession cpu/real = 0:10:50.9/0:11:01.1 (1.0), mem = 1852.9M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt high fanout net optimization
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:52.9/0:11:03.1 (1.0), mem = 1790.6M
(I,S,L,T): WC_VIEW: 148.251, 38.4214, 1.75023, 188.422
(I,S,L,T): WC_VIEW: 148.251, 38.4214, 1.75023, 188.422
*** DrvOpt [finish] : cpu/real = 0:00:06.7/0:00:06.8 (1.0), totSession cpu/real = 0:10:59.6/0:11:09.9 (1.0), mem = 1790.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:59.8/0:11:10.0 (1.0), mem = 1790.6M
(I,S,L,T): WC_VIEW: 148.251, 38.4214, 1.75023, 188.422
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  4876| 49447|   -24.43|  1084|  1084|    -0.73|     0|     0|     0|     0|   -19.39|-89816.18|       0|       0|       0|  55.17|          |         |
|     1|    19|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.76|-17401.99|     566|      26|     962|  55.60| 0:00:18.0|  1906.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.76|-17395.36|       0|       0|       1|  55.60| 0:00:01.0|  1906.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:20.1 real=0:00:20.0 mem=1906.6M) ***

(I,S,L,T): WC_VIEW: 146.492, 38.6439, 1.77749, 186.913
*** DrvOpt [finish] : cpu/real = 0:00:25.5/0:00:25.5 (1.0), totSession cpu/real = 0:11:25.4/0:11:35.6 (1.0), mem = 1885.6M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:33, real = 0:01:32, mem = 1521.8M, totSessionCpu=0:11:25 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:26.4/0:11:36.6 (1.0), mem = 1847.3M
(I,S,L,T): WC_VIEW: 146.492, 38.6439, 1.77749, 186.913
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 245 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.763  TNS Slack -17395.361 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.763|-17395.361|    55.60%|   0:00:00.0| 1882.4M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_12_/D        |
|  -4.789| -7528.073|    55.96%|   0:00:38.0| 2005.2M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_1_/D         |
|  -4.354| -4098.146|    56.75%|   0:00:34.0| 2053.2M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -4.354| -4098.146|    56.75%|   0:00:03.0| 2076.9M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -3.749| -1783.283|    57.17%|   0:00:58.0| 2076.9M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -3.115| -1508.506|    57.43%|   0:00:34.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -3.081| -1023.828|    57.74%|   0:00:19.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -3.081| -1023.828|    57.74%|   0:00:01.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -2.548|  -570.154|    57.97%|   0:00:18.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -2.436|  -494.843|    58.07%|   0:00:21.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -2.362|  -478.530|    58.12%|   0:00:08.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -2.362|  -478.530|    58.12%|   0:00:01.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -2.209|  -381.040|    58.28%|   0:00:10.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_12_/D        |
|  -2.131|  -354.183|    58.32%|   0:00:12.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_12_/D        |
|  -2.129|  -348.795|    58.34%|   0:00:05.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_12_/D        |
|  -2.129|  -348.795|    58.34%|   0:00:01.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_12_/D        |
|  -2.081|  -313.569|    58.41%|   0:00:06.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -2.033|  -309.452|    58.43%|   0:00:08.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -2.033|  -308.386|    58.43%|   0:00:03.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -2.033|  -308.386|    58.43%|   0:00:01.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -2.003|  -300.262|    58.48%|   0:00:04.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -2.003|  -299.540|    58.49%|   0:00:05.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -1.974|  -298.902|    58.49%|   0:00:02.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -1.974|  -298.902|    58.49%|   0:00:01.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -1.956|  -294.328|    58.52%|   0:00:03.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -1.956|  -294.076|    58.52%|   0:00:04.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -1.956|  -294.068|    58.52%|   0:00:01.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -1.956|  -294.068|    58.52%|   0:00:01.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -1.947|  -290.976|    58.54%|   0:00:02.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
|  -1.914|  -286.132|    58.55%|   0:00:11.0| 2081.7M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_11_/D        |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:05:16 real=0:05:15 mem=2081.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:05:16 real=0:05:15 mem=2081.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 9 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.914  TNS Slack -286.132 
(I,S,L,T): WC_VIEW: 151.123, 42.113, 2.09126, 195.327
*** SetupOpt [finish] : cpu/real = 0:05:27.9/0:05:27.5 (1.0), totSession cpu/real = 0:16:54.3/0:17:04.1 (1.0), mem = 2046.7M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -1.914
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 26 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:56.5/0:17:06.3 (1.0), mem = 1946.8M
(I,S,L,T): WC_VIEW: 151.123, 42.113, 2.09126, 195.327
Reclaim Optimization WNS Slack -1.914  TNS Slack -286.132 Density 58.55
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.55%|        -|  -1.914|-286.132|   0:00:00.0| 1949.5M|
|    58.53%|      228|  -1.908|-284.582|   0:00:12.0| 1989.7M|
|    58.53%|        6|  -1.908|-284.582|   0:00:02.0| 1989.7M|
|    58.53%|        1|  -1.908|-284.582|   0:00:00.0| 1989.7M|
|    58.40%|      174|  -1.912|-285.095|   0:00:04.0| 1989.7M|
|    57.89%|     2168|  -1.879|-283.191|   0:00:19.0| 1989.7M|
|    57.81%|      418|  -1.876|-283.291|   0:00:05.0| 1989.7M|
|    57.81%|       49|  -1.876|-283.369|   0:00:02.0| 1989.7M|
|    57.81%|        2|  -1.876|-283.369|   0:00:00.0| 1989.7M|
|    57.81%|        0|  -1.876|-283.369|   0:00:01.0| 1989.7M|
|    57.81%|        0|  -1.876|-283.369|   0:00:00.0| 1989.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.876  TNS Slack -283.369 Density 57.81
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 8 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:49.5) (real = 0:00:49.0) **
(I,S,L,T): WC_VIEW: 150.63, 41.7088, 2.02514, 194.364
*** AreaOpt [finish] : cpu/real = 0:00:48.9/0:00:48.9 (1.0), totSession cpu/real = 0:17:45.4/0:17:55.2 (1.0), mem = 1989.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:50, real=0:00:50, mem=1912.60M, totSessionCpu=0:17:46).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1940.70 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1940.70 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=60945  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60932 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60932 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.184391e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       217( 0.12%)        43( 0.02%)         8( 0.00%)         1( 0.00%)   ( 0.15%) 
[NR-eGR]      M3  (3)         7( 0.00%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        18( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              242( 0.02%)        45( 0.00%)         8( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.93 seconds, mem = 1961.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:08.8, real=0:00:09.0)***
Iteration  8: Total net bbox = 8.382e+05 (3.93e+05 4.45e+05)
              Est.  stn bbox = 1.143e+06 (5.51e+05 5.92e+05)
              cpu = 0:00:54.0 real = 0:00:54.0 mem = 2203.1M
Iteration  9: Total net bbox = 8.818e+05 (4.15e+05 4.67e+05)
              Est.  stn bbox = 1.191e+06 (5.74e+05 6.17e+05)
              cpu = 0:02:39 real = 0:02:39 mem = 2194.0M
Iteration 10: Total net bbox = 8.920e+05 (4.19e+05 4.73e+05)
              Est.  stn bbox = 1.198e+06 (5.76e+05 6.22e+05)
              cpu = 0:00:52.9 real = 0:00:52.0 mem = 2203.1M
Iteration 11: Total net bbox = 9.302e+05 (4.35e+05 4.95e+05)
              Est.  stn bbox = 1.233e+06 (5.89e+05 6.44e+05)
              cpu = 0:00:43.0 real = 0:00:43.0 mem = 2210.7M
Iteration 12: Total net bbox = 9.332e+05 (4.34e+05 4.99e+05)
              Est.  stn bbox = 1.234e+06 (5.87e+05 6.47e+05)
              cpu = 0:00:27.5 real = 0:00:27.0 mem = 2215.3M
Move report: Timing Driven Placement moves 59269 insts, mean move: 14.92 um, max move: 167.05 um
	Max move on inst (U52449): (238.60, 143.20) --> (152.50, 224.15)

Finished Incremental Placement (cpu=0:06:01, real=0:06:01, mem=2209.2M)
*** Starting refinePlace (0:23:51 mem=2215.3M) ***
Total net bbox length = 9.696e+05 (4.611e+05 5.085e+05) (ext = 9.269e+04)
Move report: Detail placement moves 59269 insts, mean move: 0.97 um, max move: 35.87 um
	Max move on inst (U52278): (238.73, 523.00) --> (274.60, 523.00)
	Runtime: CPU: 0:00:10.1 REAL: 0:00:10.0 MEM: 2215.3MB
Summary Report:
Instances move: 59269 (out of 59269 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 35.87 um (Instance: U52278) (238.729, 523.001) -> (274.6, 523)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 9.294e+05 (4.166e+05 5.128e+05) (ext = 9.252e+04)
Runtime: CPU: 0:00:10.3 REAL: 0:00:10.0 MEM: 2215.3MB
*** Finished refinePlace (0:24:02 mem=2215.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2215.29 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2215.29 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=60945  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60945 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60945 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.181583e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       200( 0.11%)        21( 0.01%)         3( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)         7( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              222( 0.02%)        22( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.97 seconds, mem = 2215.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 221503
[NR-eGR]     M2  (2V) length: 5.103737e+05um, number of vias: 340429
[NR-eGR]     M3  (3H) length: 5.135593e+05um, number of vias: 11257
[NR-eGR]     M4  (4V) length: 1.403699e+05um, number of vias: 2180
[NR-eGR]     M5  (5H) length: 4.051220e+04um, number of vias: 831
[NR-eGR]     M6  (6V) length: 1.134791e+04um, number of vias: 286
[NR-eGR]     M7  (7H) length: 3.751800e+03um, number of vias: 409
[NR-eGR]     M8  (8V) length: 2.758800e+03um, number of vias: 0
[NR-eGR] Total length: 1.222674e+06um, number of vias: 576895
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.504880e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.62 seconds, mem = 2126.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:06:19, real=0:06:18)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2120.2M)
Extraction called for design 'fullchip' of instances=59269 and nets=61216 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2120.207M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:14:16, real = 0:14:15, mem = 1508.6M, totSessionCpu=0:24:09 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1945.29)
Total number of fetched objects 60990
End delay calculation. (MEM=2004.5 CPU=0:00:08.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2004.5 CPU=0:00:11.2 REAL=0:00:11.0)
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt DRV Optimization
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:28.1/0:24:37.2 (1.0), mem = 2004.5M
(I,S,L,T): WC_VIEW: 150.6, 40.7991, 2.02514, 193.424
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|    -1.88|  -414.05|       0|       0|       0|  57.81|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.88|  -413.93|       0|       0|       1|  57.81| 0:00:00.0|  2029.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.88|  -413.93|       0|       0|       0|  57.81| 0:00:00.0|  2029.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 8 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2029.7M) ***

(I,S,L,T): WC_VIEW: 150.6, 40.7991, 2.02515, 193.424
*** DrvOpt [finish] : cpu/real = 0:00:10.7/0:00:10.7 (1.0), totSession cpu/real = 0:24:38.7/0:24:47.9 (1.0), mem = 2010.6M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:14:46, real = 0:14:44, mem = 1567.1M, totSessionCpu=0:24:39 **
*** Timing NOT met, worst failing slack is -1.877
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:43.5/0:24:52.6 (1.0), mem = 1965.3M
(I,S,L,T): WC_VIEW: 150.6, 40.7991, 2.02515, 193.424
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 245 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.877 TNS Slack -413.929 Density 57.81
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.150|  -9.281|
|reg2cgate | 0.313|   0.000|
|reg2reg   |-1.877|-404.648|
|HEPG      |-1.877|-404.648|
|All Paths |-1.877|-413.929|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.877|   -1.877|-404.648| -413.929|    57.81%|   0:00:01.0| 2000.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -1.838|   -1.838|-403.659| -412.941|    57.81%|   0:00:00.0| 2040.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|  -1.832|   -1.832|-403.406| -412.687|    57.81%|   0:00:00.0| 2040.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -1.819|   -1.819|-403.064| -412.345|    57.81%|   0:00:00.0| 2040.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_19_/D        |
|  -1.815|   -1.815|-402.589| -411.871|    57.81%|   0:00:01.0| 2040.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -1.786|   -1.786|-402.346| -411.627|    57.81%|   0:00:00.0| 2040.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.778|   -1.778|-401.755| -411.036|    57.82%|   0:00:00.0| 2040.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_19_/D        |
|  -1.778|   -1.778|-401.736| -411.018|    57.82%|   0:00:00.0| 2040.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_19_/D        |
|  -1.760|   -1.760|-401.311| -410.593|    57.82%|   0:00:00.0| 2040.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_19_/D        |
|  -1.699|   -1.699|-401.109| -410.390|    57.82%|   0:00:00.0| 2040.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.679|   -1.679|-400.957| -410.238|    57.82%|   0:00:00.0| 2040.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.661|   -1.661|-400.917| -410.198|    57.82%|   0:00:00.0| 2040.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.656|   -1.656|-400.813| -410.094|    57.82%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.634|   -1.634|-400.770| -410.051|    57.82%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.620|   -1.620|-400.325| -409.606|    57.82%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.600|   -1.600|-400.257| -409.539|    57.83%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.597|   -1.597|-399.920| -409.202|    57.83%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.572|   -1.572|-398.704| -407.985|    57.83%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.557|   -1.557|-398.674| -407.955|    57.83%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.548|   -1.548|-398.545| -407.826|    57.83%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.543|   -1.543|-398.368| -407.650|    57.83%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.533|   -1.533|-398.171| -407.452|    57.83%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.524|   -1.524|-397.987| -407.268|    57.83%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.511|   -1.511|-397.752| -407.033|    57.84%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.508|   -1.508|-397.618| -406.900|    57.84%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.498|   -1.498|-397.597| -406.878|    57.84%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.493|   -1.493|-397.536| -406.817|    57.84%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.487|   -1.487|-397.439| -406.720|    57.84%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.481|   -1.481|-397.272| -406.553|    57.84%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.477|   -1.477|-397.150| -406.431|    57.84%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.466|   -1.466|-396.937| -406.219|    57.84%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.460|   -1.460|-396.898| -406.179|    57.84%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.454|   -1.454|-396.845| -406.126|    57.84%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.450|   -1.450|-396.695| -405.977|    57.84%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.446|   -1.446|-396.361| -405.642|    57.84%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.431|   -1.431|-396.305| -405.586|    57.84%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.414|   -1.414|-396.020| -405.301|    57.85%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.408|   -1.408|-395.800| -405.081|    57.85%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -1.395|   -1.395|-395.452| -404.733|    57.85%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.391|   -1.391|-395.403| -404.685|    57.85%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -1.382|   -1.382|-395.222| -404.504|    57.85%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -1.372|   -1.372|-394.866| -404.147|    57.85%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -1.369|   -1.369|-394.614| -403.895|    57.85%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.363|   -1.363|-394.410| -403.691|    57.85%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.360|   -1.360|-394.173| -403.454|    57.85%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.346|   -1.346|-393.786| -403.067|    57.86%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.336|   -1.336|-393.621| -402.903|    57.86%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.327|   -1.327|-393.183| -402.465|    57.86%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.321|   -1.321|-392.888| -402.170|    57.86%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.312|   -1.312|-392.151| -401.432|    57.86%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.311|   -1.311|-392.072| -401.353|    57.86%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.306|   -1.306|-391.972| -401.254|    57.86%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.295|   -1.295|-391.649| -400.930|    57.86%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.284|   -1.284|-391.179| -400.460|    57.87%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.278|   -1.278|-391.030| -400.312|    57.87%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.278|   -1.278|-390.514| -399.796|    57.87%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.275|   -1.275|-390.471| -399.752|    57.87%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.275|   -1.275|-389.998| -399.280|    57.87%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.268|   -1.268|-389.854| -399.135|    57.87%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.264|   -1.264|-389.725| -399.007|    57.88%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.263|   -1.263|-389.648| -398.929|    57.88%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.259|   -1.259|-389.220| -398.501|    57.88%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.260|   -1.260|-389.217| -398.499|    57.88%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.251|   -1.251|-389.200| -398.482|    57.88%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.247|   -1.247|-389.015| -398.296|    57.88%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.245|   -1.245|-388.772| -398.054|    57.88%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.245|   -1.245|-388.710| -397.992|    57.89%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.237|   -1.237|-388.663| -397.944|    57.89%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.231|   -1.231|-387.617| -396.898|    57.89%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.230|   -1.230|-387.510| -396.791|    57.89%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.225|   -1.225|-387.501| -396.783|    57.89%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.225|   -1.225|-387.407| -396.689|    57.89%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.221|   -1.221|-387.398| -396.679|    57.89%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.220|   -1.220|-387.294| -396.575|    57.89%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.217|   -1.217|-387.205| -396.487|    57.89%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.217|   -1.217|-387.194| -396.475|    57.90%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.211|   -1.211|-387.181| -396.463|    57.90%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.211|   -1.211|-387.013| -396.295|    57.90%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.204|   -1.204|-387.000| -396.282|    57.90%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.204|   -1.204|-386.851| -396.133|    57.90%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.201|   -1.201|-386.805| -396.086|    57.90%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.195|   -1.195|-386.542| -395.823|    57.90%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.196|   -1.196|-386.152| -395.434|    57.90%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.188|   -1.188|-386.137| -395.418|    57.90%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.188|   -1.188|-386.074| -395.356|    57.91%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.183|   -1.183|-385.935| -395.216|    57.91%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.177|   -1.177|-385.800| -395.081|    57.91%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.177|   -1.177|-385.605| -394.887|    57.91%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.174|   -1.174|-385.602| -394.884|    57.91%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.174|   -1.174|-385.458| -394.740|    57.91%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.169|   -1.169|-385.423| -394.705|    57.91%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.165|   -1.165|-385.187| -394.468|    57.91%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.161|   -1.161|-384.850| -394.131|    57.92%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.158|   -1.158|-384.782| -394.064|    57.92%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.157|   -1.157|-384.771| -394.052|    57.92%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.157|   -1.157|-384.579| -393.861|    57.92%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.152|   -1.152|-384.431| -393.712|    57.92%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.148|   -1.148|-384.376| -393.658|    57.92%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.147|   -1.147|-384.352| -393.634|    57.92%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.147|   -1.147|-384.241| -393.522|    57.92%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.143|   -1.143|-384.147| -393.428|    57.93%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.141|   -1.141|-384.066| -393.348|    57.93%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.141|   -1.141|-384.054| -393.335|    57.93%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.131|   -1.131|-383.810| -393.091|    57.93%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.129|   -1.129|-383.534| -392.815|    57.93%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.123|   -1.123|-383.494| -392.776|    57.93%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.122|   -1.122|-383.359| -392.640|    57.94%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.122|   -1.122|-383.238| -392.520|    57.94%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.112|   -1.112|-383.005| -392.286|    57.94%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.107|   -1.107|-382.608| -391.890|    57.94%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.107|   -1.107|-382.539| -391.820|    57.94%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.097|   -1.097|-382.470| -391.752|    57.94%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.097|   -1.097|-382.255| -391.536|    57.95%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.092|   -1.092|-382.219| -391.501|    57.95%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.092|   -1.092|-382.013| -391.295|    57.95%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.085|   -1.085|-381.816| -391.097|    57.95%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.084|   -1.084|-381.679| -390.961|    57.95%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.084|   -1.084|-381.568| -390.850|    57.95%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.073|   -1.073|-381.310| -390.591|    57.96%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.068|   -1.068|-381.024| -390.305|    57.96%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.067|   -1.067|-380.773| -390.054|    57.96%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.067|   -1.067|-380.768| -390.049|    57.96%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.061|   -1.061|-380.652| -389.934|    57.96%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.061|   -1.061|-380.588| -389.869|    57.96%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.060|   -1.060|-380.571| -389.852|    57.96%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.060|   -1.060|-380.539| -389.821|    57.96%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.053|   -1.053|-380.395| -389.676|    57.97%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.053|   -1.053|-380.331| -389.612|    57.97%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.053|   -1.053|-380.104| -389.386|    57.97%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -1.047|   -1.047|-379.754| -389.035|    57.97%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.048|   -1.048|-379.742| -389.023|    57.97%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.039|   -1.039|-379.627| -388.909|    57.98%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.037|   -1.037|-379.506| -388.788|    57.98%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.037|   -1.037|-379.432| -388.714|    57.98%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.029|   -1.029|-379.384| -388.666|    57.98%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.029|   -1.029|-379.261| -388.542|    57.99%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.028|   -1.028|-378.927| -388.208|    57.99%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.028|   -1.028|-378.871| -388.152|    57.99%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.022|   -1.022|-378.898| -388.180|    57.99%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.022|   -1.022|-378.609| -387.890|    58.00%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.019|   -1.019|-378.543| -387.825|    58.00%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.019|   -1.019|-378.529| -387.810|    58.00%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.018|   -1.018|-378.500| -387.781|    58.00%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.018|   -1.018|-378.449| -387.731|    58.00%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.010|   -1.010|-378.431| -387.713|    58.01%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.011|   -1.011|-378.362| -387.643|    58.01%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -1.008|   -1.008|-378.260| -387.541|    58.01%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.008|   -1.008|-378.125| -387.407|    58.01%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.004|   -1.004|-378.018| -387.299|    58.01%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.003|   -1.003|-377.941| -387.223|    58.01%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.003|   -1.003|-377.893| -387.175|    58.01%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.002|   -1.002|-377.853| -387.135|    58.01%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -1.002|   -1.002|-377.847| -387.129|    58.01%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.997|   -0.997|-377.763| -387.045|    58.01%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.997|   -0.997|-377.390| -386.671|    58.01%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.992|   -0.992|-377.275| -386.556|    58.01%|   0:00:01.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.991|   -0.991|-377.224| -386.506|    58.01%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.991|   -0.991|-377.217| -386.498|    58.02%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.984|   -0.984|-376.984| -386.265|    58.02%|   0:00:01.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.985|   -0.985|-376.923| -386.204|    58.02%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.975|   -0.975|-376.805| -386.086|    58.02%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.975|   -0.975|-376.585| -385.867|    58.03%|   0:00:01.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.975|   -0.975|-376.567| -385.848|    58.03%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.972|   -0.972|-376.486| -385.767|    58.03%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.969|   -0.969|-376.439| -385.720|    58.03%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.969|   -0.969|-376.342| -385.623|    58.03%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.965|   -0.965|-376.099| -385.380|    58.03%|   0:00:01.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.964|   -0.964|-376.076| -385.357|    58.03%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.959|   -0.959|-375.913| -385.194|    58.03%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.959|   -0.959|-375.893| -385.174|    58.03%|   0:00:01.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.957|   -0.957|-375.744| -385.026|    58.04%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.957|   -0.957|-375.729| -385.011|    58.04%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.957|   -0.957|-375.726| -385.007|    58.04%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.953|   -0.953|-375.639| -384.920|    58.04%|   0:00:00.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.948|   -0.948|-375.529| -384.810|    58.04%|   0:00:01.0| 2067.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.947|   -0.947|-375.397| -384.678|    58.04%|   0:00:00.0| 2086.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.947|   -0.947|-375.322| -384.603|    58.04%|   0:00:01.0| 2086.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.941|   -0.941|-375.173| -384.455|    58.05%|   0:00:00.0| 2086.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.938|   -0.938|-374.942| -384.223|    58.05%|   0:00:02.0| 2086.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.938|   -0.938|-374.926| -384.207|    58.05%|   0:00:01.0| 2086.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.937|   -0.937|-374.916| -384.197|    58.05%|   0:00:00.0| 2086.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.935|   -0.935|-374.860| -384.142|    58.05%|   0:00:00.0| 2086.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.935|   -0.935|-374.647| -383.928|    58.05%|   0:00:01.0| 2086.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.931|   -0.931|-374.588| -383.869|    58.06%|   0:00:00.0| 2067.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.931|   -0.931|-374.539| -383.820|    58.06%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.927|   -0.927|-374.447| -383.729|    58.07%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.926|   -0.926|-374.132| -383.414|    58.07%|   0:00:02.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.926|   -0.926|-374.130| -383.412|    58.07%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.925|   -0.925|-374.083| -383.364|    58.08%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.924|   -0.924|-374.038| -383.320|    58.08%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.921|   -0.921|-373.977| -383.258|    58.08%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.920|   -0.920|-373.957| -383.238|    58.08%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.919|   -0.919|-373.944| -383.225|    58.08%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.919|   -0.919|-373.942| -383.223|    58.08%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.915|   -0.915|-373.831| -383.113|    58.08%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.912|   -0.912|-373.296| -382.578|    58.08%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.909|   -0.909|-373.188| -382.469|    58.08%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.908|   -0.908|-373.162| -382.444|    58.08%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.905|   -0.905|-373.110| -382.391|    58.09%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.904|   -0.904|-373.068| -382.350|    58.09%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.904|   -0.904|-373.066| -382.347|    58.09%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.901|   -0.901|-373.000| -382.281|    58.09%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.899|   -0.899|-372.958| -382.239|    58.09%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.897|   -0.897|-372.884| -382.165|    58.10%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.894|   -0.894|-372.805| -382.087|    58.10%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.895|   -0.895|-372.736| -382.017|    58.10%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.892|   -0.892|-372.685| -381.967|    58.10%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.891|   -0.891|-372.629| -381.910|    58.10%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.891|   -0.891|-372.574| -381.856|    58.10%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.887|   -0.887|-372.462| -381.743|    58.10%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.887|   -0.887|-372.430| -381.711|    58.11%|   0:00:02.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.884|   -0.884|-372.361| -381.642|    58.11%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.884|   -0.884|-372.252| -381.533|    58.11%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.883|   -0.883|-372.226| -381.508|    58.11%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.883|   -0.883|-372.223| -381.505|    58.11%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.882|   -0.882|-372.181| -381.462|    58.11%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.883|   -0.883|-371.984| -381.266|    58.12%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.883|   -0.883|-371.911| -381.192|    58.12%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.883|   -0.883|-371.804| -381.085|    58.12%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.883|   -0.883|-371.786| -381.067|    58.12%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.883|   -0.883|-371.514| -380.796|    58.13%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.883|   -0.883|-371.470| -380.752|    58.13%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.883|   -0.883|-371.470| -380.751|    58.13%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.883|   -0.883|-371.280| -380.561|    58.14%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_3_/D         |
|  -0.883|   -0.883|-371.274| -380.556|    58.14%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_3_/D         |
|  -0.883|   -0.883|-371.185| -380.466|    58.14%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_3_/D         |
|  -0.883|   -0.883|-370.962| -380.244|    58.14%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_3_/D         |
|  -0.883|   -0.883|-370.800| -380.081|    58.14%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -0.883|   -0.883|-370.787| -380.068|    58.14%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -0.883|   -0.883|-370.787| -380.068|    58.14%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -0.883|   -0.883|-370.778| -380.059|    58.14%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -0.883|   -0.883|-370.553| -379.834|    58.15%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_4_/D         |
|  -0.883|   -0.883|-370.417| -379.699|    58.15%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.883|   -0.883|-370.125| -379.406|    58.15%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.883|   -0.883|-369.974| -379.255|    58.15%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.883|   -0.883|-369.970| -379.251|    58.15%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.883|   -0.883|-369.968| -379.250|    58.15%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.883|   -0.883|-369.960| -379.241|    58.15%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.883|   -0.883|-369.868| -379.150|    58.15%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-369.765| -379.047|    58.15%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_4_/D         |
|  -0.883|   -0.883|-369.577| -378.858|    58.15%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_4_/D         |
|  -0.883|   -0.883|-369.418| -378.699|    58.16%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_4_/D         |
|  -0.883|   -0.883|-369.302| -378.584|    58.16%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_4_/D         |
|  -0.883|   -0.883|-369.214| -378.496|    58.16%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_4_/D         |
|  -0.883|   -0.883|-368.900| -378.181|    58.16%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_1_/D         |
|  -0.883|   -0.883|-368.737| -378.019|    58.16%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_1_/D         |
|  -0.883|   -0.883|-368.587| -377.869|    58.16%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-368.543| -377.824|    58.16%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_4_/D         |
|  -0.883|   -0.883|-368.483| -377.765|    58.16%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.883|   -0.883|-368.372| -377.653|    58.16%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-368.228| -377.510|    58.16%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-368.020| -377.302|    58.17%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.926| -377.208|    58.17%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.907| -377.188|    58.17%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.849| -377.130|    58.17%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.774| -377.055|    58.17%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.773| -377.054|    58.17%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.687| -376.968|    58.17%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.620| -376.902|    58.17%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.507| -376.788|    58.17%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.487| -376.769|    58.17%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.358| -376.639|    58.17%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.301| -376.582|    58.17%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.129| -376.410|    58.18%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.112| -376.393|    58.18%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-367.021| -376.302|    58.18%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-366.933| -376.214|    58.18%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-366.751| -376.032|    58.18%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-366.720| -376.001|    58.18%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-366.718| -375.999|    58.18%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-366.616| -375.897|    58.19%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-366.540| -375.822|    58.19%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-366.522| -375.804|    58.19%|   0:00:02.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.883|   -0.883|-366.415| -375.696|    58.19%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.883|   -0.883|-366.350| -375.632|    58.19%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-366.222| -375.503|    58.19%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-366.064| -375.345|    58.20%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-365.937| -375.218|    58.20%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-365.860| -375.141|    58.20%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-365.858| -375.139|    58.20%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-365.849| -375.130|    58.20%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.883|   -0.883|-365.673| -374.955|    58.20%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-365.589| -374.870|    58.21%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-365.586| -374.867|    58.21%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-365.575| -374.857|    58.21%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-365.439| -374.721|    58.21%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-365.436| -374.718|    58.21%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-365.414| -374.696|    58.21%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.883|   -0.883|-365.265| -374.546|    58.21%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.883|   -0.883|-365.156| -374.438|    58.21%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-365.123| -374.404|    58.22%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-365.033| -374.314|    58.22%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.930| -374.211|    58.22%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.895| -374.176|    58.22%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.800| -374.081|    58.22%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.645| -373.926|    58.23%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.548| -373.829|    58.23%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.471| -373.752|    58.23%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.403| -373.685|    58.23%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.396| -373.677|    58.23%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.308| -373.590|    58.24%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.298| -373.579|    58.24%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.164| -373.445|    58.24%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.154| -373.435|    58.24%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-364.142| -373.423|    58.24%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.910| -373.191|    58.25%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.863| -373.145|    58.25%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.810| -373.091|    58.25%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.747| -373.028|    58.25%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.715| -372.997|    58.26%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.694| -372.976|    58.26%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.642| -372.923|    58.26%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.617| -372.899|    58.26%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.369| -372.651|    58.26%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.345| -372.627|    58.26%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.345| -372.627|    58.26%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.332| -372.614|    58.27%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.262| -372.543|    58.27%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.253| -372.534|    58.27%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.068| -372.349|    58.27%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-363.062| -372.343|    58.27%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.888| -372.170|    58.28%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.842| -372.124|    58.28%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.772| -372.053|    58.28%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.759| -372.040|    58.28%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.638| -371.920|    58.29%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.473| -371.755|    58.29%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.382| -371.664|    58.29%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.193| -371.474|    58.29%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.160| -371.442|    58.29%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.156| -371.438|    58.29%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.156| -371.438|    58.29%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.145| -371.427|    58.30%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-362.010| -371.291|    58.30%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.966| -371.247|    58.30%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.845| -371.126|    58.30%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.748| -371.029|    58.30%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.707| -370.988|    58.30%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.697| -370.979|    58.31%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.542| -370.823|    58.31%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.525| -370.807|    58.31%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.518| -370.800|    58.31%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.483| -370.765|    58.31%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.411| -370.692|    58.31%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.318| -370.600|    58.31%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.294| -370.575|    58.32%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.883|   -0.883|-361.254| -370.536|    58.32%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_12_/D        |
|  -0.883|   -0.883|-361.177| -370.459|    58.32%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_12_/D        |
|  -0.883|   -0.883|-361.102| -370.383|    58.32%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_12_/D        |
|  -0.883|   -0.883|-360.903| -370.184|    58.33%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_12_/D        |
|  -0.883|   -0.883|-360.759| -370.040|    58.33%|   0:00:01.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_12_/D        |
|  -0.883|   -0.883|-360.664| -369.945|    58.33%|   0:00:00.0| 2086.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_12_/D        |
|  -0.883|   -0.883|-360.614| -369.896|    58.33%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_12_/D        |
|  -0.883|   -0.883|-360.566| -369.847|    58.33%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_12_/D        |
|  -0.883|   -0.883|-360.526| -369.807|    58.33%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_12_/D        |
|  -0.883|   -0.883|-360.429| -369.711|    58.33%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_12_/D        |
|  -0.883|   -0.883|-360.376| -369.658|    58.33%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_8_/D         |
|  -0.883|   -0.883|-360.370| -369.651|    58.33%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_8_/D         |
|  -0.883|   -0.883|-360.329| -369.610|    58.34%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_13_/D        |
|  -0.883|   -0.883|-360.326| -369.607|    58.34%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_15_/D        |
|  -0.883|   -0.883|-359.641| -368.922|    58.34%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_14_/D      |
|  -0.883|   -0.883|-355.973| -365.257|    58.34%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_11_/D      |
|  -0.883|   -0.883|-353.386| -362.667|    58.34%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q7_reg_7_/D                                      |
|  -0.883|   -0.883|-345.548| -354.830|    58.34%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_15_/D      |
|  -0.883|   -0.883|-342.320| -351.602|    58.34%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_15_/D      |
|  -0.883|   -0.883|-334.917| -344.199|    58.35%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_9_/D       |
|  -0.883|   -0.883|-329.629| -338.911|    58.35%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_9_/D       |
|  -0.883|   -0.883|-324.736| -334.017|    58.35%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_8_/D                                      |
|  -0.883|   -0.883|-316.901| -326.182|    58.36%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_9_/D       |
|  -0.883|   -0.883|-313.336| -322.618|    58.36%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_9_/D       |
|  -0.883|   -0.883|-310.351| -319.633|    58.36%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_9_/D       |
|  -0.883|   -0.883|-302.557| -311.838|    58.37%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_14_/D      |
|  -0.883|   -0.883|-296.637| -305.918|    58.37%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q9_reg_11_/D                                     |
|  -0.883|   -0.883|-295.394| -304.675|    58.37%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_4_/D                                      |
|  -0.883|   -0.883|-292.468| -301.750|    58.37%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q7_reg_1_/D                                      |
|  -0.883|   -0.883|-289.322| -298.603|    58.38%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_12_/D      |
|  -0.883|   -0.883|-284.678| -293.959|    58.38%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_12_/D      |
|  -0.883|   -0.883|-283.968| -293.249|    58.38%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_14_/D      |
|  -0.883|   -0.883|-267.959| -277.241|    58.39%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_14_/D      |
|  -0.883|   -0.883|-261.876| -271.157|    58.40%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_11_/D      |
|  -0.883|   -0.883|-256.628| -265.909|    58.40%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_11_/D      |
|  -0.883|   -0.883|-255.722| -265.004|    58.40%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_11_/D      |
|  -0.883|   -0.883|-254.798| -264.080|    58.40%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_10_/D                                    |
|  -0.883|   -0.883|-245.608| -254.915|    58.41%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_4_/D                                     |
|  -0.883|   -0.883|-241.575| -250.881|    58.41%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_15_/D      |
|  -0.883|   -0.883|-241.242| -250.548|    58.41%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_15_/D      |
|  -0.883|   -0.883|-239.137| -248.443|    58.42%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_8_/D                                      |
|  -0.883|   -0.883|-237.230| -246.536|    58.42%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.883|   -0.883|-223.611| -232.917|    58.43%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_1_/D                                     |
|  -0.883|   -0.883|-220.119| -229.426|    58.43%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_15_/D      |
|  -0.883|   -0.883|-220.110| -229.416|    58.43%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_15_/D      |
|  -0.883|   -0.883|-219.624| -228.930|    58.44%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_8_/D                                      |
|  -0.883|   -0.883|-217.038| -226.344|    58.44%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_15_/D      |
|  -0.883|   -0.883|-213.603| -222.909|    58.44%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_15_/D      |
|  -0.883|   -0.883|-213.297| -222.604|    58.44%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_15_/D      |
|  -0.883|   -0.883|-213.162| -222.468|    58.44%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_9_/D                                     |
|  -0.883|   -0.883|-212.234| -221.541|    58.44%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q9_reg_6_/D                                      |
|  -0.883|   -0.883|-202.732| -212.038|    58.45%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_14_/D      |
|  -0.883|   -0.883|-202.349| -211.655|    58.45%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_14_/D      |
|  -0.883|   -0.883|-199.302| -208.609|    58.46%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_14_/D      |
|  -0.883|   -0.883|-196.854| -206.161|    58.47%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_4_/D                                     |
|  -0.883|   -0.883|-194.953| -204.259|    58.47%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_4_/D                                     |
|  -0.883|   -0.883|-192.421| -201.728|    58.48%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_4_/D                                     |
|  -0.883|   -0.883|-191.976| -201.282|    58.48%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_4_/D                                     |
|  -0.883|   -0.883|-191.973| -201.279|    58.48%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_4_/D                                     |
|  -0.883|   -0.883|-191.798| -201.104|    58.48%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_4_/D                                     |
|  -0.883|   -0.883|-176.475| -185.781|    58.49%|   0:00:02.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_14_/D      |
|  -0.883|   -0.883|-166.253| -175.559|    58.49%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_9_/D       |
|  -0.883|   -0.883|-166.247| -175.553|    58.49%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_9_/D       |
|  -0.883|   -0.883|-159.479| -168.786|    58.50%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_5_/D                                     |
|  -0.883|   -0.883|-159.403| -168.709|    58.50%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_5_/D                                     |
|  -0.883|   -0.883|-157.550| -166.857|    58.50%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_5_/D                                     |
|  -0.883|   -0.883|-157.484| -166.790|    58.51%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_5_/D                                     |
|  -0.883|   -0.883|-157.483| -166.790|    58.51%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_5_/D                                     |
|  -0.883|   -0.883|-157.475| -166.781|    58.51%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_5_/D                                     |
|  -0.883|   -0.883|-157.447| -166.754|    58.51%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_5_/D                                     |
|  -0.883|   -0.883|-140.628| -149.935|    58.52%|   0:00:03.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q8_reg_10_/D                                     |
|  -0.883|   -0.883|-137.431| -146.737|    58.53%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q8_reg_10_/D                                     |
|  -0.883|   -0.883|-137.425| -146.731|    58.53%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q8_reg_10_/D                                     |
|  -0.883|   -0.883|-137.399| -146.706|    58.54%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q8_reg_10_/D                                     |
|  -0.883|   -0.883|-137.164| -146.470|    58.54%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q8_reg_10_/D                                     |
|  -0.883|   -0.883|-137.125| -146.431|    58.54%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q8_reg_10_/D                                     |
|  -0.883|   -0.883|-137.091| -146.398|    58.54%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q8_reg_10_/D                                     |
|  -0.883|   -0.883|-114.673| -123.979|    58.56%|   0:00:03.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_12_/D      |
|  -0.883|   -0.883|-114.667| -123.973|    58.56%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_12_/D      |
|  -0.883|   -0.883|-111.336| -120.643|    58.57%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_5_/D                                      |
|  -0.883|   -0.883|-106.615| -115.922|    58.58%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_5_/D                                      |
|  -0.883|   -0.883|-106.599| -115.906|    58.58%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_5_/D                                      |
|  -0.883|   -0.883|-106.387| -115.693|    58.58%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_5_/D                                      |
|  -0.883|   -0.883|-106.323| -115.629|    58.58%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_5_/D                                      |
|  -0.883|   -0.883| -89.329|  -98.636|    58.61%|   0:00:04.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_1_/D                                      |
|  -0.883|   -0.883| -89.282|  -98.588|    58.61%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_1_/D                                      |
|  -0.883|   -0.883| -85.554|  -94.860|    58.62%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_1_/D                                      |
|  -0.883|   -0.883| -85.549|  -94.856|    58.62%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_1_/D                                      |
|  -0.883|   -0.883| -85.286|  -94.593|    58.62%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_1_/D                                      |
|  -0.883|   -0.883| -85.285|  -94.591|    58.62%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_1_/D                                      |
|  -0.883|   -0.883| -85.210|  -94.517|    58.63%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_1_/D                                      |
|  -0.883|   -0.883| -79.181|  -88.491|    58.65%|   0:00:05.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_mac_array_instance_col_idx_5__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_mac_8in_instance_product6_reg_reg_7_/D    |
|  -0.883|   -0.883| -79.154|  -88.463|    58.65%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q4_reg_2_/D                                      |
|  -0.883|   -0.883| -78.146|  -87.456|    58.67%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q4_reg_2_/D                                      |
|  -0.883|   -0.883| -78.068|  -87.377|    58.67%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q4_reg_2_/D                                      |
|  -0.883|   -0.883| -78.023|  -87.332|    58.67%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q4_reg_2_/D                                      |
|  -0.883|   -0.883| -76.807|  -86.116|    58.68%|   0:00:02.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_11_/D                                     |
|  -0.883|   -0.883| -76.790|  -86.100|    58.68%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_11_/D                                     |
|  -0.883|   -0.883| -76.770|  -86.080|    58.69%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_11_/D                                     |
|  -0.883|   -0.883| -76.770|  -86.079|    58.69%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_11_/D                                     |
|  -0.883|   -0.883| -76.214|  -85.523|    58.69%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_mac_array_instance_col_idx_1__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_mac_8in_instance_product2_reg_reg_7_/D    |
|  -0.883|   -0.883| -75.825|  -85.134|    58.69%|   0:00:01.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_10_/D                                    |
|  -0.883|   -0.883| -75.825|  -85.134|    58.69%|   0:00:00.0| 2105.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:45 real=0:02:45 mem=2105.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:45 real=0:02:45 mem=2105.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.150| -9.309|
|reg2cgate | 0.313|  0.000|
|reg2reg   |-0.883|-75.825|
|HEPG      |-0.883|-75.825|
|All Paths |-0.883|-85.134|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -85.134 Density 58.69
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:39.6/0:27:48.7 (1.0), mem = 2105.4M
(I,S,L,T): WC_VIEW: 153.176, 43.0897, 2.09741, 198.363
Reclaim Optimization WNS Slack -0.883  TNS Slack -85.134 Density 58.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.69%|        -|  -0.883| -85.134|   0:00:00.0| 2105.4M|
|    58.68%|       36|  -0.882| -85.228|   0:00:04.0| 2105.4M|
|    58.49%|     1029|  -0.873| -88.666|   0:00:14.0| 2105.4M|
|    58.48%|       80|  -0.873| -88.600|   0:00:02.0| 2105.4M|
|    58.48%|        1|  -0.873| -88.600|   0:00:00.0| 2105.4M|
|    58.48%|        0|  -0.873| -88.600|   0:00:01.0| 2105.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.873  TNS Slack -88.600 Density 58.48
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:23.9) (real = 0:00:24.0) **
(I,S,L,T): WC_VIEW: 152.773, 42.8308, 2.07799, 197.681
*** AreaOpt [finish] : cpu/real = 0:00:24.2/0:00:24.2 (1.0), totSession cpu/real = 0:28:03.8/0:28:12.8 (1.0), mem = 2105.4M
End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:24, mem=2050.43M, totSessionCpu=0:28:04).
** GigaOpt Optimizer WNS Slack -0.873 TNS Slack -88.600 Density 58.48
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.150|-13.798|
|reg2cgate | 0.313|  0.000|
|reg2reg   |-0.873|-74.803|
|HEPG      |-0.873|-74.803|
|All Paths |-0.873|-88.600|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:03:10 real=0:03:10 mem=2050.4M) ***

(I,S,L,T): WC_VIEW: 152.773, 42.8308, 2.07799, 197.681
*** SetupOpt [finish] : cpu/real = 0:03:21.9/0:03:21.7 (1.0), totSession cpu/real = 0:28:05.3/0:28:14.3 (1.0), mem = 2015.4M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1998.33 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1998.33 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61353  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61346 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 61346 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.185588e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       210( 0.12%)        23( 0.01%)         3( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)         6( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              229( 0.02%)        24( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.99 seconds, mem = 2019.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:09.2, real=0:00:10.0)***
Iteration  8: Total net bbox = 8.427e+05 (3.93e+05 4.49e+05)
              Est.  stn bbox = 1.144e+06 (5.48e+05 5.96e+05)
              cpu = 0:00:20.7 real = 0:00:21.0 mem = 2240.9M
Iteration  9: Total net bbox = 8.842e+05 (4.13e+05 4.71e+05)
              Est.  stn bbox = 1.191e+06 (5.70e+05 6.21e+05)
              cpu = 0:01:12 real = 0:01:12 mem = 2231.9M
Iteration 10: Total net bbox = 8.943e+05 (4.18e+05 4.76e+05)
              Est.  stn bbox = 1.198e+06 (5.74e+05 6.25e+05)
              cpu = 0:00:25.0 real = 0:00:25.0 mem = 2242.1M
Iteration 11: Total net bbox = 9.339e+05 (4.35e+05 4.99e+05)
              Est.  stn bbox = 1.235e+06 (5.88e+05 6.48e+05)
              cpu = 0:00:21.6 real = 0:00:21.0 mem = 2247.5M
Iteration 12: Total net bbox = 9.347e+05 (4.33e+05 5.02e+05)
              Est.  stn bbox = 1.234e+06 (5.84e+05 6.50e+05)
              cpu = 0:00:15.6 real = 0:00:15.0 mem = 2256.8M
Move report: Timing Driven Placement moves 59679 insts, mean move: 7.04 um, max move: 188.89 um
	Max move on inst (FE_OCPC5356_FE_OFN32143_inst1_q_1): (326.40, 393.40) --> (420.47, 488.22)

Finished Incremental Placement (cpu=0:03:00, real=0:02:59, mem=2250.7M)
*** Starting refinePlace (0:31:10 mem=2256.8M) ***
Total net bbox length = 9.728e+05 (4.613e+05 5.116e+05) (ext = 9.287e+04)
Move report: Detail placement moves 59679 insts, mean move: 0.94 um, max move: 32.51 um
	Max move on inst (U24503): (552.05, 12.46) --> (520.20, 11.80)
	Runtime: CPU: 0:00:10.1 REAL: 0:00:10.0 MEM: 2256.8MB
Summary Report:
Instances move: 59679 (out of 59679 movable)
Instances flipped: 0
Mean displacement: 0.94 um
Max displacement: 32.51 um (Instance: U24503) (552.047, 12.4595) -> (520.2, 11.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D1
Total net bbox length = 9.331e+05 (4.169e+05 5.162e+05) (ext = 9.271e+04)
Runtime: CPU: 0:00:10.3 REAL: 0:00:10.0 MEM: 2256.8MB
*** Finished refinePlace (0:31:20 mem=2256.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2256.75 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2256.75 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61353  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61353 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 61353 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.184771e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       171( 0.10%)        14( 0.01%)         4( 0.00%)   ( 0.11%) 
[NR-eGR]      M3  (3)         8( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         8( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              187( 0.01%)        16( 0.00%)         4( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.64 seconds, mem = 2256.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 222428
[NR-eGR]     M2  (2V) length: 5.172607e+05um, number of vias: 342114
[NR-eGR]     M3  (3H) length: 5.136450e+05um, number of vias: 10908
[NR-eGR]     M4  (4V) length: 1.375932e+05um, number of vias: 2021
[NR-eGR]     M5  (5H) length: 4.004210e+04um, number of vias: 795
[NR-eGR]     M6  (6V) length: 1.069507e+04um, number of vias: 288
[NR-eGR]     M7  (7H) length: 3.768800e+03um, number of vias: 428
[NR-eGR]     M8  (8V) length: 2.815400e+03um, number of vias: 0
[NR-eGR] Total length: 1.225820e+06um, number of vias: 578982
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.509400e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.69 seconds, mem = 2155.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:03:17, real=0:03:17)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2149.7M)
Extraction called for design 'fullchip' of instances=59679 and nets=61625 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2149.668M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:21:34, real = 0:21:32, mem = 1532.2M, totSessionCpu=0:31:27 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1974.81)
Total number of fetched objects 61398
End delay calculation. (MEM=2034.02 CPU=0:00:08.8 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2034.02 CPU=0:00:11.5 REAL=0:00:12.0)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt DRV Optimization
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:31:46.8/0:31:55.3 (1.0), mem = 2034.0M
(I,S,L,T): WC_VIEW: 152.781, 42.9241, 2.07799, 197.784
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    22|   182|    -0.20|    11|    11|    -0.01|     0|     0|     0|     0|    -1.08|  -272.71|       0|       0|       0|  58.48|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.08|  -272.04|       4|       0|      18|  58.48| 0:00:00.0|  2059.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.08|  -272.04|       0|       0|       0|  58.48| 0:00:00.0|  2059.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2059.2M) ***

*** Starting refinePlace (0:31:58 mem=2075.2M) ***
Total net bbox length = 9.332e+05 (4.169e+05 5.162e+05) (ext = 9.271e+04)
Move report: Detail placement moves 5 insts, mean move: 2.32 um, max move: 4.00 um
	Max move on inst (FE_OFC5417_mem_in2_q_23): (101.60, 611.20) --> (99.40, 609.40)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2082.9MB
Summary Report:
Instances move: 5 (out of 59683 movable)
Instances flipped: 0
Mean displacement: 2.32 um
Max displacement: 4.00 um (Instance: FE_OFC5417_mem_in2_q_23) (101.6, 611.2) -> (99.4, 609.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
Total net bbox length = 9.332e+05 (4.169e+05 5.162e+05) (ext = 9.271e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2082.9MB
*** Finished refinePlace (0:32:00 mem=2082.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2082.9M)


Density : 0.5848
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.7 real=0:00:04.0 mem=2082.9M) ***
(I,S,L,T): WC_VIEW: 152.776, 42.9253, 2.0783, 197.779
*** DrvOpt [finish] : cpu/real = 0:00:14.8/0:00:14.8 (1.0), totSession cpu/real = 0:32:01.6/0:32:10.0 (1.0), mem = 2047.8M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1988.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=1988.8M
** Profile ** Overall slacks :  cpu=0:00:01.3, mem=1998.9M
** Profile ** DRVs :  cpu=0:00:01.6, mem=1998.9M

------------------------------------------------------------
     Summary (cpu=0.25min real=0.25min mem=1988.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.079  | -1.079  |  0.313  | -0.136  |
|           TNS (ns):|-272.041 |-256.565 |  0.000  | -15.662 |
|    Violating Paths:|  8069   |  7190   |    0    |   905   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.479%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1998.9M
**optDesign ... cpu = 0:22:12, real = 0:22:10, mem = 1592.3M, totSessionCpu=0:32:05 **
*** Timing NOT met, worst failing slack is -1.079
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:32:05.0/0:32:13.5 (1.0), mem = 1988.9M
(I,S,L,T): WC_VIEW: 152.776, 42.9253, 2.0783, 197.779
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.079 TNS Slack -272.043 Density 58.48
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.136| -15.663|
|reg2cgate | 0.313|   0.000|
|reg2reg   |-1.079|-256.567|
|HEPG      |-1.079|-256.567|
|All Paths |-1.079|-272.043|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.079|   -1.079|-256.567| -272.043|    58.48%|   0:00:00.0| 2026.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -1.054|   -1.054|-255.994| -271.469|    58.48%|   0:00:00.0| 2064.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -1.035|   -1.035|-255.535| -271.010|    58.48%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -1.026|   -1.026|-255.299| -270.774|    58.48%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.013|   -1.013|-255.043| -270.518|    58.48%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.999|   -0.999|-254.697| -270.173|    58.49%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.986|   -0.986|-254.384| -269.859|    58.49%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.979|   -0.979|-254.160| -269.635|    58.49%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.972|   -0.972|-254.015| -269.491|    58.49%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.962|   -0.962|-253.849| -269.324|    58.49%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.944|   -0.944|-253.486| -268.961|    58.50%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.927|   -0.927|-252.838| -268.313|    58.50%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.921|   -0.921|-252.827| -268.302|    58.50%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.912|   -0.912|-252.706| -268.181|    58.50%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.904|   -0.904|-252.498| -267.974|    58.50%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.892|   -0.892|-252.173| -267.648|    58.51%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.878|   -0.878|-252.021| -267.496|    58.51%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.870|   -0.870|-251.708| -267.183|    58.52%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.863|   -0.863|-251.648| -267.123|    58.52%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.863|   -0.863|-251.387| -266.863|    58.52%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.862|   -0.862|-251.386| -266.861|    58.52%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.862|   -0.862|-251.361| -266.837|    58.52%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.851|   -0.851|-251.351| -266.827|    58.53%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.846|   -0.846|-251.191| -266.666|    58.53%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.847|   -0.847|-250.933| -266.408|    58.53%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.835|   -0.835|-250.917| -266.393|    58.53%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.832|   -0.832|-250.873| -266.349|    58.54%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.832|   -0.832|-250.837| -266.312|    58.54%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.829|   -0.829|-250.753| -266.229|    58.54%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.823|   -0.823|-250.607| -266.082|    58.54%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.821|   -0.821|-250.572| -266.048|    58.54%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.821|   -0.821|-250.562| -266.037|    58.54%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.820|   -0.820|-250.570| -266.046|    58.55%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.817|   -0.817|-250.483| -265.959|    58.55%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.814|   -0.814|-250.455| -265.930|    58.55%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.814|   -0.814|-250.450| -265.925|    58.55%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.803|   -0.803|-250.206| -265.681|    58.56%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.803|   -0.803|-250.205| -265.680|    58.56%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.794|   -0.794|-249.921| -265.397|    58.56%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.796|   -0.796|-249.870| -265.346|    58.57%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.783|   -0.783|-249.758| -265.234|    58.57%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.782|   -0.782|-249.743| -265.218|    58.57%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.773|   -0.773|-249.420| -264.896|    58.59%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.771|   -0.771|-249.359| -264.834|    58.59%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.764|   -0.764|-249.107| -264.582|    58.59%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.764|   -0.764|-249.062| -264.538|    58.59%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.755|   -0.755|-249.050| -264.525|    58.59%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.752|   -0.752|-248.990| -264.465|    58.60%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.747|   -0.747|-248.869| -264.345|    58.62%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.743|   -0.743|-248.762| -264.237|    58.62%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.741|   -0.741|-248.704| -264.179|    58.62%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.728|   -0.728|-248.408| -263.883|    58.63%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.728|   -0.728|-248.396| -263.871|    58.63%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.720|   -0.720|-248.178| -263.653|    58.64%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.719|   -0.719|-248.165| -263.640|    58.64%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.720|   -0.720|-248.164| -263.639|    58.65%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.714|   -0.714|-248.089| -263.564|    58.65%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.709|   -0.709|-247.927| -263.402|    58.66%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.708|   -0.708|-247.916| -263.392|    58.67%|   0:00:01.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.700|   -0.700|-247.756| -263.231|    58.67%|   0:00:00.0| 2066.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.700|   -0.700|-247.716| -263.191|    58.68%|   0:00:03.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.699|   -0.699|-247.711| -263.186|    58.68%|   0:00:00.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.695|   -0.695|-247.612| -263.088|    58.68%|   0:00:00.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.691|   -0.691|-247.508| -262.983|    58.68%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.692|   -0.692|-247.498| -262.974|    58.69%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.685|   -0.685|-247.344| -262.819|    58.69%|   0:00:00.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.679|   -0.679|-247.199| -262.675|    58.70%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.676|   -0.676|-247.121| -262.596|    58.71%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.675|   -0.675|-247.086| -262.561|    58.71%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.672|   -0.672|-247.026| -262.501|    58.71%|   0:00:00.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.669|   -0.669|-246.959| -262.434|    58.71%|   0:00:00.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.665|   -0.665|-246.858| -262.334|    58.71%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.665|   -0.665|-246.847| -262.323|    58.72%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.665|   -0.665|-246.846| -262.321|    58.72%|   0:00:00.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.657|   -0.657|-246.706| -262.181|    58.72%|   0:00:00.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.657|   -0.657|-246.645| -262.121|    58.72%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.657|   -0.657|-246.638| -262.113|    58.72%|   0:00:00.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.649|   -0.649|-246.389| -261.865|    58.73%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.643|   -0.643|-246.250| -261.725|    58.74%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.643|   -0.643|-246.242| -261.717|    58.74%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.637|   -0.637|-246.092| -261.567|    58.75%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.637|   -0.637|-246.087| -261.562|    58.75%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.630|   -0.630|-245.930| -261.405|    58.76%|   0:00:00.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.631|   -0.631|-245.913| -261.389|    58.76%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.628|   -0.628|-245.875| -261.350|    58.76%|   0:00:00.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.620|   -0.620|-245.652| -261.127|    58.77%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.620|   -0.620|-245.594| -261.069|    58.77%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.615|   -0.615|-245.589| -261.064|    58.77%|   0:00:00.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.615|   -0.615|-245.588| -261.063|    58.78%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.612|   -0.612|-245.500| -260.976|    58.78%|   0:00:00.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.608|   -0.608|-245.356| -260.831|    58.79%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.608|   -0.608|-245.350| -260.825|    58.79%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.605|   -0.605|-245.322| -260.797|    58.79%|   0:00:00.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.602|   -0.602|-245.252| -260.728|    58.80%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.602|   -0.602|-245.252| -260.727|    58.80%|   0:00:00.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.600|   -0.600|-245.230| -260.705|    58.80%|   0:00:00.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.598|   -0.598|-245.143| -260.619|    58.80%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.598|   -0.598|-245.139| -260.614|    58.80%|   0:00:00.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.594|   -0.594|-245.084| -260.559|    58.81%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.594|   -0.594|-245.089| -260.564|    58.82%|   0:00:00.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.585|   -0.585|-244.894| -260.369|    58.82%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.579|   -0.579|-244.762| -260.238|    58.83%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.575|   -0.575|-244.681| -260.156|    58.83%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.569|   -0.569|-244.646| -260.121|    58.84%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.569|   -0.569|-244.632| -260.107|    58.84%|   0:00:00.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.565|   -0.565|-244.499| -259.974|    58.85%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.558|   -0.558|-244.292| -259.767|    58.85%|   0:00:03.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.557|   -0.557|-244.309| -259.785|    58.85%|   0:00:01.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.552|   -0.552|-244.081| -259.556|    58.86%|   0:00:00.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.540|   -0.540|-243.908| -259.383|    58.86%|   0:00:04.0| 2102.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.534|   -0.534|-243.726| -259.202|    58.86%|   0:00:02.0| 2083.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.533|   -0.533|-243.588| -259.063|    58.87%|   0:00:01.0| 2083.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.530|   -0.530|-243.470| -258.945|    58.87%|   0:00:01.0| 2083.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.529|   -0.529|-243.195| -258.671|    58.87%|   0:00:02.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.519|   -0.519|-242.949| -258.424|    58.87%|   0:00:01.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.513|   -0.513|-242.699| -258.174|    58.87%|   0:00:01.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.510|   -0.510|-242.076| -257.551|    58.87%|   0:00:01.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.507|   -0.507|-241.882| -257.357|    58.87%|   0:00:00.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.504|   -0.504|-241.824| -257.299|    58.88%|   0:00:02.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.502|   -0.502|-241.780| -257.255|    58.89%|   0:00:01.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.498|   -0.498|-241.630| -257.105|    58.89%|   0:00:00.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.496|   -0.496|-241.589| -257.065|    58.89%|   0:00:01.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.495|   -0.495|-241.377| -256.852|    58.89%|   0:00:01.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.487|   -0.487|-241.361| -256.836|    58.89%|   0:00:01.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.481|   -0.481|-241.300| -256.776|    58.90%|   0:00:01.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.478|   -0.478|-240.952| -256.427|    58.90%|   0:00:02.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.474|   -0.474|-240.774| -256.250|    58.90%|   0:00:01.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.472|   -0.472|-240.676| -256.151|    58.91%|   0:00:01.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.469|   -0.469|-240.639| -256.114|    58.91%|   0:00:02.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.457|   -0.457|-240.121| -255.597|    58.91%|   0:00:01.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.449|   -0.449|-239.841| -255.316|    58.91%|   0:00:04.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.448|   -0.448|-239.326| -254.801|    58.92%|   0:00:04.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.441|   -0.441|-239.293| -254.768|    58.92%|   0:00:00.0| 2122.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.438|   -0.438|-239.156| -254.632|    58.92%|   0:00:28.0| 2103.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.436|   -0.436|-238.811| -254.286|    58.93%|   0:00:04.0| 2103.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.435|   -0.435|-238.810| -254.285|    58.93%|   0:00:10.0| 2122.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.430|   -0.430|-238.664| -254.139|    58.94%|   0:00:11.0| 2122.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.428|   -0.428|-238.589| -254.065|    58.94%|   0:00:04.0| 2122.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.428|   -0.428|-238.530| -254.005|    58.94%|   0:00:02.0| 2122.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.424|   -0.424|-238.526| -254.001|    58.94%|   0:00:00.0| 2122.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.424|   -0.424|-238.519| -253.995|    58.94%|   0:00:07.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.420|   -0.420|-238.533| -254.009|    58.95%|   0:00:12.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.419|   -0.419|-238.204| -253.679|    58.95%|   0:00:03.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.414|   -0.414|-238.085| -253.561|    58.96%|   0:00:02.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.410|   -0.410|-238.071| -253.547|    58.96%|   0:00:04.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.410|   -0.410|-237.631| -253.106|    58.96%|   0:00:10.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.406|   -0.406|-237.625| -253.100|    58.97%|   0:00:01.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.406|   -0.406|-237.559| -253.035|    58.97%|   0:00:02.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.400|   -0.400|-237.554| -253.029|    58.97%|   0:00:00.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.400|   -0.400|-237.451| -252.926|    58.98%|   0:00:02.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.400|   -0.400|-237.416| -252.892|    58.99%|   0:00:01.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.394|   -0.394|-237.350| -252.825|    58.99%|   0:00:01.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.393|   -0.393|-237.076| -252.551|    59.00%|   0:00:05.0| 2103.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.388|   -0.388|-236.796| -252.271|    59.00%|   0:00:07.0| 2084.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.386|   -0.386|-236.744| -252.219|    59.01%|   0:00:08.0| 2103.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.386|   -0.386|-236.669| -252.145|    59.01%|   0:00:08.0| 2103.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.386|   -0.386|-236.607| -252.082|    59.01%|   0:00:00.0| 2103.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.379|   -0.379|-236.594| -252.070|    59.02%|   0:00:01.0| 2103.3M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.373|   -0.373|-236.181| -251.656|    59.02%|   0:00:03.0| 2103.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_3_/D         |
|  -0.370|   -0.370|-236.033| -251.508|    59.03%|   0:00:05.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.370|   -0.370|-235.921| -251.397|    59.03%|   0:00:09.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.361|   -0.361|-235.696| -251.171|    59.05%|   0:00:01.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.359|   -0.359|-235.497| -250.972|    59.05%|   0:00:02.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.356|   -0.356|-235.302| -250.777|    59.05%|   0:00:03.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.357|   -0.357|-235.282| -250.758|    59.06%|   0:00:03.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.349|   -0.349|-235.132| -250.608|    59.06%|   0:00:01.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_19_/D        |
|  -0.347|   -0.347|-234.789| -250.264|    59.07%|   0:00:02.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.346|   -0.346|-234.762| -250.237|    59.07%|   0:00:03.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.341|   -0.341|-234.640| -250.115|    59.07%|   0:00:01.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.338|   -0.338|-234.519| -249.995|    59.07%|   0:00:05.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.338|   -0.338|-234.469| -249.945|    59.08%|   0:00:02.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.338|   -0.338|-234.396| -249.872|    59.08%|   0:00:01.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.338|   -0.338|-234.380| -249.855|    59.08%|   0:00:00.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.331|   -0.331|-234.275| -249.750|    59.09%|   0:00:01.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.327|   -0.327|-234.051| -249.526|    59.10%|   0:00:02.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.325|   -0.325|-233.743| -249.218|    59.10%|   0:00:03.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_1_/D         |
|  -0.322|   -0.322|-233.713| -249.188|    59.10%|   0:00:01.0| 2141.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.320|   -0.320|-233.651| -249.126|    59.10%|   0:00:11.0| 2122.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.316|   -0.316|-233.556| -249.032|    59.10%|   0:00:03.0| 2122.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.316|   -0.316|-233.299| -248.774|    59.10%|   0:00:20.0| 2141.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.309|   -0.309|-233.196| -248.672|    59.12%|   0:00:01.0| 2141.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.308|   -0.308|-233.094| -248.570|    59.12%|   0:00:14.0| 2141.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.308|   -0.308|-233.035| -248.510|    59.12%|   0:00:06.0| 2124.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.302|   -0.302|-232.954| -248.429|    59.13%|   0:00:02.0| 2124.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.300|   -0.300|-232.771| -248.247|    59.14%|   0:00:10.0| 2124.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.297|   -0.297|-232.584| -248.059|    59.14%|   0:00:08.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.296|   -0.296|-232.542| -248.018|    59.14%|   0:00:04.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.295|   -0.295|-232.505| -247.981|    59.15%|   0:00:08.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.294|   -0.294|-232.466| -247.942|    59.15%|   0:00:02.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.294|   -0.294|-232.280| -247.756|    59.16%|   0:00:02.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.293|   -0.293|-232.151| -247.626|    59.17%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.292|   -0.292|-232.151| -247.627|    59.17%|   0:00:04.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.287|   -0.287|-232.114| -247.589|    59.17%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.287|   -0.287|-232.068| -247.544|    59.17%|   0:00:05.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.287|   -0.287|-232.009| -247.485|    59.17%|   0:00:00.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.285|   -0.285|-231.998| -247.473|    59.18%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.284|   -0.284|-231.947| -247.423|    59.18%|   0:00:04.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.281|   -0.281|-231.820| -247.296|    59.18%|   0:00:02.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|  -0.280|   -0.280|-231.723| -247.199|    59.18%|   0:00:09.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.280|   -0.280|-231.719| -247.195|    59.18%|   0:00:00.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.276|   -0.276|-231.622| -247.097|    59.19%|   0:00:02.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.276|   -0.276|-231.433| -246.908|    59.19%|   0:00:02.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.276|   -0.276|-231.417| -246.892|    59.19%|   0:00:00.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.275|   -0.275|-231.415| -246.890|    59.19%|   0:00:00.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.273|   -0.273|-231.413| -246.888|    59.19%|   0:00:02.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.273|   -0.273|-231.407| -246.882|    59.20%|   0:00:05.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.271|   -0.271|-231.282| -246.758|    59.21%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.270|   -0.270|-231.320| -246.795|    59.21%|   0:00:02.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.269|   -0.269|-231.269| -246.744|    59.21%|   0:00:03.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.266|   -0.266|-231.209| -246.684|    59.21%|   0:00:05.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_19_/D        |
|  -0.263|   -0.263|-230.953| -246.428|    59.21%|   0:00:03.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.262|   -0.262|-230.846| -246.322|    59.21%|   0:00:06.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.262|   -0.262|-230.838| -246.314|    59.21%|   0:00:00.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.261|   -0.261|-230.674| -246.149|    59.22%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.261|   -0.261|-230.643| -246.118|    59.22%|   0:00:04.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.261|   -0.261|-230.605| -246.080|    59.22%|   0:00:00.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.261|   -0.261|-230.494| -245.969|    59.22%|   0:00:00.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.254|   -0.254|-230.510| -245.986|    59.23%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.252|   -0.252|-230.472| -245.947|    59.23%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.251|   -0.251|-230.376| -245.851|    59.23%|   0:00:02.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.251|   -0.251|-230.363| -245.838|    59.23%|   0:00:13.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.250|   -0.250|-230.165| -245.640|    59.24%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.246|   -0.246|-230.146| -245.622|    59.24%|   0:00:00.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.246|   -0.246|-230.025| -245.500|    59.25%|   0:00:08.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.246|   -0.246|-229.999| -245.475|    59.25%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.241|   -0.241|-229.821| -245.297|    59.25%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.238|   -0.238|-229.738| -245.214|    59.25%|   0:00:06.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.238|   -0.238|-229.720| -245.195|    59.25%|   0:00:05.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.238|   -0.238|-229.711| -245.186|    59.27%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.237|   -0.237|-229.504| -244.979|    59.27%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.237|   -0.237|-229.493| -244.968|    59.27%|   0:00:06.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.233|   -0.233|-229.486| -244.961|    59.27%|   0:00:00.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.233|   -0.233|-229.387| -244.863|    59.27%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.230|   -0.230|-229.357| -244.833|    59.28%|   0:00:01.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.227|   -0.227|-229.213| -244.688|    59.28%|   0:00:09.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.226|   -0.226|-229.098| -244.573|    59.28%|   0:00:15.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.222|   -0.222|-228.968| -244.444|    59.29%|   0:00:02.0| 2143.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.220|   -0.220|-228.901| -244.376|    59.29%|   0:00:05.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.220|   -0.220|-228.828| -244.303|    59.29%|   0:00:08.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.220|   -0.220|-228.790| -244.266|    59.30%|   0:00:04.0| 2105.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.218|   -0.218|-228.756| -244.232|    59.30%|   0:00:01.0| 2105.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.216|   -0.216|-228.711| -244.186|    59.31%|   0:00:03.0| 2105.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.216|   -0.216|-228.625| -244.100|    59.31%|   0:00:07.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.216|   -0.216|-228.618| -244.094|    59.31%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.214|   -0.214|-228.501| -243.977|    59.32%|   0:00:02.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.214|   -0.214|-228.437| -243.912|    59.32%|   0:00:07.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.212|   -0.212|-228.417| -243.892|    59.33%|   0:00:03.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.212|   -0.212|-228.401| -243.876|    59.33%|   0:00:05.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.209|   -0.209|-228.332| -243.808|    59.34%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.208|   -0.208|-228.262| -243.737|    59.34%|   0:00:02.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.208|   -0.208|-228.220| -243.696|    59.34%|   0:00:04.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.208|   -0.208|-228.106| -243.582|    59.35%|   0:00:00.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.210|   -0.210|-228.102| -243.577|    59.35%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.209|   -0.209|-228.104| -243.579|    59.35%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.209|   -0.209|-228.102| -243.577|    59.44%|   0:00:28.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.208|   -0.208|-228.081| -243.556|    59.44%|   0:00:03.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.208|   -0.208|-228.082| -243.558|    59.44%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.208|   -0.208|-228.076| -243.551|    59.44%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.204|   -0.204|-227.989| -243.465|    59.45%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.203|   -0.203|-227.875| -243.350|    59.45%|   0:00:09.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.203|   -0.203|-227.867| -243.342|    59.45%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.202|   -0.202|-227.830| -243.305|    59.45%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.201|   -0.201|-227.800| -243.275|    59.46%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.200|   -0.200|-227.778| -243.253|    59.46%|   0:00:02.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.200|   -0.200|-227.760| -243.236|    59.46%|   0:00:00.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.199|   -0.199|-227.738| -243.213|    59.46%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.199|   -0.199|-227.720| -243.195|    59.46%|   0:00:02.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.198|   -0.198|-227.715| -243.190|    59.46%|   0:00:03.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.197|   -0.197|-227.532| -243.008|    59.47%|   0:00:03.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.196|   -0.196|-227.492| -242.967|    59.47%|   0:00:03.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.195|   -0.195|-227.467| -242.943|    59.47%|   0:00:02.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.193|   -0.193|-227.428| -242.903|    59.48%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.193|   -0.193|-227.427| -242.903|    59.48%|   0:00:02.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.193|   -0.193|-227.421| -242.897|    59.48%|   0:00:01.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.193|   -0.193|-227.418| -242.893|    59.49%|   0:00:02.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.199|   -0.199|-227.493| -242.968|    59.55%|   0:00:11.0| 2162.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:37 real=0:10:36 mem=2162.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.136|   -0.199| -15.663| -242.968|    59.55%|   0:00:00.0| 2162.9M|   WC_VIEW|  default| core_instance_1_norm_out_merged_reg_135_/D         |
|  -0.055|   -0.199| -14.236| -241.548|    59.55%|   0:00:00.0| 2162.9M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q26_reg_6_/E                           |
|  -0.047|   -0.199|  -6.141| -233.458|    59.55%|   0:00:00.0| 2162.9M|   WC_VIEW|  default| core_instance_2_norm_out_merged_reg_59_/D          |
|  -0.036|   -0.199|  -3.153| -230.551|    59.55%|   0:00:01.0| 2162.9M|   WC_VIEW|  default| core_instance_1_norm_out_merged_reg_178_/D         |
|  -0.025|   -0.199|  -1.655| -229.154|    59.55%|   0:00:00.0| 2162.9M|   WC_VIEW|  default| core_instance_1_norm_out_merged_reg_132_/D         |
|  -0.016|   -0.199|  -1.117| -228.615|    59.55%|   0:00:00.0| 2162.9M|   WC_VIEW|  default| core_instance_2_mac_array_instance_col_idx_3__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_query_q_reg_9_/E                          |
|  -0.011|   -0.199|  -0.141| -227.640|    59.55%|   0:00:00.0| 2162.9M|   WC_VIEW|  default| core_instance_1_norm_instance_out_reg_23_/E        |
|  -0.005|   -0.199|  -0.013| -227.512|    59.55%|   0:00:01.0| 2162.9M|   WC_VIEW|  default| core_instance_2_mac_array_instance_col_idx_7__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_query_q_reg_21_/E                         |
|   0.004|   -0.199|   0.000| -227.499|    59.55%|   0:00:00.0| 2162.9M|   WC_VIEW|  default| pmem_out2[45]                                      |
|   0.013|   -0.199|   0.000| -227.499|    59.55%|   0:00:00.0| 2162.9M|   WC_VIEW|  default| core_instance_1_mac_array_instance_col_idx_5__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_query_q_reg_9_/E                          |
|   0.019|   -0.199|   0.000| -227.499|    59.55%|   0:00:00.0| 2162.9M|   WC_VIEW|  default| core_instance_1_mac_array_instance_col_idx_1__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_query_q_reg_17_/E                         |
|   0.019|   -0.199|   0.000| -227.499|    59.55%|   0:00:00.0| 2162.9M|   WC_VIEW|  default| core_instance_1_mac_array_instance_col_idx_1__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_query_q_reg_17_/E                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:02.0 mem=2162.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:39 real=0:10:38 mem=2162.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.019|   0.000|
|reg2cgate | 0.313|   0.000|
|reg2reg   |-0.199|-227.499|
|HEPG      |-0.199|-227.499|
|All Paths |-0.199|-227.499|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.199 TNS Slack -227.499 Density 59.55
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:56.3/0:43:03.8 (1.0), mem = 2162.9M
(I,S,L,T): WC_VIEW: 156.376, 45.9638, 2.14373, 204.484
Reclaim Optimization WNS Slack -0.199  TNS Slack -227.499 Density 59.55
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.55%|        -|  -0.199|-227.499|   0:00:00.0| 2162.9M|
|    59.53%|       61|  -0.199|-225.254|   0:00:04.0| 2162.9M|
|    59.37%|      870|  -0.176|-234.810|   0:00:15.0| 2162.9M|
|    59.37%|       12|  -0.176|-234.818|   0:00:02.0| 2162.9M|
|    59.37%|        1|  -0.176|-234.818|   0:00:00.0| 2162.9M|
|    59.37%|        0|  -0.176|-234.818|   0:00:01.0| 2162.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.176  TNS Slack -234.818 Density 59.37
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 258 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:24.5) (real = 0:00:25.0) **
(I,S,L,T): WC_VIEW: 155.927, 45.6222, 2.13013, 203.679
*** AreaOpt [finish] : cpu/real = 0:00:24.8/0:00:24.8 (1.0), totSession cpu/real = 0:43:21.2/0:43:28.6 (1.0), mem = 2162.9M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=2107.95M, totSessionCpu=0:43:21).
*** Starting refinePlace (0:43:22 mem=2107.9M) ***
Total net bbox length = 9.383e+05 (4.203e+05 5.180e+05) (ext = 9.270e+04)
Move report: Timing Driven Placement moves 6624 insts, mean move: 6.33 um, max move: 75.60 um
	Max move on inst (FE_RC_888_0): (704.00, 472.60) --> (678.80, 523.00)
	Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 2183.6MB
Move report: Detail placement moves 4150 insts, mean move: 0.52 um, max move: 4.80 um
	Max move on inst (U29466): (706.80, 377.20) --> (709.80, 375.40)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2183.6MB
Summary Report:
Instances move: 7711 (out of 60271 movable)
Instances flipped: 29
Mean displacement: 5.54 um
Max displacement: 75.40 um (Instance: FE_RC_888_0) (704, 472.6) -> (679, 523)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.415e+05 (4.227e+05 5.188e+05) (ext = 9.270e+04)
Runtime: CPU: 0:00:08.9 REAL: 0:00:09.0 MEM: 2183.6MB
*** Finished refinePlace (0:43:31 mem=2183.6M) ***
Finished re-routing un-routed nets (0:00:00.1 2183.6M)


Density : 0.5937
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.3 real=0:00:11.0 mem=2183.6M) ***
** GigaOpt Optimizer WNS Slack -0.203 TNS Slack -235.498 Density 59.37
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.005|   0.000|
|reg2cgate | 0.313|   0.000|
|reg2reg   |-0.203|-235.498|
|HEPG      |-0.203|-235.498|
|All Paths |-0.203|-235.498|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.203|   -0.203|-235.498| -235.498|    59.37%|   0:00:01.0| 2183.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.177|   -0.177|-234.871| -234.871|    59.38%|   0:00:27.0| 2221.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_5_/D         |
|  -0.172|   -0.172|-234.732| -234.732|    59.39%|   0:00:07.0| 2248.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -0.171|   -0.171|-234.296| -234.296|    59.39%|   0:00:21.0| 2246.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.169|   -0.169|-234.281| -234.281|    59.39%|   0:00:07.0| 2246.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.169|   -0.169|-234.280| -234.280|    59.39%|   0:00:05.0| 2246.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.164|   -0.164|-234.277| -234.277|    59.40%|   0:00:01.0| 2246.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.160|   -0.160|-234.041| -234.041|    59.41%|   0:00:05.0| 2244.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.159|   -0.159|-233.836| -233.836|    59.41%|   0:00:17.0| 2242.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.157|   -0.157|-233.693| -233.693|    59.41%|   0:00:05.0| 2242.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.150|   -0.150|-233.693| -233.693|    59.42%|   0:00:04.0| 2242.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.151|   -0.151|-233.597| -233.597|    59.43%|   0:00:11.0| 2242.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.147|   -0.147|-233.365| -233.365|    59.46%|   0:00:02.0| 2242.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.149|   -0.149|-233.352| -233.352|    59.46%|   0:00:02.0| 2242.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.148|   -0.148|-233.323| -233.323|    59.46%|   0:00:00.0| 2242.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.146|   -0.146|-233.284| -233.284|    59.48%|   0:00:01.0| 2242.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.143|   -0.143|-233.072| -233.072|    59.49%|   0:00:04.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.140|   -0.140|-233.068| -233.068|    59.49%|   0:00:00.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.140|   -0.140|-233.053| -233.053|    59.49%|   0:00:01.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.140|   -0.140|-233.043| -233.043|    59.49%|   0:00:00.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.136|   -0.136|-232.829| -232.829|    59.50%|   0:00:01.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.128|   -0.128|-232.587| -232.587|    59.51%|   0:00:03.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.129|   -0.129|-232.531| -232.531|    59.51%|   0:00:02.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.124|   -0.124|-232.364| -232.364|    59.53%|   0:00:03.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.124|   -0.124|-232.331| -232.331|    59.53%|   0:00:01.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.124|   -0.124|-232.287| -232.287|    59.54%|   0:00:02.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.117|   -0.117|-232.198| -232.198|    59.55%|   0:00:01.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.116|   -0.116|-232.150| -232.150|    59.55%|   0:00:02.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.117|   -0.117|-232.146| -232.146|    59.55%|   0:00:01.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.116|   -0.116|-232.030| -232.030|    59.57%|   0:00:01.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.113|   -0.113|-231.953| -231.953|    59.58%|   0:00:03.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.113|   -0.113|-231.944| -231.944|    59.58%|   0:00:02.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.113|   -0.113|-231.935| -231.935|    59.58%|   0:00:00.0| 2239.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.112|   -0.112|-231.734| -231.734|    59.60%|   0:00:04.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.112|   -0.112|-231.689| -231.689|    59.60%|   0:00:00.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.107|   -0.107|-231.684| -231.684|    59.60%|   0:00:00.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.107|   -0.107|-231.283| -231.283|    59.61%|   0:00:02.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.107|   -0.107|-231.205| -231.205|    59.61%|   0:00:01.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.106|   -0.106|-231.101| -231.101|    59.63%|   0:00:04.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.106|   -0.106|-231.047| -231.047|    59.63%|   0:00:01.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.101|   -0.101|-231.018| -231.018|    59.63%|   0:00:00.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.101|   -0.101|-230.968| -230.968|    59.63%|   0:00:01.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.101|   -0.101|-230.951| -230.951|    59.63%|   0:00:00.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.095|   -0.095|-230.875| -230.875|    59.64%|   0:00:02.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.095|   -0.095|-214.246| -214.246|    59.65%|   0:00:02.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.096|   -0.096|-214.090| -214.090|    59.65%|   0:00:01.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.094|   -0.094|-213.773| -213.773|    59.67%|   0:00:05.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.094|   -0.094|-212.755| -212.755|    59.67%|   0:00:00.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.089|   -0.089|-212.745| -212.745|    59.67%|   0:00:02.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.089|   -0.089|-192.169| -192.169|    59.68%|   0:00:01.0| 2235.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.089|   -0.089|-192.007| -192.007|    59.69%|   0:00:11.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.086|   -0.086|-191.761| -191.761|    59.70%|   0:00:01.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.086|   -0.086|-162.555| -162.555|    59.70%|   0:00:01.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.086|   -0.086|-161.881| -161.881|    59.70%|   0:00:00.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.084|   -0.084|-161.829| -161.829|    59.71%|   0:00:03.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.084|   -0.084|-161.815| -161.815|    59.71%|   0:00:00.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.084|   -0.084|-161.815| -161.815|    59.71%|   0:00:00.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.079|   -0.079|-161.632| -161.632|    59.72%|   0:00:04.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.080|   -0.080|-151.227| -151.227|    59.72%|   0:00:02.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.077|   -0.077|-150.544| -150.544|    59.73%|   0:00:11.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.077|   -0.077|-147.785| -147.785|    59.73%|   0:00:01.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.077|   -0.077|-147.785| -147.785|    59.73%|   0:00:00.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.076|   -0.076|-147.198| -147.198|    59.75%|   0:00:06.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.076|   -0.076|-146.951| -146.951|    59.75%|   0:00:00.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.074|   -0.074|-146.866| -146.866|    59.76%|   0:00:03.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.074|   -0.074|-146.866| -146.866|    59.76%|   0:00:01.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.074|   -0.074|-146.390| -146.390|    59.76%|   0:00:00.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.072|   -0.072|-146.331| -146.331|    59.77%|   0:00:03.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.072|   -0.072|-144.305| -144.305|    59.77%|   0:00:00.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.073|   -0.073|-144.200| -144.200|    59.79%|   0:00:07.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.073|   -0.073|-144.163| -144.163|    59.79%|   0:00:03.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.083|   -0.083|-144.365| -144.365|    59.92%|   0:00:22.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.083|   -0.083|-144.365| -144.365|    59.92%|   0:00:00.0| 2230.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:08 real=0:04:08 mem=2230.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -0.083|   0.000| -144.365|    59.92%|   0:00:00.0| 2230.8M|   WC_VIEW|  default| core_instance_1_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q14_reg_0_/E                           |
|   0.013|   -0.083|   0.000| -144.365|    59.92%|   0:00:00.0| 2230.8M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q36_reg_8_/E                           |
|   0.020|   -0.083|   0.000| -144.268|    59.92%|   0:00:00.0| 2230.8M|   WC_VIEW|  default| core_instance_1_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q34_reg_1_/E                           |
|   0.019|   -0.083|   0.000| -144.268|    59.92%|   0:00:00.0| 2230.8M|   WC_VIEW|  default| core_instance_1_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q34_reg_1_/E                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=2230.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:09 real=0:04:10 mem=2230.8M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.019|   0.000|
|reg2cgate | 0.313|   0.000|
|reg2reg   |-0.083|-144.268|
|HEPG      |-0.083|-144.268|
|All Paths |-0.083|-144.268|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.083 TNS Slack -144.268 Density 59.92
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:47:42.9/0:47:49.9 (1.0), mem = 2230.8M
(I,S,L,T): WC_VIEW: 157.693, 47.2915, 2.16322, 207.147
Reclaim Optimization WNS Slack -0.083  TNS Slack -144.268 Density 59.92
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.92%|        -|  -0.083|-144.268|   0:00:00.0| 2230.8M|
|    59.91%|       37|  -0.082|-146.484|   0:00:04.0| 2230.8M|
|    59.79%|      672|  -0.080|-146.768|   0:00:14.0| 2230.8M|
|    59.79%|        1|  -0.080|-146.768|   0:00:01.0| 2230.8M|
|    59.79%|        0|  -0.080|-146.768|   0:00:00.0| 2230.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.080  TNS Slack -146.768 Density 59.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 281 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:21.9) (real = 0:00:21.0) **
(I,S,L,T): WC_VIEW: 157.314, 46.9569, 2.15483, 206.426
*** AreaOpt [finish] : cpu/real = 0:00:22.3/0:00:22.3 (1.0), totSession cpu/real = 0:48:05.2/0:48:12.3 (1.0), mem = 2230.8M
End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:22, mem=2144.83M, totSessionCpu=0:48:05).
*** Starting refinePlace (0:48:06 mem=2144.8M) ***
Total net bbox length = 9.429e+05 (4.236e+05 5.194e+05) (ext = 9.270e+04)
Move report: Timing Driven Placement moves 5665 insts, mean move: 3.31 um, max move: 38.40 um
	Max move on inst (FE_RC_1565_0): (672.40, 479.80) --> (668.20, 445.60)
	Runtime: CPU: 0:00:06.6 REAL: 0:00:06.0 MEM: 2221.2MB
Move report: Detail placement moves 5262 insts, mean move: 0.62 um, max move: 5.40 um
	Max move on inst (U29285): (660.00, 371.80) --> (663.60, 373.60)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2221.2MB
Summary Report:
Instances move: 7840 (out of 60359 movable)
Instances flipped: 16
Mean displacement: 2.62 um
Max displacement: 38.40 um (Instance: FE_RC_1565_0) (672.4, 479.8) -> (668.2, 445.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.440e+05 (4.247e+05 5.193e+05) (ext = 9.270e+04)
Runtime: CPU: 0:00:08.3 REAL: 0:00:08.0 MEM: 2221.2MB
*** Finished refinePlace (0:48:14 mem=2221.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2221.2M)


Density : 0.5979
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.5 real=0:00:10.0 mem=2221.2M) ***
** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -147.641 Density 59.79
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.005|   0.000|
|reg2cgate | 0.313|   0.000|
|reg2reg   |-0.103|-147.641|
|HEPG      |-0.103|-147.641|
|All Paths |-0.103|-147.641|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.103|   -0.103|-147.641| -147.641|    59.79%|   0:00:01.0| 2221.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.079|   -0.079|-145.917| -145.917|    59.79%|   0:00:49.0| 2259.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.078|   -0.078|-145.903| -145.903|    59.79%|   0:00:04.0| 2259.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.074|   -0.074|-145.252| -145.252|    59.81%|   0:00:01.0| 2259.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.074|   -0.074|-144.920| -144.920|    59.81%|   0:00:16.0| 2276.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.070|   -0.070|-144.224| -144.224|    59.82%|   0:00:01.0| 2276.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.070|   -0.070|-140.976| -140.976|    59.82%|   0:00:32.0| 2274.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.069|   -0.069|-140.946| -140.946|    59.84%|   0:00:03.0| 2274.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.069|   -0.069|-130.376| -130.376|    59.84%|   0:00:08.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.065|   -0.065|-130.254| -130.254|    59.85%|   0:00:01.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.065|   -0.065|-125.159| -125.159|    59.85%|   0:00:08.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.065|   -0.065|-125.118| -125.118|    59.85%|   0:00:00.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.059|   -0.059|-123.821| -123.821|    59.88%|   0:00:01.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_13_/D      |
|  -0.059|   -0.059|-107.915| -107.915|    59.88%|   0:00:12.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.059|   -0.059|-105.708| -105.708|    59.88%|   0:00:02.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.057|   -0.057|-104.966| -104.966|    59.90%|   0:00:02.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.057|   -0.057| -99.914|  -99.914|    59.90%|   0:00:00.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.050|   -0.050| -98.988|  -98.988|    59.91%|   0:00:01.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.050|   -0.050| -92.493|  -92.493|    59.91%|   0:00:03.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.050|   -0.050| -90.328|  -90.328|    59.91%|   0:00:00.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.050|   -0.050| -87.080|  -87.080|    59.94%|   0:00:10.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.049|   -0.049| -87.157|  -87.157|    59.94%|   0:00:05.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.045|   -0.045| -87.061|  -87.061|    59.94%|   0:00:05.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|  -0.045|   -0.045| -77.851|  -77.851|    59.95%|   0:00:01.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|  -0.045|   -0.045| -77.843|  -77.843|    59.95%|   0:00:00.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|  -0.046|   -0.046| -76.295|  -76.295|    59.96%|   0:00:09.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.043|   -0.043| -75.902|  -75.902|    59.97%|   0:00:08.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.043|   -0.043| -67.778|  -67.778|    59.97%|   0:00:01.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.043|   -0.043| -67.372|  -67.372|    59.97%|   0:00:00.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.041|   -0.041| -66.125|  -66.125|    59.98%|   0:00:07.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.041|   -0.041| -64.012|  -64.012|    59.99%|   0:00:01.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.042|   -0.042| -61.129|  -61.129|    59.99%|   0:00:01.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.041|   -0.041| -60.411|  -60.411|    59.99%|   0:00:01.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.041|   -0.041| -60.269|  -60.269|    60.00%|   0:00:01.0| 2267.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.054|   -0.054| -60.578|  -60.578|    60.11%|   0:00:30.0| 2278.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.053|   -0.053| -60.564|  -60.564|    60.11%|   0:00:03.0| 2278.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.053|   -0.053| -60.559|  -60.559|    60.12%|   0:00:03.0| 2278.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.053|   -0.053| -60.557|  -60.557|    60.12%|   0:00:01.0| 2278.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.056|   -0.056| -60.629|  -60.629|    60.16%|   0:00:09.0| 2278.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:01 real=0:04:01 mem=2278.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -0.056|   0.000|  -60.629|    60.16%|   0:00:00.0| 2278.0M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q41_reg_6_/E                           |
|   0.005|   -0.056|   0.000|  -60.629|    60.16%|   0:00:00.0| 2278.0M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q41_reg_6_/E                           |
|   0.013|   -0.056|   0.000|  -60.629|    60.16%|   0:00:00.0| 2278.0M|   WC_VIEW|  default| core_instance_2_mac_array_instance_col_idx_7__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_query_q_reg_21_/E                         |
|   0.021|   -0.056|   0.000|  -60.629|    60.16%|   0:00:00.0| 2278.0M|   WC_VIEW|  default| core_instance_2_sum_2_reg_8_/E                     |
|   0.021|   -0.056|   0.000|  -60.629|    60.16%|   0:00:00.0| 2278.0M|   WC_VIEW|  default| core_instance_2_sum_2_reg_8_/E                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=2278.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:01 real=0:04:02 mem=2278.0M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate | 0.313|  0.000|
|reg2reg   |-0.056|-60.629|
|HEPG      |-0.056|-60.629|
|All Paths |-0.056|-60.629|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.056 TNS Slack -60.629 Density 60.16
*** Starting refinePlace (0:52:19 mem=2278.0M) ***
Total net bbox length = 9.462e+05 (4.260e+05 5.202e+05) (ext = 9.270e+04)
Move report: Timing Driven Placement moves 7268 insts, mean move: 7.09 um, max move: 41.60 um
	Max move on inst (FE_OFC3601_n20900): (687.20, 577.00) --> (663.60, 595.00)
	Runtime: CPU: 0:00:09.6 REAL: 0:00:10.0 MEM: 2279.0MB
Move report: Detail placement moves 4854 insts, mean move: 0.64 um, max move: 6.00 um
	Max move on inst (core_instance_2_norm_instance_fifo_top_instance_fifo_instance_q36_reg_0_): (740.40, 384.40) --> (738.00, 380.80)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2279.0MB
Summary Report:
Instances move: 8520 (out of 60482 movable)
Instances flipped: 4
Mean displacement: 6.18 um
Max displacement: 41.60 um (Instance: FE_OFC3601_n20900) (687.2, 577) -> (663.6, 595)
	Length: 9 sites, height: 1 rows, site name: core, cell type: INVD6
Total net bbox length = 9.492e+05 (4.270e+05 5.221e+05) (ext = 9.270e+04)
Runtime: CPU: 0:00:11.3 REAL: 0:00:12.0 MEM: 2279.0MB
*** Finished refinePlace (0:52:30 mem=2279.0M) ***
Finished re-routing un-routed nets (0:00:00.2 2279.0M)


Density : 0.6016
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.5 real=0:00:14.0 mem=2279.0M) ***
** GigaOpt Optimizer WNS Slack -0.109 TNS Slack -61.508 Density 60.16
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate | 0.313|  0.000|
|reg2reg   |-0.109|-61.508|
|HEPG      |-0.109|-61.508|
|All Paths |-0.109|-61.508|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.109|   -0.109| -61.508|  -61.508|    60.16%|   0:00:00.0| 2279.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.073|   -0.073| -61.163|  -61.163|    60.17%|   0:01:16.0| 2292.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.065|   -0.065| -61.036|  -61.036|    60.18%|   0:00:00.0| 2292.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.065|   -0.065| -60.960|  -60.960|    60.18%|   0:00:05.0| 2292.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.065|   -0.065| -60.959|  -60.959|    60.18%|   0:00:02.0| 2292.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.059|   -0.059| -60.871|  -60.871|    60.19%|   0:00:00.0| 2292.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.056|   -0.056| -60.799|  -60.799|    60.20%|   0:00:07.0| 2281.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.055|   -0.055| -60.786|  -60.786|    60.22%|   0:00:01.0| 2281.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.051|   -0.051| -60.695|  -60.695|    60.22%|   0:00:03.0| 2281.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.048|   -0.048| -60.628|  -60.628|    60.24%|   0:00:20.0| 2250.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.045|   -0.045| -60.541|  -60.541|    60.25%|   0:00:12.0| 2278.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.045|   -0.045| -60.526|  -60.526|    60.25%|   0:00:01.0| 2278.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.044|   -0.044| -60.488|  -60.488|    60.26%|   0:00:07.0| 2278.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.044|   -0.044| -60.187|  -60.187|    60.26%|   0:00:00.0| 2278.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.043|   -0.043| -60.169|  -60.169|    60.27%|   0:00:04.0| 2278.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.041|   -0.041| -60.151|  -60.151|    60.28%|   0:00:04.0| 2278.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.041|   -0.041| -59.214|  -59.214|    60.28%|   0:00:00.0| 2278.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.040|   -0.040| -59.191|  -59.191|    60.29%|   0:00:04.0| 2278.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.040|   -0.040| -57.488|  -57.488|    60.29%|   0:00:01.0| 2278.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.058|   -0.058| -57.822|  -57.822|    60.42%|   0:00:19.0| 2278.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:46 real=0:02:46 mem=2278.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:46 real=0:02:46 mem=2278.3M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate | 0.313|  0.000|
|reg2reg   |-0.058|-57.822|
|HEPG      |-0.058|-57.822|
|All Paths |-0.058|-57.822|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.058 TNS Slack -57.822 Density 60.42
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:55:19.7/0:55:26.2 (1.0), mem = 2278.3M
(I,S,L,T): WC_VIEW: 159.213, 48.9017, 2.19063, 210.306
Reclaim Optimization WNS Slack -0.058  TNS Slack -57.822 Density 60.42
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.42%|        -|  -0.058| -57.822|   0:00:00.0| 2278.3M|
|    60.40%|       49|  -0.058| -57.882|   0:00:05.0| 2278.3M|
|    60.24%|      749|  -0.033| -57.434|   0:00:14.0| 2278.3M|
|    60.24%|       18|  -0.033| -57.433|   0:00:01.0| 2278.3M|
|    60.24%|        1|  -0.033| -57.433|   0:00:00.0| 2278.3M|
|    60.24%|        0|  -0.033| -57.433|   0:00:01.0| 2278.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.033  TNS Slack -57.433 Density 60.24
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 301 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:23.3) (real = 0:00:23.0) **
(I,S,L,T): WC_VIEW: 158.674, 48.4709, 2.17857, 209.324
*** AreaOpt [finish] : cpu/real = 0:00:23.6/0:00:23.6 (1.0), totSession cpu/real = 0:55:43.3/0:55:49.8 (1.0), mem = 2278.3M
End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:23, mem=2221.30M, totSessionCpu=0:55:43).
*** Starting refinePlace (0:55:44 mem=2221.3M) ***
Total net bbox length = 9.499e+05 (4.274e+05 5.224e+05) (ext = 9.270e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2221.3MB
Move report: Detail placement moves 2897 insts, mean move: 0.69 um, max move: 4.40 um
	Max move on inst (U29092): (738.80, 402.40) --> (741.40, 404.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2236.4MB
Summary Report:
Instances move: 2897 (out of 60500 movable)
Instances flipped: 0
Mean displacement: 0.69 um
Max displacement: 4.40 um (Instance: U29092) (738.8, 402.4) -> (741.4, 404.2)
	Length: 12 sites, height: 1 rows, site name: core, cell type: AOI22D2
Total net bbox length = 9.506e+05 (4.278e+05 5.228e+05) (ext = 9.270e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2236.4MB
*** Finished refinePlace (0:55:46 mem=2236.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2236.4M)


Density : 0.6024
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=2236.4M) ***
** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -57.542 Density 60.24
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.005|  0.000|
|reg2cgate | 0.313|  0.000|
|reg2reg   |-0.033|-57.542|
|HEPG      |-0.033|-57.542|
|All Paths |-0.033|-57.542|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.033|   -0.033| -57.542|  -57.542|    60.24%|   0:00:00.0| 2236.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_mem_instance_Q_reg_149_/D     |
|  -0.031|   -0.031| -44.623|  -44.623|    60.25%|   0:00:31.0| 2290.6M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_4_/D                                     |
|  -0.029|   -0.029| -37.667|  -37.667|    60.26%|   0:00:15.0| 2290.6M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q14_reg_5_/D                                     |
|  -0.028|   -0.028| -32.139|  -32.139|    60.26%|   0:00:21.0| 2286.6M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.028|   -0.028| -28.060|  -28.060|    60.26%|   0:00:14.0| 2286.6M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.028|   -0.028| -27.148|  -27.148|    60.26%|   0:00:00.0| 2286.6M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.032|   -0.032| -24.986|  -24.986|    60.29%|   0:00:02.0| 2286.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.032|   -0.032| -24.964|  -24.964|    60.29%|   0:00:04.0| 2286.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.027|   -0.027| -24.875|  -24.875|    60.30%|   0:00:01.0| 2286.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.027|   -0.027| -23.172|  -23.172|    60.30%|   0:00:10.0| 2286.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.027|   -0.027| -22.947|  -22.947|    60.30%|   0:00:00.0| 2286.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.025|   -0.025| -22.930|  -22.930|    60.31%|   0:00:01.0| 2286.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.025|   -0.025| -21.976|  -21.976|    60.31%|   0:00:12.0| 2286.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.025|   -0.025| -21.968|  -21.968|    60.31%|   0:00:00.0| 2286.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.024|   -0.024| -20.000|  -20.000|    60.32%|   0:00:01.0| 2286.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.022|   -0.022| -18.931|  -18.931|    60.34%|   0:00:29.0| 2302.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.022|   -0.022| -16.665|  -16.665|    60.35%|   0:00:07.0| 2302.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.022|   -0.022| -15.546|  -15.546|    60.35%|   0:00:00.0| 2302.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.021|   -0.021| -14.639|  -14.639|    60.36%|   0:00:05.0| 2302.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.021|   -0.021| -14.219|  -14.219|    60.37%|   0:00:02.0| 2302.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.021|   -0.021| -14.215|  -14.215|    60.37%|   0:00:00.0| 2302.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element core_instance_2_ofifo_inst_col_idx_3__fifo_instance_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_5__fifo_instance_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_6__fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_5__fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out1_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_2_ofifo_inst_col_idx_3__fifo_instance_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_5__fifo_instance_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_6__fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_5__fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out1_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_2_ofifo_inst_col_idx_3__fifo_instance_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_5__fifo_instance_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_6__fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_5__fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out1_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_ofifo_inst_col_idx_5__fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_ofifo_inst_col_idx_6__fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_controller_inst_inputs_counter_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_norm_instance_fifo_top_instance_fifo_instance_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_6__fifo_instance_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_norm_instance_fifo_top_instance_fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_7__fifo_instance_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_ofifo_inst_col_idx_7__fifo_instance_rd_ptr_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_out2_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_out1_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_out1_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.009|   -0.010|  -1.533|   -1.543|    60.46%|   0:00:49.0| 2322.0M|   WC_VIEW|  reg2reg| core_instance_2_pmem_instance_memory6_reg_77_/D    |
|  -0.005|   -0.010|  -0.630|   -0.640|    60.47%|   0:00:09.0| 2322.0M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_2_/D                                     |
|  -0.004|   -0.010|  -0.131|   -0.140|    60.48%|   0:00:19.0| 2322.0M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.002|   -0.010|  -0.004|   -0.013|    60.48%|   0:00:04.0| 2322.0M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|   0.001|   -0.010|   0.000|   -0.010|    60.49%|   0:00:09.0| 2302.0M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_10_/D        |
|   0.002|   -0.010|   0.000|   -0.010|    60.50%|   0:00:38.0| 2302.0M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_2_/D                                     |
|   0.004|   -0.010|   0.000|   -0.010|    60.50%|   0:00:05.0| 2302.0M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_4_/D                                     |
|   0.004|   -0.010|   0.000|   -0.010|    60.51%|   0:00:08.0| 2302.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|   0.007|   -0.010|   0.000|   -0.010|    60.54%|   0:00:07.0| 2271.0M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_11_/D                                    |
|   0.008|   -0.010|   0.000|   -0.010|    60.55%|   0:00:07.0| 2271.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|   0.010|   -0.010|   0.000|   -0.010|    60.57%|   0:00:08.0| 2271.0M|   WC_VIEW|  reg2reg| core_instance_2_icg_pmem_instance_en_neg_reg/D     |
|   0.013|   -0.010|   0.000|   -0.010|    60.58%|   0:00:02.0| 2271.0M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|   0.014|   -0.010|   0.000|   -0.010|    60.59%|   0:00:07.0| 2271.0M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|   0.016|   -0.010|   0.000|   -0.010|    60.59%|   0:00:06.0| 2290.1M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_1_/D                                      |
|   0.016|   -0.010|   0.000|   -0.010|    60.59%|   0:00:00.0| 2290.1M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_1_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:33 real=0:05:33 mem=2290.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.010|   -0.010|  -0.010|   -0.010|    60.59%|   0:00:00.0| 2290.1M|   WC_VIEW|  default| core_instance_2_mac_array_instance_col_idx_7__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_query_q_reg_29_/E                         |
|   0.005|    0.005|   0.000|    0.000|    60.59%|   0:00:00.0| 2290.1M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q41_reg_6_/E                           |
|   0.014|    0.014|   0.000|    0.000|    60.59%|   0:00:01.0| 2290.1M|   WC_VIEW|  default| core_instance_2_mac_array_instance_col_idx_1__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_query_q_reg_5_/E                          |
|   0.022|    0.016|   0.000|    0.000|    60.59%|   0:00:00.0| 2290.1M|   WC_VIEW|  default| pmem_out1[88]                                      |
|   0.021|    0.016|   0.000|    0.000|    60.59%|   0:00:00.0| 2290.1M|   WC_VIEW|  default| pmem_out1[88]                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2290.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:34 real=0:05:34 mem=2290.1M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.021|0.000|
|reg2cgate |0.313|0.000|
|reg2reg   |0.016|0.000|
|HEPG      |0.016|0.000|
|All Paths |0.016|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.016 TNS Slack 0.000 Density 60.59
*** Starting refinePlace (1:01:23 mem=2290.1M) ***
Total net bbox length = 9.531e+05 (4.292e+05 5.239e+05) (ext = 9.274e+04)
Move report: Timing Driven Placement moves 7503 insts, mean move: 5.61 um, max move: 51.40 um
	Max move on inst (FE_RC_2281_0): (702.80, 454.60) --> (694.60, 411.40)
	Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 2322.3MB
Move report: Detail placement moves 7418 insts, mean move: 1.17 um, max move: 9.00 um
	Max move on inst (FE_RC_542_0): (424.60, 728.20) --> (433.60, 728.20)
	Runtime: CPU: 0:00:07.0 REAL: 0:00:07.0 MEM: 2322.3MB
Summary Report:
Instances move: 10780 (out of 60743 movable)
Instances flipped: 1572
Mean displacement: 4.39 um
Max displacement: 54.60 um (Instance: FE_RC_2281_0) (702.8, 454.6) -> (691.4, 411.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 9.463e+05 (4.214e+05 5.249e+05) (ext = 9.275e+04)
Runtime: CPU: 0:00:15.2 REAL: 0:00:15.0 MEM: 2322.3MB
*** Finished refinePlace (1:01:38 mem=2322.3M) ***
Finished re-routing un-routed nets (0:00:00.1 2322.3M)


Density : 0.6059
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.9 real=0:00:18.0 mem=2322.3M) ***
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.038 Density 60.59
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.017| 0.000|
|reg2cgate | 0.313| 0.000|
|reg2reg   |-0.017|-0.038|
|HEPG      |-0.017|-0.038|
|All Paths |-0.017|-0.038|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -0.017|  -0.038|   -0.038|    60.59%|   0:00:00.0| 2322.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|   0.004|    0.004|   0.000|    0.000|    60.60%|   0:00:36.0| 2341.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|   0.005|    0.005|   0.000|    0.000|    60.62%|   0:00:29.0| 2341.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|   0.007|    0.007|   0.000|    0.000|    60.62%|   0:00:01.0| 2341.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|   0.008|    0.008|   0.000|    0.000|    60.63%|   0:00:05.0| 2341.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|   0.012|    0.012|   0.000|    0.000|    60.64%|   0:00:04.0| 2337.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|   0.013|    0.013|   0.000|    0.000|    60.64%|   0:00:15.0| 2356.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|   0.017|    0.017|   0.000|    0.000|    60.65%|   0:00:14.0| 2356.5M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q9_reg_4_/D                                      |
|   0.017|    0.017|   0.000|    0.000|    60.65%|   0:00:00.0| 2356.5M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q9_reg_4_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:44 real=0:01:44 mem=2356.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:44 real=0:01:44 mem=2356.5M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.017|0.000|
|reg2cgate |0.313|0.000|
|reg2reg   |0.017|0.000|
|HEPG      |0.017|0.000|
|All Paths |0.017|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 60.65
*** Starting refinePlace (1:03:26 mem=2356.5M) ***
Total net bbox length = 9.466e+05 (4.217e+05 5.250e+05) (ext = 9.275e+04)
Move report: Detail placement moves 1077 insts, mean move: 0.65 um, max move: 4.40 um
	Max move on inst (FE_RC_2761_0): (734.80, 438.40) --> (732.20, 436.60)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2356.5MB
Summary Report:
Instances move: 1077 (out of 60778 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 4.40 um (Instance: FE_RC_2761_0) (734.8, 438.4) -> (732.2, 436.6)
	Length: 24 sites, height: 1 rows, site name: core, cell type: AOI22D4
Total net bbox length = 9.470e+05 (4.219e+05 5.251e+05) (ext = 9.275e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2356.5MB
*** Finished refinePlace (1:03:29 mem=2356.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2356.5M)


Density : 0.6065
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.3 real=0:00:05.0 mem=2356.5M) ***
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 60.65
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.017|0.000|
|reg2cgate |0.313|0.000|
|reg2reg   |0.017|0.000|
|HEPG      |0.017|0.000|
|All Paths |0.017|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 336 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:31:15 real=0:31:13 mem=2356.5M) ***

(I,S,L,T): WC_VIEW: 159.718, 49.3894, 2.20918, 211.317
*** SetupOpt [finish] : cpu/real = 0:31:27.2/0:31:24.7 (1.0), totSession cpu/real = 1:03:32.3/1:03:38.2 (1.0), mem = 2321.4M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.1)
Info: 26 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:03:33.8/1:03:39.7 (1.0), mem = 2229.2M
(I,S,L,T): WC_VIEW: 159.718, 49.3894, 2.20918, 211.317
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.65
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.65%|        -|   0.000|   0.000|   0:00:00.0| 2229.2M|
|    60.65%|      224|  -0.002|  -0.002|   0:00:03.0| 2286.4M|
|    60.52%|      331|  -0.003|  -0.005|   0:00:06.0| 2286.4M|
|    59.78%|     2907|  -0.001|  -0.014|   0:00:27.0| 2286.4M|
|    59.66%|      553|  -0.001|  -0.016|   0:00:08.0| 2286.4M|
|    59.64%|       62|  -0.001|  -0.016|   0:00:02.0| 2286.4M|
|    59.64%|        5|  -0.001|  -0.016|   0:00:01.0| 2286.4M|
|    59.64%|        2|  -0.001|  -0.016|   0:00:00.0| 2286.4M|
|    59.64%|       21|  -0.001|  -0.016|   0:00:01.0| 2286.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.016 Density 59.64
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 91 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:50.9) (real = 0:00:51.0) **
*** Starting refinePlace (1:04:25 mem=2302.4M) ***
Total net bbox length = 9.478e+05 (4.230e+05 5.247e+05) (ext = 9.275e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2302.4MB
Summary Report:
Instances move: 0 (out of 60441 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.478e+05 (4.230e+05 5.247e+05) (ext = 9.275e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2302.4MB
*** Finished refinePlace (1:04:27 mem=2302.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2302.4M)


Density : 0.5964
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2302.4M) ***
(I,S,L,T): WC_VIEW: 157.073, 47.7202, 2.13405, 206.927
*** AreaOpt [finish] : cpu/real = 0:00:54.9/0:00:54.8 (1.0), totSession cpu/real = 1:04:28.6/1:04:34.5 (1.0), mem = 2302.4M
End: Area Reclaim Optimization (cpu=0:00:55, real=0:00:55, mem=2204.34M, totSessionCpu=1:04:29).
Begin: GigaOpt postEco DRV Optimization
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:04:30.4/1:04:36.3 (1.0), mem = 2207.1M
(I,S,L,T): WC_VIEW: 157.073, 47.7202, 2.13405, 206.927
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    69|    -0.64|     3|     3|    -0.07|     0|     0|     0|     0|    -0.00|    -0.04|       0|       0|       0|  59.64|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.02|       0|       0|       3|  59.64| 0:00:00.0|  2283.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.02|       0|       0|       0|  59.64| 0:00:00.0|  2283.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 91 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2283.4M) ***

*** Starting refinePlace (1:04:38 mem=2299.4M) ***
Total net bbox length = 9.478e+05 (4.230e+05 5.247e+05) (ext = 9.275e+04)
Move report: Detail placement moves 2 insts, mean move: 1.80 um, max move: 2.00 um
	Max move on inst (U33342): (695.00, 535.60) --> (695.20, 537.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2299.4MB
Summary Report:
Instances move: 2 (out of 60441 movable)
Instances flipped: 0
Mean displacement: 1.80 um
Max displacement: 2.00 um (Instance: U33342) (695, 535.6) -> (695.2, 537.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D1
Total net bbox length = 9.478e+05 (4.230e+05 5.247e+05) (ext = 9.275e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2299.4MB
*** Finished refinePlace (1:04:40 mem=2299.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2299.4M)


Density : 0.5964
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.5 real=0:00:03.0 mem=2299.4M) ***
(I,S,L,T): WC_VIEW: 156.919, 47.721, 2.13411, 206.774
*** DrvOpt [finish] : cpu/real = 0:00:11.0/0:00:11.0 (1.0), totSession cpu/real = 1:04:41.4/1:04:47.3 (1.0), mem = 2264.3M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.003 -> -0.001 (bump = -0.002)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.041 -> -0.016
Begin: GigaOpt TNS non-legal recovery
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:04:43.4/1:04:49.3 (1.0), mem = 2264.3M
(I,S,L,T): WC_VIEW: 156.919, 47.721, 2.13411, 206.774
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.016 Density 59.64
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.006| 0.000|
|reg2cgate | 0.313| 0.000|
|reg2reg   |-0.001|-0.016|
|HEPG      |-0.001|-0.016|
|All Paths |-0.001|-0.016|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.001|   -0.001|  -0.016|   -0.016|    59.64%|   0:00:00.0| 2299.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_4_/D                                     |
|   0.000|    0.000|   0.000|    0.000|    59.64%|   0:00:04.0| 2318.5M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=2318.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.2 real=0:00:04.0 mem=2318.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2cgate |0.313|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.64
*** Starting refinePlace (1:04:58 mem=2318.5M) ***
Total net bbox length = 9.478e+05 (4.230e+05 5.247e+05) (ext = 9.275e+04)
Move report: Detail placement moves 16 insts, mean move: 1.49 um, max move: 2.60 um
	Max move on inst (FE_RC_2800_0): (702.40, 600.40) --> (703.20, 598.60)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2318.5MB
Summary Report:
Instances move: 16 (out of 60442 movable)
Instances flipped: 0
Mean displacement: 1.49 um
Max displacement: 2.60 um (Instance: FE_RC_2800_0) (702.4, 600.4) -> (703.2, 598.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
Total net bbox length = 9.478e+05 (4.230e+05 5.247e+05) (ext = 9.275e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2318.5MB
*** Finished refinePlace (1:05:01 mem=2318.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2318.5M)


Density : 0.5964
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.0 real=0:00:04.0 mem=2318.5M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.64
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2cgate |0.313|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 91 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:09.7 real=0:00:10.0 mem=2318.5M) ***

(I,S,L,T): WC_VIEW: 156.921, 47.72, 2.13422, 206.775
*** SetupOpt [finish] : cpu/real = 0:00:19.5/0:00:19.5 (1.0), totSession cpu/real = 1:05:02.9/1:05:08.8 (1.0), mem = 2283.4M
End: GigaOpt TNS non-legal recovery
**optDesign ... cpu = 0:55:13, real = 0:55:09, mem = 1821.4M, totSessionCpu=1:05:06 **
**optDesign ... cpu = 0:55:13, real = 0:55:09, mem = 1819.4M, totSessionCpu=1:05:06 **
** Profile ** Start :  cpu=0:00:00.0, mem=2204.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2204.4M
** Profile ** Overall slacks :  cpu=0:00:01.2, mem=2214.4M
** Profile ** DRVs :  cpu=0:00:01.7, mem=2214.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.313  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.637%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2214.4M
Info: 26 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1822.07MB/3357.30MB/1968.56MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1822.32MB/3357.30MB/1968.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1822.32MB/3357.30MB/1968.56MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 12:44:11 (2023-Mar-18 19:44:11 GMT)
2023-Mar-18 12:44:11 (2023-Mar-18 19:44:11 GMT): 10%
2023-Mar-18 12:44:11 (2023-Mar-18 19:44:11 GMT): 20%
2023-Mar-18 12:44:12 (2023-Mar-18 19:44:12 GMT): 30%
2023-Mar-18 12:44:12 (2023-Mar-18 19:44:12 GMT): 40%
2023-Mar-18 12:44:12 (2023-Mar-18 19:44:12 GMT): 50%
2023-Mar-18 12:44:12 (2023-Mar-18 19:44:12 GMT): 60%
2023-Mar-18 12:44:12 (2023-Mar-18 19:44:12 GMT): 70%
2023-Mar-18 12:44:12 (2023-Mar-18 19:44:12 GMT): 80%
2023-Mar-18 12:44:12 (2023-Mar-18 19:44:12 GMT): 90%

Finished Levelizing
2023-Mar-18 12:44:12 (2023-Mar-18 19:44:12 GMT)

Starting Activity Propagation
2023-Mar-18 12:44:12 (2023-Mar-18 19:44:12 GMT)
2023-Mar-18 12:44:13 (2023-Mar-18 19:44:13 GMT): 10%
2023-Mar-18 12:44:13 (2023-Mar-18 19:44:13 GMT): 20%

Finished Activity Propagation
2023-Mar-18 12:44:14 (2023-Mar-18 19:44:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1824.56MB/3357.30MB/1968.56MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 12:44:15 (2023-Mar-18 19:44:15 GMT)
 ... Calculating switching power
2023-Mar-18 12:44:15 (2023-Mar-18 19:44:15 GMT): 10%
2023-Mar-18 12:44:15 (2023-Mar-18 19:44:15 GMT): 20%
2023-Mar-18 12:44:15 (2023-Mar-18 19:44:15 GMT): 30%
2023-Mar-18 12:44:15 (2023-Mar-18 19:44:15 GMT): 40%
2023-Mar-18 12:44:16 (2023-Mar-18 19:44:16 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 12:44:16 (2023-Mar-18 19:44:16 GMT): 60%
2023-Mar-18 12:44:17 (2023-Mar-18 19:44:17 GMT): 70%
2023-Mar-18 12:44:18 (2023-Mar-18 19:44:18 GMT): 80%
2023-Mar-18 12:44:19 (2023-Mar-18 19:44:19 GMT): 90%

Finished Calculating power
2023-Mar-18 12:44:20 (2023-Mar-18 19:44:20 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1824.56MB/3357.30MB/1968.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1824.56MB/3357.30MB/1968.56MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=1824.56MB/3357.30MB/1968.56MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1824.56MB/3357.30MB/1968.56MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 12:44:20 (2023-Mar-18 19:44:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      155.09358546 	   75.8188%
Total Switching Power:      47.25593648 	   23.1015%
Total Leakage Power:         2.20867304 	    1.0797%
Total Power:               204.55819452
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         123.8       5.972       1.217         131       64.03
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   7.123e-07
Combinational                      31.27       41.28      0.9917       73.54       35.95
Clock (Combinational)            0.03035           0   0.0001938     0.03054     0.01493
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              155.1       47.26       2.209       204.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      155.1       47.26       2.209       204.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                             0.01518           0   9.691e-05     0.01528    0.007469
clk1                             0.01517           0   9.691e-05     0.01527    0.007463
-----------------------------------------------------------------------------------------
Total                            0.03035           0   0.0001938     0.03054     0.01493
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:         FE_OFC3358_n26934 (BUFFD16):           0.1123
*              Highest Leakage Power:               FE_RC_874_0 (ND3D8):        0.0002678
*                Total Cap:      3.88077e-10 F
*                Total instances in design: 60442
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1839.77MB/3364.30MB/1968.56MB)


Phase 1 finished in (cpu = 0:00:27.1) (real = 0:00:27.0) **
Finished Timing Update in (cpu = 0:00:32.5) (real = 0:00:32.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:07:00 mem=2345.0M) ***
Total net bbox length = 9.481e+05 (4.234e+05 5.247e+05) (ext = 9.275e+04)
Move report: Detail placement moves 318 insts, mean move: 1.69 um, max move: 11.20 um
	Max move on inst (FE_OCPC5535_n16096): (726.60, 463.60) --> (722.60, 456.40)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2345.0MB
Summary Report:
Instances move: 318 (out of 60442 movable)
Instances flipped: 0
Mean displacement: 1.69 um
Max displacement: 11.20 um (Instance: FE_OCPC5535_n16096) (726.6, 463.6) -> (722.6, 456.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 9.485e+05 (4.236e+05 5.249e+05) (ext = 9.275e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2345.0MB
*** Finished refinePlace (1:07:02 mem=2345.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2345.0M)


Density : 0.5960
Max route overflow : 0.0000

Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
*** Starting refinePlace (1:07:19 mem=2364.1M) ***
Total net bbox length = 9.485e+05 (4.236e+05 5.249e+05) (ext = 9.275e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2364.1MB
Summary Report:
Instances move: 0 (out of 60442 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.485e+05 (4.236e+05 5.249e+05) (ext = 9.275e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2364.1MB
*** Finished refinePlace (1:07:20 mem=2364.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2364.1M)


Density : 0.5960
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:07:21.5/1:07:27.2 (1.0), mem = 2364.1M
(I,S,L,T): WC_VIEW: 155.829, 46.7697, 2.12696, 204.725
Reclaim Optimization WNS Slack -0.001  TNS Slack -0.001 Density 59.60
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.60%|        -|  -0.001|  -0.001|   0:00:00.0| 2364.1M|
|    59.60%|        0|  -0.001|  -0.001|   0:00:01.0| 2364.1M|
|    59.60%|      294|  -0.005|  -0.034|   0:00:11.0| 2364.1M|
|    59.59%|      112|  -0.005|  -0.034|   0:00:12.0| 2364.1M|
|    59.59%|        8|  -0.005|  -0.034|   0:00:01.0| 2364.1M|
|    59.58%|        3|  -0.005|  -0.034|   0:00:01.0| 2364.1M|
|    59.58%|      253|  -0.005|  -0.032|   0:00:13.0| 2364.1M|
|    59.58%|      138|  -0.004|  -0.029|   0:00:12.0| 2383.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.004  TNS Slack -0.029 Density 59.58
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 91 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:55.2) (real = 0:00:55.0) **
(I,S,L,T): WC_VIEW: 155.68, 46.6344, 2.12391, 204.438
*** PowerOpt [finish] : cpu/real = 0:00:55.6/0:00:55.5 (1.0), totSession cpu/real = 1:08:17.1/1:08:22.7 (1.0), mem = 2383.2M
*** Starting refinePlace (1:08:18 mem=2383.2M) ***
Total net bbox length = 9.485e+05 (4.238e+05 5.246e+05) (ext = 9.275e+04)
Move report: Detail placement moves 46 insts, mean move: 1.14 um, max move: 3.60 um
	Max move on inst (FE_RC_2934_0): (498.20, 494.20) --> (498.20, 497.80)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2383.2MB
Summary Report:
Instances move: 46 (out of 60310 movable)
Instances flipped: 0
Mean displacement: 1.14 um
Max displacement: 3.60 um (Instance: FE_RC_2934_0) (498.2, 494.2) -> (498.2, 497.8)
	Length: 8 sites, height: 1 rows, site name: core, cell type: INR2XD1
Total net bbox length = 9.485e+05 (4.238e+05 5.247e+05) (ext = 9.275e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2383.2MB
*** Finished refinePlace (1:08:19 mem=2383.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2383.2M)


Density : 0.5958
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2383.2M) ***
Checking setup slack degradation ...
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:08:23.8/1:08:29.4 (1.0), mem = 2383.2M
(I,S,L,T): WC_VIEW: 155.68, 46.6344, 2.12391, 204.438
Info: 26 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -0.004|  -0.029|   -0.029|    59.58%|   0:00:00.0| 2392.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=2416.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2416.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 91 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 155.68, 46.6344, 2.12391, 204.438
*** SetupOpt [finish] : cpu/real = 0:00:11.7/0:00:11.7 (1.0), totSession cpu/real = 1:08:35.5/1:08:41.1 (1.0), mem = 2406.5M
Executing incremental physical updates
*** Starting refinePlace (1:08:36 mem=2406.5M) ***
Total net bbox length = 9.485e+05 (4.238e+05 5.247e+05) (ext = 9.275e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2406.5MB
Summary Report:
Instances move: 0 (out of 60310 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.485e+05 (4.238e+05 5.247e+05) (ext = 9.275e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2406.5MB
*** Finished refinePlace (1:08:38 mem=2406.5M) ***
Finished re-routing un-routed nets (0:00:00.1 2406.5M)


Density : 0.5958
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=2406.5M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1915.18MB/3549.58MB/1968.56MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1915.18MB/3549.58MB/1968.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1915.18MB/3549.58MB/1968.56MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 12:47:40 (2023-Mar-18 19:47:40 GMT)
2023-Mar-18 12:47:41 (2023-Mar-18 19:47:41 GMT): 10%
2023-Mar-18 12:47:41 (2023-Mar-18 19:47:41 GMT): 20%
2023-Mar-18 12:47:41 (2023-Mar-18 19:47:41 GMT): 30%
2023-Mar-18 12:47:41 (2023-Mar-18 19:47:41 GMT): 40%
2023-Mar-18 12:47:41 (2023-Mar-18 19:47:41 GMT): 50%
2023-Mar-18 12:47:41 (2023-Mar-18 19:47:41 GMT): 60%
2023-Mar-18 12:47:41 (2023-Mar-18 19:47:41 GMT): 70%
2023-Mar-18 12:47:41 (2023-Mar-18 19:47:41 GMT): 80%
2023-Mar-18 12:47:41 (2023-Mar-18 19:47:41 GMT): 90%

Finished Levelizing
2023-Mar-18 12:47:41 (2023-Mar-18 19:47:41 GMT)

Starting Activity Propagation
2023-Mar-18 12:47:41 (2023-Mar-18 19:47:41 GMT)
2023-Mar-18 12:47:42 (2023-Mar-18 19:47:42 GMT): 10%
2023-Mar-18 12:47:42 (2023-Mar-18 19:47:42 GMT): 20%

Finished Activity Propagation
2023-Mar-18 12:47:43 (2023-Mar-18 19:47:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1915.32MB/3549.58MB/1968.56MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 12:47:43 (2023-Mar-18 19:47:43 GMT)
 ... Calculating switching power
2023-Mar-18 12:47:44 (2023-Mar-18 19:47:44 GMT): 10%
2023-Mar-18 12:47:44 (2023-Mar-18 19:47:44 GMT): 20%
2023-Mar-18 12:47:44 (2023-Mar-18 19:47:44 GMT): 30%
2023-Mar-18 12:47:44 (2023-Mar-18 19:47:44 GMT): 40%
2023-Mar-18 12:47:44 (2023-Mar-18 19:47:44 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 12:47:45 (2023-Mar-18 19:47:45 GMT): 60%
2023-Mar-18 12:47:46 (2023-Mar-18 19:47:46 GMT): 70%
2023-Mar-18 12:47:47 (2023-Mar-18 19:47:47 GMT): 80%
2023-Mar-18 12:47:48 (2023-Mar-18 19:47:48 GMT): 90%

Finished Calculating power
2023-Mar-18 12:47:49 (2023-Mar-18 19:47:49 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1915.32MB/3549.58MB/1968.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1915.32MB/3549.58MB/1968.56MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=1915.32MB/3549.58MB/1968.56MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1915.32MB/3549.58MB/1968.56MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 12:47:49 (2023-Mar-18 19:47:49 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      154.32400473 	   75.9658%
Total Switching Power:      46.62736721 	   22.9523%
Total Leakage Power:         2.19795694 	    1.0819%
Total Power:               203.14932840
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         123.8       5.987       1.216         131       64.47
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   7.172e-07
Combinational                      30.52       40.64      0.9814       72.14       35.51
Clock (Combinational)            0.03035           0   0.0001938     0.03054     0.01504
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              154.3       46.63       2.198       203.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      154.3       46.63       2.198       203.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                             0.01518           0   9.691e-05     0.01528     0.00752
clk1                             0.01517           0   9.691e-05     0.01527    0.007515
-----------------------------------------------------------------------------------------
Total                            0.03035           0   0.0001938     0.03054     0.01504
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:         FE_OFC3358_n26934 (BUFFD16):          0.09783
*              Highest Leakage Power:               FE_RC_874_0 (ND3D8):        0.0002678
*                Total Cap:      3.86987e-10 F
*                Total instances in design: 60310
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1916.87MB/3549.58MB/1968.56MB)

** Power Reclaim End WNS Slack -0.004  TNS Slack -0.029 
End: Power Optimization (cpu=0:03:28, real=0:03:28, mem=2204.16M, totSessionCpu=1:08:51).
**optDesign ... cpu = 0:58:59, real = 0:58:54, mem = 1816.0M, totSessionCpu=1:08:51 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=60310 and nets=62256 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2187.375M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:156   (Analysis view: WC_VIEW)
 Advancing count:156, Max:-42.0(ps) Min:-12.2(ps) Total:-4876.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2223.77 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2223.77 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61984  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61984 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 91 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.009000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 61893 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.200082e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       152( 0.09%)        15( 0.01%)   ( 0.09%) 
[NR-eGR]      M3  (3)         8( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              171( 0.01%)        16( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.79 sec, Real: 1.76 sec, Curr Mem: 2244.78 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2234.78)
Total number of fetched objects 62029
End delay calculation. (MEM=2284.45 CPU=0:00:08.8 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2284.45 CPU=0:00:11.5 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=1:09:13 mem=2284.5M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1901.96MB/3427.52MB/1968.56MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1901.96MB/3427.52MB/1968.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1901.96MB/3427.52MB/1968.56MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 12:48:14 (2023-Mar-18 19:48:14 GMT)
2023-Mar-18 12:48:14 (2023-Mar-18 19:48:14 GMT): 10%
2023-Mar-18 12:48:14 (2023-Mar-18 19:48:14 GMT): 20%
2023-Mar-18 12:48:14 (2023-Mar-18 19:48:14 GMT): 30%
2023-Mar-18 12:48:14 (2023-Mar-18 19:48:14 GMT): 40%
2023-Mar-18 12:48:15 (2023-Mar-18 19:48:15 GMT): 50%
2023-Mar-18 12:48:15 (2023-Mar-18 19:48:15 GMT): 60%
2023-Mar-18 12:48:15 (2023-Mar-18 19:48:15 GMT): 70%
2023-Mar-18 12:48:15 (2023-Mar-18 19:48:15 GMT): 80%
2023-Mar-18 12:48:15 (2023-Mar-18 19:48:15 GMT): 90%

Finished Levelizing
2023-Mar-18 12:48:15 (2023-Mar-18 19:48:15 GMT)

Starting Activity Propagation
2023-Mar-18 12:48:15 (2023-Mar-18 19:48:15 GMT)
2023-Mar-18 12:48:16 (2023-Mar-18 19:48:16 GMT): 10%
2023-Mar-18 12:48:16 (2023-Mar-18 19:48:16 GMT): 20%

Finished Activity Propagation
2023-Mar-18 12:48:17 (2023-Mar-18 19:48:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1904.90MB/3427.52MB/1968.56MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 12:48:17 (2023-Mar-18 19:48:17 GMT)
 ... Calculating switching power
2023-Mar-18 12:48:18 (2023-Mar-18 19:48:18 GMT): 10%
2023-Mar-18 12:48:18 (2023-Mar-18 19:48:18 GMT): 20%
2023-Mar-18 12:48:18 (2023-Mar-18 19:48:18 GMT): 30%
2023-Mar-18 12:48:18 (2023-Mar-18 19:48:18 GMT): 40%
2023-Mar-18 12:48:18 (2023-Mar-18 19:48:18 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 12:48:19 (2023-Mar-18 19:48:19 GMT): 60%
2023-Mar-18 12:48:20 (2023-Mar-18 19:48:20 GMT): 70%
2023-Mar-18 12:48:21 (2023-Mar-18 19:48:21 GMT): 80%
2023-Mar-18 12:48:22 (2023-Mar-18 19:48:22 GMT): 90%

Finished Calculating power
2023-Mar-18 12:48:23 (2023-Mar-18 19:48:23 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1904.90MB/3427.52MB/1968.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1904.90MB/3427.52MB/1968.56MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=1904.90MB/3427.52MB/1968.56MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1904.90MB/3427.52MB/1968.56MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 12:48:23 (2023-Mar-18 19:48:23 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      154.32392150 	   75.9658%
Total Switching Power:      46.62736721 	   22.9523%
Total Leakage Power:         2.19795694 	    1.0819%
Total Power:               203.14924519
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         123.8       5.987       1.216         131       64.47
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   7.172e-07
Combinational                      30.52       40.64      0.9814       72.14       35.51
Clock (Combinational)            0.03035           0   0.0001938     0.03054     0.01504
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              154.3       46.63       2.198       203.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      154.3       46.63       2.198       203.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                             0.01518           0   9.691e-05     0.01528     0.00752
clk1                             0.01517           0   9.691e-05     0.01527    0.007515
-----------------------------------------------------------------------------------------
Total                            0.03035           0   0.0001938     0.03054     0.01504
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1906.98MB/3427.52MB/1968.56MB)


Output file is ./timingReports/fullchip_preCTS.power.
**optDesign ... cpu = 0:59:32, real = 0:59:27, mem = 1821.5M, totSessionCpu=1:09:25 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:59:32, real = 0:59:27, mem = 1812.0M, totSessionCpu=1:09:25 **
** Profile ** Start :  cpu=0:00:00.0, mem=2197.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=2197.5M
** Profile ** Overall slacks :  cpu=0:00:01.2, mem=2207.5M
** Profile ** Total reports :  cpu=0:00:00.6, mem=2199.5M
** Profile ** DRVs :  cpu=0:00:03.1, mem=2197.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.313  |  0.001  |
|           TNS (ns):| -0.175  | -0.175  |  0.000  |  0.000  |
|    Violating Paths:|   58    |   58    |    0    |    0    |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.576%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2197.5M
**optDesign ... cpu = 0:59:37, real = 0:59:33, mem = 1799.0M, totSessionCpu=1:09:30 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.2668' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 1:08:44, real = 1:08:40, mem = 2126.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          20  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 26 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/18 12:48:31, mem=1721.0M)
% Begin Save ccopt configuration ... (date=03/18 12:48:31, mem=1721.0M)
% End Save ccopt configuration ... (date=03/18 12:48:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.2M, current mem=1721.2M)
% Begin Save netlist data ... (date=03/18 12:48:31, mem=1721.2M)
Writing Binary DB to placement.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/18 12:48:32, total cpu=0:00:00.2, real=0:00:01.0, peak res=1721.2M, current mem=1721.2M)
Saving congestion map file placement.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/18 12:48:32, mem=1722.3M)
Saving AAE Data ...
% End Save AAE data ... (date=03/18 12:48:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1722.3M, current mem=1722.3M)
Saving scheduling_file.cts.2668 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/18 12:48:33, mem=1722.5M)
% End Save clock tree data ... (date=03/18 12:48:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1722.5M, current mem=1722.5M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/18 12:48:33, mem=1722.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/18 12:48:34, total cpu=0:00:00.2, real=0:00:01.0, peak res=1722.7M, current mem=1722.7M)
Saving PG file placement.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2126.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/18 12:48:34, mem=1722.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/18 12:48:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1722.7M, current mem=1722.7M)
% Begin Save routing data ... (date=03/18 12:48:34, mem=1722.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2126.4M) ***
% End Save routing data ... (date=03/18 12:48:35, total cpu=0:00:00.6, real=0:00:01.0, peak res=1723.2M, current mem=1723.2M)
Saving property file placement.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2129.4M) ***
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/18 12:48:35, mem=1723.3M)
% End Save power constraints data ... (date=03/18 12:48:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1723.3M, current mem=1723.3M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/18 12:48:38, total cpu=0:00:04.0, real=0:00:07.0, peak res=1723.3M, current mem=1720.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./fullchip.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/18 12:48:42, mem=1681.1M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 10284 sinks and 0 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 10284 sinks and 0 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 10284 sinks and 1 sources.
The skew group clk2/CON was created. It contains 10284 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2145.2M, init mem=2151.2M)
*info: Placed = 60310         
*info: Unplaced = 0           
Placement Density:59.58%(299947/503471)
Placement Density (including fixed std cells):59.58%(299947/503471)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2145.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 503470.800um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          24          library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       10284
  Delay constrained sinks:     10284
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       10284
  Delay constrained sinks:     10284
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 10284 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.5)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.0 real=0:00:03.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.0 real=0:00:03.0)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-18 12:48:54 (2023-Mar-18 19:48:54 GMT)
2023-Mar-18 12:48:55 (2023-Mar-18 19:48:55 GMT): 10%
2023-Mar-18 12:48:55 (2023-Mar-18 19:48:55 GMT): 20%

Finished Activity Propagation
2023-Mar-18 12:48:56 (2023-Mar-18 19:48:56 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 156 advancing pin insertion delay (0.758% of 20568 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 20568 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2232.74 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2232.74 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61984  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61984 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 91 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.009000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 61893 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.200082e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       152( 0.09%)        15( 0.01%)   ( 0.09%) 
[NR-eGR]      M3  (3)         8( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              171( 0.01%)        16( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 224270
[NR-eGR]     M2  (2V) length: 5.167487e+05um, number of vias: 344978
[NR-eGR]     M3  (3H) length: 5.213631e+05um, number of vias: 11869
[NR-eGR]     M4  (4V) length: 1.417261e+05um, number of vias: 2550
[NR-eGR]     M5  (5H) length: 3.887390e+04um, number of vias: 1294
[NR-eGR]     M6  (6V) length: 1.136340e+04um, number of vias: 744
[NR-eGR]     M7  (7H) length: 4.357400e+03um, number of vias: 950
[NR-eGR]     M8  (8V) length: 7.175000e+03um, number of vias: 0
[NR-eGR] Total length: 1.241608e+06um, number of vias: 586655
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.518880e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.34 sec, Real: 3.33 sec, Curr Mem: 2182.74 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.5 real=0:00:03.5)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 503470.800um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          24          library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       10284
  Delay constrained sinks:     10284
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       10284
  Delay constrained sinks:     10284
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 10284 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.3)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:08.5 real=0:00:08.5)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=24, total=24
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=51.840um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5818.700um, total=5818.700um
    Clock DAG library cell distribution before merging {count}:
     Logics: CKAN2D0: 24 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                             24
    Globally unique logic expressions              24
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  24
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=24, total=24
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=51.840um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5818.700um, total=5818.700um
    Clock DAG library cell distribution before clustering {count}:
     Logics: CKAN2D1: 24 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=274, i=0, icg=0, nicg=0, l=24, total=298
      cell areas       : b=2712.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2764.800um^2
      hp wire lengths  : top=0.000um, trunk=8093.800um, leaf=23231.800um, total=31325.600um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 253 CKBD12: 20 CKBD6: 1 
     Logics: CKAN2D1: 24 
    Bottom-up phase done. (took cpu=0:00:10.7 real=0:00:10.7)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (1:10:15 mem=2257.0M) ***
Total net bbox length = 9.745e+05 (4.365e+05 5.380e+05) (ext = 9.342e+04)
Move report: Detail placement moves 2372 insts, mean move: 1.33 um, max move: 7.20 um
	Max move on inst (CTS_ccl_a_buf_00114): (597.60, 139.60) --> (597.60, 132.40)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2257.0MB
Summary Report:
Instances move: 2372 (out of 60584 movable)
Instances flipped: 0
Mean displacement: 1.33 um
Max displacement: 7.20 um (Instance: CTS_ccl_a_buf_00114) (597.6, 139.6) -> (597.6, 132.4)
	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
Total net bbox length = 9.758e+05 (4.372e+05 5.386e+05) (ext = 9.342e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2257.0MB
*** Finished refinePlace (1:10:18 mem=2257.0M) ***
    Moved 1224, flipped 358 and cell swapped 0 of 20866 clock instance(s) during refinement.
    The largest move was 7.2 microns for CTS_ccl_a_buf_00114.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.8 real=0:00:03.8)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.4,1.08)              2
    [1.08,1.76)             1
    [1.76,2.44)             3
    [2.44,3.12)             0
    [3.12,3.8)             56
    [3.8,4.48)              0
    [4.48,5.16)             0
    [5.16,5.84)             0
    [5.84,6.52)             0
    [6.52,7.2)              1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         7.2         (597.600,139.600)    (597.600,132.400)    CTS_ccl_a_buf_00114 (a lib_cell CKBD16) at (597.600,132.400), in power domain auto-default
         3.6         (274.800,497.800)    (274.800,501.400)    CTS_ccl_a_buf_00875 (a lib_cell CKBD16) at (274.800,501.400), in power domain auto-default
         3.6         (507.400,548.200)    (507.400,544.600)    CTS_ccl_a_buf_00871 (a lib_cell CKBD16) at (507.400,544.600), in power domain auto-default
         3.6         (196.200,499.600)    (196.200,496.000)    cell U52279 (a lib_cell CKAN2D1) at (196.200,496.000), in power domain auto-default
         3.6         (234.600,330.400)    (234.600,326.800)    CTS_ccl_a_buf_00676 (a lib_cell CKBD16) at (234.600,326.800), in power domain auto-default
         3.6         (224.600,170.200)    (224.600,166.600)    CTS_ccl_a_buf_00573 (a lib_cell CKBD16) at (224.600,166.600), in power domain auto-default
         3.6         (224.600,170.200)    (224.600,173.800)    cell U52449 (a lib_cell CKAN2D1) at (224.600,173.800), in power domain auto-default
         3.6         (484.400,566.200)    (484.400,562.600)    CTS_ccl_a_buf_00457 (a lib_cell CKBD16) at (484.400,562.600), in power domain auto-default
         3.6         (196.200,359.200)    (196.200,355.600)    CTS_ccl_buf_00884 (a lib_cell CKBD16) at (196.200,355.600), in power domain auto-default
         3.6         (484.400,359.200)    (484.400,355.600)    CTS_ccl_buf_00459 (a lib_cell CKBD16) at (484.400,355.600), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:05.5 real=0:00:05.5)
    Clock DAG stats after 'Clustering':
      cell counts      : b=274, i=0, icg=0, nicg=0, l=24, total=298
      cell areas       : b=2712.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2764.800um^2
      cell capacitance : b=1.482pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.499pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.802pF, leaf=13.355pF, total=15.156pF
      wire lengths     : top=0.000um, trunk=11672.096um, leaf=77886.658um, total=89558.754um
      hp wire lengths  : top=0.000um, trunk=8310.600um, leaf=23270.600um, total=31581.200um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=76 avg=0.053ns sd=0.022ns min=0.008ns max=0.087ns {37 <= 0.063ns, 35 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=224 avg=0.090ns sd=0.007ns min=0.073ns max=0.105ns {0 <= 0.063ns, 47 <= 0.084ns, 124 <= 0.094ns, 39 <= 0.100ns, 13 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 253 CKBD12: 20 CKBD6: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.274, max=0.397, avg=0.355, sd=0.034], skew [0.123 vs 0.057*], 70.9% {0.341, 0.397} (wid=0.049 ws=0.042) (gid=0.379 gs=0.116)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.274, max=0.397, avg=0.355, sd=0.034], skew [0.123 vs 0.057*], 70.9% {0.341, 0.397} (wid=0.049 ws=0.042) (gid=0.379 gs=0.116)
      skew_group clk2/CON: insertion delay [min=0.331, max=0.459, avg=0.407, sd=0.042], skew [0.129 vs 0.057*], 58.3% {0.403, 0.459} (wid=0.051 ws=0.029) (gid=0.423 gs=0.116)
    Legalizer API calls during this step: 4410 succeeded with high effort: 4410 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:17.0 real=0:00:17.0)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       300 (unrouted=300, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62230 (unrouted=296, trialRouted=61934, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=252, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 300 nets for routing of which 300 have one or more fixed wires.
(ccopt eGR): Start to route 300 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2250.91 MB )
[NR-eGR] Read 71868 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2250.91 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 71868
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=62258  numIgnoredNets=61958
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 300 clock nets ( 300 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 300 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 300 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 8.696520e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 215 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 215 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.566216e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 159 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 159 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.089926e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 58 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 58 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.463804e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        32( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               32( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 224770
[NR-eGR]     M2  (2V) length: 4.960367e+05um, number of vias: 331847
[NR-eGR]     M3  (3H) length: 5.222661e+05um, number of vias: 22250
[NR-eGR]     M4  (4V) length: 1.674097e+05um, number of vias: 4139
[NR-eGR]     M5  (5H) length: 4.383010e+04um, number of vias: 2202
[NR-eGR]     M6  (6V) length: 1.332620e+04um, number of vias: 744
[NR-eGR]     M7  (7H) length: 4.357400e+03um, number of vias: 950
[NR-eGR]     M8  (8V) length: 7.175000e+03um, number of vias: 0
[NR-eGR] Total length: 1.254401e+06um, number of vias: 586902
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.811660e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 21164
[NR-eGR]     M2  (2V) length: 1.989100e+04um, number of vias: 25734
[NR-eGR]     M3  (3H) length: 3.554320e+04um, number of vias: 10638
[NR-eGR]     M4  (4V) length: 2.576340e+04um, number of vias: 1589
[NR-eGR]     M5  (5H) length: 4.956200e+03um, number of vias: 908
[NR-eGR]     M6  (6V) length: 1.962800e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.811660e+04um, number of vias: 60033
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.811660e+04um, number of vias: 60033
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.13 sec, Real: 2.12 sec, Curr Mem: 2198.91 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/.rgffTyxUv
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.4 real=0:00:02.4)
    Routing using eGR only done.
Net route status summary:
  Clock:       300 (unrouted=0, trialRouted=0, noStatus=0, routed=300, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62230 (unrouted=296, trialRouted=61934, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=252, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2229.37 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2229.37 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 300  Num Prerouted Wires = 60695
[NR-eGR] Read numTotalNets=62258  numIgnoredNets=300
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 61958 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 91 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.996400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 61867 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.134284e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       203( 0.11%)        17( 0.01%)         1( 0.00%)   ( 0.12%) 
[NR-eGR]      M3  (3)         9( 0.00%)         3( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       106( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M5  (5)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              325( 0.03%)        20( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.87 seconds, mem = 2250.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 224818
[NR-eGR]     M2  (2V) length: 4.709312e+05um, number of vias: 328014
[NR-eGR]     M3  (3H) length: 4.954722e+05um, number of vias: 26737
[NR-eGR]     M4  (4V) length: 1.783118e+05um, number of vias: 6667
[NR-eGR]     M5  (5H) length: 7.212230e+04um, number of vias: 2731
[NR-eGR]     M6  (6V) length: 2.826567e+04um, number of vias: 753
[NR-eGR]     M7  (7H) length: 4.655600e+03um, number of vias: 958
[NR-eGR]     M8  (8V) length: 7.605400e+03um, number of vias: 0
[NR-eGR] Total length: 1.257364e+06um, number of vias: 590678
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.41 seconds, mem = 2212.4M
End of congRepair (cpu=0:00:03.3, real=0:00:03.0)
    Congestion Repair done. (took cpu=0:00:03.5 real=0:00:03.4)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:07.1 real=0:00:07.0)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=60584 and nets=62530 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2218.449M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=274, i=0, icg=0, nicg=0, l=24, total=298
    cell areas       : b=2712.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2764.800um^2
    cell capacitance : b=1.482pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.499pF
    sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.849pF, leaf=13.646pF, total=15.495pF
    wire lengths     : top=0.000um, trunk=11672.096um, leaf=77886.658um, total=89558.754um
    hp wire lengths  : top=0.000um, trunk=8310.600um, leaf=23270.600um, total=31581.200um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=3, worst=[0.001ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=76 avg=0.053ns sd=0.022ns min=0.008ns max=0.087ns {37 <= 0.063ns, 34 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=224 avg=0.090ns sd=0.007ns min=0.074ns max=0.106ns {0 <= 0.063ns, 44 <= 0.084ns, 117 <= 0.094ns, 47 <= 0.100ns, 13 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 253 CKBD12: 20 CKBD6: 1 
   Logics: CKAN2D1: 24 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.278, max=0.401, avg=0.357, sd=0.034], skew [0.124 vs 0.057*], 70.9% {0.351, 0.401} (wid=0.050 ws=0.042) (gid=0.383 gs=0.117)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.278, max=0.401, avg=0.357, sd=0.034], skew [0.124 vs 0.057*], 70.9% {0.351, 0.401} (wid=0.050 ws=0.042) (gid=0.383 gs=0.117)
    skew_group clk2/CON: insertion delay [min=0.333, max=0.462, avg=0.409, sd=0.043], skew [0.128 vs 0.057*], 58.3% {0.404, 0.462} (wid=0.051 ws=0.030) (gid=0.426 gs=0.118)
  CongRepair After Initial Clustering done. (took cpu=0:00:09.8 real=0:00:09.7)
  Stage::Clustering done. (took cpu=0:00:26.9 real=0:00:26.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...    80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=276, i=0, icg=0, nicg=0, l=24, total=300
      cell areas       : b=2733.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2784.960um^2
      cell capacitance : b=1.493pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.509pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.856pF, leaf=13.672pF, total=15.528pF
      wire lengths     : top=0.000um, trunk=11717.596um, leaf=78057.857um, total=89775.453um
      hp wire lengths  : top=0.000um, trunk=8411.400um, leaf=23466.600um, total=31878.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=77 avg=0.053ns sd=0.023ns min=0.008ns max=0.087ns {38 <= 0.063ns, 34 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.090ns sd=0.007ns min=0.074ns max=0.105ns {0 <= 0.063ns, 46 <= 0.084ns, 120 <= 0.094ns, 48 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 256 CKBD12: 18 CKBD8: 1 CKBD6: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.401], skew [0.124 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.401], skew [0.124 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.333, max=0.462], skew [0.128 vs 0.057*]
    Legalizer API calls during this step: 215 succeeded with high effort: 215 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.5 real=0:00:01.5)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=276, i=0, icg=0, nicg=0, l=24, total=300
      cell areas       : b=2733.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2784.960um^2
      cell capacitance : b=1.493pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.509pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.856pF, leaf=13.672pF, total=15.528pF
      wire lengths     : top=0.000um, trunk=11717.596um, leaf=78057.857um, total=89775.453um
      hp wire lengths  : top=0.000um, trunk=8411.400um, leaf=23466.600um, total=31878.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=77 avg=0.053ns sd=0.023ns min=0.008ns max=0.087ns {38 <= 0.063ns, 34 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.090ns sd=0.007ns min=0.074ns max=0.105ns {0 <= 0.063ns, 46 <= 0.084ns, 120 <= 0.094ns, 48 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 256 CKBD12: 18 CKBD8: 1 CKBD6: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.401, avg=0.358, sd=0.033], skew [0.124 vs 0.057*], 70.9% {0.345, 0.401} (wid=0.050 ws=0.042) (gid=0.383 gs=0.117)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.278, max=0.401, avg=0.358, sd=0.033], skew [0.124 vs 0.057*], 70.9% {0.345, 0.401} (wid=0.050 ws=0.042) (gid=0.383 gs=0.117)
      skew_group clk2/CON: insertion delay [min=0.333, max=0.462, avg=0.410, sd=0.042], skew [0.128 vs 0.057*], 58.4% {0.404, 0.462} (wid=0.051 ws=0.030) (gid=0.426 gs=0.118)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::DRV Fixing done. (took cpu=0:00:02.1 real=0:00:02.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=275, i=0, icg=0, nicg=0, l=24, total=299
      cell areas       : b=2720.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2772.720um^2
      cell capacitance : b=1.486pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.503pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.877pF, leaf=13.672pF, total=15.549pF
      wire lengths     : top=0.000um, trunk=11861.495um, leaf=78057.857um, total=89919.352um
      hp wire lengths  : top=0.000um, trunk=8260.800um, leaf=23466.600um, total=31727.400um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=76 avg=0.055ns sd=0.024ns min=0.021ns max=0.101ns {37 <= 0.063ns, 30 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.090ns sd=0.007ns min=0.074ns max=0.105ns {0 <= 0.063ns, 46 <= 0.084ns, 120 <= 0.094ns, 48 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 254 CKBD12: 19 CKBD8: 1 CKBD6: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.367], skew [0.129 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.367], skew [0.129 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.333, max=0.462], skew [0.128 vs 0.057*]
    Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=275, i=0, icg=0, nicg=0, l=24, total=299
      cell areas       : b=2720.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2772.720um^2
      cell capacitance : b=1.486pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.503pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.877pF, leaf=13.672pF, total=15.549pF
      wire lengths     : top=0.000um, trunk=11861.495um, leaf=78057.857um, total=89919.352um
      hp wire lengths  : top=0.000um, trunk=8260.800um, leaf=23466.600um, total=31727.400um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=76 avg=0.055ns sd=0.024ns min=0.021ns max=0.101ns {37 <= 0.063ns, 30 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.090ns sd=0.007ns min=0.074ns max=0.105ns {0 <= 0.063ns, 46 <= 0.084ns, 120 <= 0.094ns, 48 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 254 CKBD12: 19 CKBD8: 1 CKBD6: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.367], skew [0.129 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.367], skew [0.129 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.333, max=0.462], skew [0.128 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.2 real=0:00:00.2)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=276, i=0, icg=0, nicg=0, l=24, total=300
      cell areas       : b=2724.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2775.960um^2
      cell capacitance : b=1.488pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.505pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.878pF, leaf=13.672pF, total=15.550pF
      wire lengths     : top=0.000um, trunk=11867.095um, leaf=78057.857um, total=89924.952um
      hp wire lengths  : top=0.000um, trunk=8265.600um, leaf=23466.600um, total=31732.200um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=77 avg=0.054ns sd=0.024ns min=0.021ns max=0.100ns {39 <= 0.063ns, 30 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.090ns sd=0.007ns min=0.074ns max=0.105ns {0 <= 0.063ns, 46 <= 0.084ns, 120 <= 0.094ns, 48 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 254 CKBD12: 19 CKBD8: 1 CKBD6: 1 CKBD4: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.362], skew [0.123 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.362], skew [0.123 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.333, max=0.462], skew [0.128 vs 0.057*]
    Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=273, i=0, icg=0, nicg=0, l=24, total=297
      cell areas       : b=2689.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2741.400um^2
      cell capacitance : b=1.470pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.486pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.854pF, leaf=13.672pF, total=15.527pF
      wire lengths     : top=0.000um, trunk=11708.894um, leaf=78057.857um, total=89766.751um
      hp wire lengths  : top=0.000um, trunk=7964.000um, leaf=23466.600um, total=31430.600um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=74 avg=0.056ns sd=0.025ns min=0.021ns max=0.103ns {33 <= 0.063ns, 32 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.090ns sd=0.007ns min=0.074ns max=0.105ns {0 <= 0.063ns, 46 <= 0.084ns, 120 <= 0.094ns, 48 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 249 CKBD12: 21 CKBD8: 1 CKBD6: 1 CKBD4: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.362], skew [0.123 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.362], skew [0.123 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.319, max=0.450], skew [0.131 vs 0.057*]
    Legalizer API calls during this step: 157 succeeded with high effort: 157 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:01.4 real=0:00:01.4)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=273, i=0, icg=0, nicg=0, l=24, total=297
      cell areas       : b=2685.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2737.080um^2
      cell capacitance : b=1.467pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.484pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.832pF, leaf=13.682pF, total=15.513pF
      wire lengths     : top=0.000um, trunk=11569.693um, leaf=78117.157um, total=89686.850um
      hp wire lengths  : top=0.000um, trunk=7956.200um, leaf=23513.300um, total=31469.500um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=74 avg=0.056ns sd=0.024ns min=0.021ns max=0.103ns {34 <= 0.063ns, 34 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.090ns sd=0.007ns min=0.074ns max=0.105ns {0 <= 0.063ns, 45 <= 0.084ns, 120 <= 0.094ns, 49 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 247 CKBD12: 23 CKBD8: 1 CKBD6: 1 CKBD4: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.357, avg=0.317, sd=0.030], skew [0.118 vs 0.057*], 71.1% {0.297, 0.354} (wid=0.069 ws=0.056) (gid=0.334 gs=0.113)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.357, avg=0.317, sd=0.030], skew [0.118 vs 0.057*], 71.1% {0.297, 0.354} (wid=0.069 ws=0.056) (gid=0.334 gs=0.113)
      skew_group clk2/CON: insertion delay [min=0.318, max=0.446, avg=0.400, sd=0.037], skew [0.128 vs 0.057*], 67.2% {0.390, 0.446} (wid=0.070 ws=0.048) (gid=0.409 gs=0.124)
    Legalizer API calls during this step: 693 succeeded with high effort: 693 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:04.2 real=0:00:04.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:06.6 real=0:00:06.6)
  CCOpt::Phase::Construction done. (took cpu=0:00:35.5 real=0:00:35.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=273, i=0, icg=0, nicg=0, l=24, total=297
      cell areas       : b=2685.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2737.080um^2
      cell capacitance : b=1.467pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.484pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.824pF, leaf=13.682pF, total=15.506pF
      wire lengths     : top=0.000um, trunk=11526.394um, leaf=78117.157um, total=89643.551um
      hp wire lengths  : top=0.000um, trunk=7942.200um, leaf=23513.300um, total=31455.500um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=74 avg=0.056ns sd=0.024ns min=0.021ns max=0.104ns {34 <= 0.063ns, 35 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.090ns sd=0.007ns min=0.074ns max=0.105ns {0 <= 0.063ns, 45 <= 0.084ns, 119 <= 0.094ns, 50 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 247 CKBD12: 23 CKBD8: 1 CKBD6: 1 CKBD4: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.357], skew [0.118 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.239, max=0.357], skew [0.118 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.318, max=0.446], skew [0.128 vs 0.057*]
    Legalizer API calls during this step: 193 succeeded with high effort: 193 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=273, i=0, icg=0, nicg=0, l=24, total=297
      cell areas       : b=2479.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2531.160um^2
      cell capacitance : b=1.358pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.374pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.823pF, leaf=13.682pF, total=15.505pF
      wire lengths     : top=0.000um, trunk=11518.594um, leaf=78119.657um, total=89638.251um
      hp wire lengths  : top=0.000um, trunk=7942.200um, leaf=23513.300um, total=31455.500um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=74 avg=0.060ns sd=0.021ns min=0.023ns max=0.104ns {40 <= 0.063ns, 25 <= 0.084ns, 5 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 30 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 16 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 203 CKBD12: 45 CKBD8: 3 CKBD6: 2 CKBD4: 5 CKBD3: 6 CKBD2: 9 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.256, max=0.357], skew [0.101 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.256, max=0.357], skew [0.101 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.351, max=0.461], skew [0.110 vs 0.057*]
    Legalizer API calls during this step: 697 succeeded with high effort: 697 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:04.2 real=0:00:04.2)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=273, i=0, icg=0, nicg=0, l=24, total=297
      cell areas       : b=2477.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2529.000um^2
      cell capacitance : b=1.357pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.373pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.854pF, leaf=13.682pF, total=15.536pF
      wire lengths     : top=0.000um, trunk=11721.393um, leaf=78119.657um, total=89841.051um
      hp wire lengths  : top=0.000um, trunk=8132.600um, leaf=23513.300um, total=31645.900um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=74 avg=0.061ns sd=0.022ns min=0.022ns max=0.104ns {40 <= 0.063ns, 22 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 30 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 16 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 202 CKBD12: 46 CKBD8: 3 CKBD6: 2 CKBD4: 5 CKBD3: 6 CKBD2: 9 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.282, max=0.356, avg=0.330, sd=0.024], skew [0.074 vs 0.057*], 85.8% {0.298, 0.355} (wid=0.065 ws=0.052) (gid=0.339 gs=0.107)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.282, max=0.356, avg=0.330, sd=0.024], skew [0.074 vs 0.057*], 85.8% {0.298, 0.355} (wid=0.065 ws=0.052) (gid=0.339 gs=0.107)
      skew_group clk2/CON: insertion delay [min=0.351, max=0.461, avg=0.419, sd=0.032], skew [0.110 vs 0.057*], 68.7% {0.404, 0.461} (wid=0.067 ws=0.046) (gid=0.430 gs=0.110)
    Legalizer API calls during this step: 297 succeeded with high effort: 297 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:02.0 real=0:00:02.0)
  Stage::Reducing Power done. (took cpu=0:00:06.9 real=0:00:06.9)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 47 variables and 124 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:02.0 real=0:00:02.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.616ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.7 real=0:00:00.7)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 300 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=273, i=0, icg=0, nicg=0, l=24, total=297
          cell areas       : b=2477.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2529.000um^2
          cell capacitance : b=1.357pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.373pF
          sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.854pF, leaf=13.682pF, total=15.536pF
          wire lengths     : top=0.000um, trunk=11721.393um, leaf=78119.657um, total=89841.051um
          hp wire lengths  : top=0.000um, trunk=8132.600um, leaf=23513.300um, total=31645.900um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=74 avg=0.061ns sd=0.022ns min=0.022ns max=0.104ns {40 <= 0.063ns, 22 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 30 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 16 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 202 CKBD12: 46 CKBD8: 3 CKBD6: 2 CKBD4: 5 CKBD3: 6 CKBD2: 9 
         Logics: CKAN2D1: 24 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.3 real=0:00:00.3)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=278, i=0, icg=0, nicg=0, l=24, total=302
          cell areas       : b=2507.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2559.600um^2
          cell capacitance : b=1.374pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.391pF
          sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.916pF, leaf=13.682pF, total=15.598pF
          wire lengths     : top=0.000um, trunk=12118.993um, leaf=78119.657um, total=90238.651um
          hp wire lengths  : top=0.000um, trunk=8710.600um, leaf=23513.300um, total=32223.900um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=79 avg=0.059ns sd=0.022ns min=0.021ns max=0.104ns {46 <= 0.063ns, 22 <= 0.084ns, 7 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 29 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 17 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 202 CKBD12: 48 CKBD8: 5 CKBD6: 2 CKBD4: 6 CKBD3: 6 CKBD2: 9 
         Logics: CKAN2D1: 24 
        Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:02.4 real=0:00:02.4)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=289, i=0, icg=0, nicg=0, l=24, total=313
          cell areas       : b=2555.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2607.120um^2
          cell capacitance : b=1.403pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.420pF
          sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=2.022pF, leaf=13.682pF, total=15.704pF
          wire lengths     : top=0.000um, trunk=12785.893um, leaf=78119.657um, total=90905.551um
          hp wire lengths  : top=0.000um, trunk=9493.400um, leaf=23513.300um, total=33006.700um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=90 avg=0.056ns sd=0.021ns min=0.022ns max=0.104ns {59 <= 0.063ns, 23 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 29 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 17 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 202 CKBD12: 51 CKBD8: 6 CKBD6: 2 CKBD4: 10 CKBD3: 6 CKBD2: 10 CKBD1: 2 
         Logics: CKAN2D1: 24 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=289, i=0, icg=0, nicg=0, l=24, total=313
          cell areas       : b=2555.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2607.120um^2
          cell capacitance : b=1.403pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.420pF
          sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=2.022pF, leaf=13.682pF, total=15.704pF
          wire lengths     : top=0.000um, trunk=12785.893um, leaf=78119.657um, total=90905.551um
          hp wire lengths  : top=0.000um, trunk=9493.400um, leaf=23513.300um, total=33006.700um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=90 avg=0.056ns sd=0.021ns min=0.022ns max=0.104ns {59 <= 0.063ns, 23 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 29 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 17 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 202 CKBD12: 51 CKBD8: 6 CKBD6: 2 CKBD4: 10 CKBD3: 6 CKBD2: 10 CKBD1: 2 
         Logics: CKAN2D1: 24 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:02.4 real=0:00:02.4)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=289, i=0, icg=0, nicg=0, l=24, total=313
      cell areas       : b=2555.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2607.120um^2
      cell capacitance : b=1.403pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.420pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.022pF, leaf=13.682pF, total=15.704pF
      wire lengths     : top=0.000um, trunk=12785.893um, leaf=78119.657um, total=90905.551um
      hp wire lengths  : top=0.000um, trunk=9493.400um, leaf=23513.300um, total=33006.700um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=90 avg=0.056ns sd=0.021ns min=0.022ns max=0.104ns {59 <= 0.063ns, 23 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 29 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 17 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 202 CKBD12: 51 CKBD8: 6 CKBD6: 2 CKBD4: 10 CKBD3: 6 CKBD2: 10 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Legalizer API calls during this step: 430 succeeded with high effort: 430 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:08.1 real=0:00:08.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=289, i=0, icg=0, nicg=0, l=24, total=313
    cell areas       : b=2555.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2607.120um^2
    cell capacitance : b=1.403pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.420pF
    sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=2.022pF, leaf=13.682pF, total=15.704pF
    wire lengths     : top=0.000um, trunk=12785.893um, leaf=78119.657um, total=90905.551um
    hp wire lengths  : top=0.000um, trunk=9493.400um, leaf=23513.300um, total=33006.700um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=90 avg=0.056ns sd=0.021ns min=0.022ns max=0.104ns {59 <= 0.063ns, 23 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 29 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 17 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 202 CKBD12: 51 CKBD8: 6 CKBD6: 2 CKBD4: 10 CKBD3: 6 CKBD2: 10 CKBD1: 2 
   Logics: CKAN2D1: 24 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.298, max=0.355], skew [0.057 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.298, max=0.355], skew [0.057 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.392, max=0.461], skew [0.069 vs 0.057*]
  Improving fragments clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=289, i=0, icg=0, nicg=0, l=24, total=313
      cell areas       : b=2555.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2607.120um^2
      cell capacitance : b=1.403pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.420pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.027pF, leaf=13.682pF, total=15.708pF
      wire lengths     : top=0.000um, trunk=12813.493um, leaf=78118.057um, total=90931.550um
      hp wire lengths  : top=0.000um, trunk=9524.000um, leaf=23513.300um, total=33037.300um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=90 avg=0.056ns sd=0.021ns min=0.022ns max=0.104ns {59 <= 0.063ns, 23 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 29 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 17 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 202 CKBD12: 51 CKBD8: 6 CKBD6: 2 CKBD4: 10 CKBD3: 6 CKBD2: 10 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.298, max=0.355], skew [0.057 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.298, max=0.355], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.394, max=0.461], skew [0.067 vs 0.057*]
    Legalizer API calls during this step: 144 succeeded with high effort: 144 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:01.0 real=0:00:01.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 47 variables and 124 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:01.2 real=0:00:01.2)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=289, i=0, icg=0, nicg=0, l=24, total=313
          cell areas       : b=2555.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2607.120um^2
          cell capacitance : b=1.403pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.420pF
          sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=2.027pF, leaf=13.682pF, total=15.708pF
          wire lengths     : top=0.000um, trunk=12813.493um, leaf=78118.057um, total=90931.550um
          hp wire lengths  : top=0.000um, trunk=9524.000um, leaf=23513.300um, total=33037.300um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=90 avg=0.056ns sd=0.021ns min=0.022ns max=0.104ns {59 <= 0.063ns, 23 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 29 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 17 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 202 CKBD12: 51 CKBD8: 6 CKBD6: 2 CKBD4: 10 CKBD3: 6 CKBD2: 10 CKBD1: 2 
         Logics: CKAN2D1: 24 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=289, i=0, icg=0, nicg=0, l=24, total=313
      cell areas       : b=2555.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2607.120um^2
      cell capacitance : b=1.403pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.420pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.027pF, leaf=13.682pF, total=15.708pF
      wire lengths     : top=0.000um, trunk=12813.493um, leaf=78118.057um, total=90931.550um
      hp wire lengths  : top=0.000um, trunk=9524.000um, leaf=23513.300um, total=33037.300um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=90 avg=0.056ns sd=0.021ns min=0.022ns max=0.104ns {59 <= 0.063ns, 23 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 29 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 17 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 202 CKBD12: 51 CKBD8: 6 CKBD6: 2 CKBD4: 10 CKBD3: 6 CKBD2: 10 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.298, max=0.355], skew [0.057 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.298, max=0.355], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.394, max=0.461], skew [0.067 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:01.8 real=0:00:01.8)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=289, i=0, icg=0, nicg=0, l=24, total=313
      cell areas       : b=2555.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2607.120um^2
      cell capacitance : b=1.403pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.420pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.027pF, leaf=13.682pF, total=15.708pF
      wire lengths     : top=0.000um, trunk=12813.493um, leaf=78118.057um, total=90931.550um
      hp wire lengths  : top=0.000um, trunk=9524.000um, leaf=23513.300um, total=33037.300um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=90 avg=0.056ns sd=0.021ns min=0.022ns max=0.104ns {59 <= 0.063ns, 23 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 29 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 17 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 202 CKBD12: 51 CKBD8: 6 CKBD6: 2 CKBD4: 10 CKBD3: 6 CKBD2: 10 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.298, max=0.355], skew [0.057 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.298, max=0.355], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.394, max=0.461], skew [0.067 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=289, i=0, icg=0, nicg=0, l=24, total=313
      cell areas       : b=2555.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2607.120um^2
      cell capacitance : b=1.403pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.420pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=2.027pF, leaf=13.682pF, total=15.708pF
      wire lengths     : top=0.000um, trunk=12813.493um, leaf=78118.057um, total=90931.550um
      hp wire lengths  : top=0.000um, trunk=9524.000um, leaf=23513.300um, total=33037.300um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=90 avg=0.056ns sd=0.021ns min=0.022ns max=0.104ns {59 <= 0.063ns, 23 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 29 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 17 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 202 CKBD12: 51 CKBD8: 6 CKBD6: 2 CKBD4: 10 CKBD3: 6 CKBD2: 10 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.298, max=0.355, avg=0.336, sd=0.015], skew [0.057 vs 0.057], 100% {0.298, 0.355} (wid=0.057 ws=0.044) (gid=0.337 gs=0.078)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.298, max=0.355, avg=0.336, sd=0.015], skew [0.057 vs 0.057], 100% {0.298, 0.355} (wid=0.057 ws=0.044) (gid=0.337 gs=0.078)
      skew_group clk2/CON: insertion delay [min=0.394, max=0.461, avg=0.430, sd=0.014], skew [0.067 vs 0.057*], 99.4% {0.404, 0.461} (wid=0.061 ws=0.039) (gid=0.437 gs=0.095)
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing done. (took cpu=0:00:12.2 real=0:00:12.2)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
    Tried: 313 Succeeded: 3
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=286, i=0, icg=0, nicg=0, l=24, total=310
      cell areas       : b=2548.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2600.280um^2
      cell capacitance : b=1.398pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.415pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.999pF, leaf=13.682pF, total=15.681pF
      wire lengths     : top=0.000um, trunk=12633.992um, leaf=78118.057um, total=90752.050um
      hp wire lengths  : top=0.000um, trunk=9282.400um, leaf=23513.300um, total=32795.700um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=87 avg=0.056ns sd=0.021ns min=0.022ns max=0.104ns {55 <= 0.063ns, 23 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=225 avg=0.092ns sd=0.006ns min=0.074ns max=0.105ns {0 <= 0.063ns, 29 <= 0.084ns, 124 <= 0.094ns, 55 <= 0.100ns, 17 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 205 CKBD12: 47 CKBD8: 6 CKBD6: 2 CKBD4: 9 CKBD3: 6 CKBD2: 9 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.355], skew [0.054 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.355], skew [0.054 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.395, max=0.462], skew [0.067 vs 0.057*]
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.355 -> 0.355, clk2/CON,WC: 0.461 -> 0.462}Legalizer API calls during this step: 103 succeeded with high effort: 103 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:02.8 real=0:00:02.8)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
      cell areas       : b=2557.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2608.920um^2
      cell capacitance : b=1.403pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.419pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.998pF, leaf=13.685pF, total=15.683pF
      wire lengths     : top=0.000um, trunk=12634.693um, leaf=78133.957um, total=90768.650um
      hp wire lengths  : top=0.000um, trunk=9289.000um, leaf=23515.600um, total=32804.600um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=87 avg=0.056ns sd=0.022ns min=0.020ns max=0.104ns {55 <= 0.063ns, 22 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=226 avg=0.091ns sd=0.008ns min=0.020ns max=0.105ns {1 <= 0.063ns, 29 <= 0.084ns, 124 <= 0.094ns, 55 <= 0.100ns, 17 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 205 CKBD12: 48 CKBD8: 6 CKBD6: 2 CKBD4: 9 CKBD3: 6 CKBD2: 10 CKBD1: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.355, avg=0.338, sd=0.015], skew [0.054 vs 0.057], 100% {0.301, 0.355} (wid=0.056 ws=0.043) (gid=0.338 gs=0.077)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.355, avg=0.338, sd=0.015], skew [0.054 vs 0.057], 100% {0.301, 0.355} (wid=0.056 ws=0.043) (gid=0.338 gs=0.077)
      skew_group clk2/CON: insertion delay [min=0.402, max=0.459, avg=0.429, sd=0.014], skew [0.057 vs 0.057], 100% {0.402, 0.459} (wid=0.061 ws=0.040) (gid=0.431 gs=0.081)
    Legalizer API calls during this step: 219 succeeded with high effort: 219 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:01.2 real=0:00:01.2)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=19.833pF fall=19.765pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=19.816pF fall=19.749pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
      cell areas       : b=2528.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2580.480um^2
      cell capacitance : b=1.386pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.403pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.998pF, leaf=13.684pF, total=15.683pF
      wire lengths     : top=0.000um, trunk=12635.494um, leaf=78131.958um, total=90767.452um
      hp wire lengths  : top=0.000um, trunk=9289.000um, leaf=23515.600um, total=32804.600um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=87 avg=0.057ns sd=0.022ns min=0.020ns max=0.104ns {50 <= 0.063ns, 26 <= 0.084ns, 9 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.024ns max=0.105ns {1 <= 0.063ns, 23 <= 0.084ns, 125 <= 0.094ns, 57 <= 0.100ns, 20 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 197 CKBD12: 53 CKBD8: 8 CKBD6: 3 CKBD4: 6 CKBD3: 8 CKBD2: 10 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.358, avg=0.339, sd=0.014], skew [0.056 vs 0.057], 100% {0.301, 0.358} (wid=0.055 ws=0.043) (gid=0.338 gs=0.071)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.358, avg=0.339, sd=0.014], skew [0.056 vs 0.057], 100% {0.301, 0.358} (wid=0.055 ws=0.043) (gid=0.338 gs=0.071)
      skew_group clk2/CON: insertion delay [min=0.402, max=0.459, avg=0.435, sd=0.018], skew [0.056 vs 0.057], 100% {0.402, 0.459} (wid=0.061 ws=0.040) (gid=0.431 gs=0.081)
    Legalizer API calls during this step: 725 succeeded with high effort: 725 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:04.8 real=0:00:04.8)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
      cell areas       : b=2528.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2580.480um^2
      cell capacitance : b=1.386pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.403pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.998pF, leaf=13.684pF, total=15.682pF
      wire lengths     : top=0.000um, trunk=12631.094um, leaf=78131.958um, total=90763.052um
      hp wire lengths  : top=0.000um, trunk=9313.000um, leaf=23515.600um, total=32828.600um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=87 avg=0.057ns sd=0.022ns min=0.020ns max=0.104ns {50 <= 0.063ns, 25 <= 0.084ns, 10 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.024ns max=0.105ns {1 <= 0.063ns, 23 <= 0.084ns, 125 <= 0.094ns, 57 <= 0.100ns, 20 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 197 CKBD12: 53 CKBD8: 8 CKBD6: 3 CKBD4: 6 CKBD3: 8 CKBD2: 10 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.358, avg=0.339, sd=0.014], skew [0.056 vs 0.057], 100% {0.301, 0.358} (wid=0.055 ws=0.043) (gid=0.338 gs=0.071)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.301, max=0.358, avg=0.339, sd=0.014], skew [0.056 vs 0.057], 100% {0.301, 0.358} (wid=0.055 ws=0.043) (gid=0.338 gs=0.071)
      skew_group clk2/CON: insertion delay [min=0.404, max=0.460, avg=0.436, sd=0.018], skew [0.056 vs 0.057], 100% {0.404, 0.460} (wid=0.064 ws=0.040) (gid=0.430 gs=0.081)
    Legalizer API calls during this step: 38 succeeded with high effort: 38 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.6 real=0:00:00.6)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A0...
        Legalizer API calls during this step: 253 succeeded with high effort: 253 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.4 real=0:00:00.4)
      Move For Wirelength - core...
        Move for wirelength. considered=313, filtered=313, permitted=311, cannotCompute=0, computed=311, moveTooSmall=40, resolved=262, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=41, ignoredLeafDriver=0, worse=160, accepted=60
        Max accepted move=112.200um, total accepted move=1330.400um, average move=22.173um
        Move for wirelength. considered=313, filtered=313, permitted=311, cannotCompute=0, computed=311, moveTooSmall=65, resolved=227, predictFail=19, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=55, ignoredLeafDriver=0, worse=108, accepted=45
        Max accepted move=57.600um, total accepted move=585.600um, average move=13.013um
        Move for wirelength. considered=313, filtered=313, permitted=311, cannotCompute=0, computed=311, moveTooSmall=126, resolved=151, predictFail=15, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=56, ignoredLeafDriver=0, worse=59, accepted=19
        Max accepted move=31.600um, total accepted move=196.000um, average move=10.316um
        Legalizer API calls during this step: 606 succeeded with high effort: 606 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:07.1 real=0:00:07.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 243 succeeded with high effort: 243 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=313, filtered=313, permitted=311, cannotCompute=0, computed=311, moveTooSmall=48, resolved=22, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=8, accepted=4
        Max accepted move=4.000um, total accepted move=11.800um, average move=2.950um
        Move for wirelength. considered=313, filtered=313, permitted=311, cannotCompute=0, computed=311, moveTooSmall=47, resolved=10, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.8 real=0:00:01.8)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 1259 succeeded with high effort: 1259 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.4 real=0:00:02.4)
      Move For Wirelength - branch...
        Move for wirelength. considered=313, filtered=313, permitted=311, cannotCompute=0, computed=311, moveTooSmall=0, resolved=56, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=35, accepted=21
        Max accepted move=6.400um, total accepted move=22.800um, average move=1.085um
        Move for wirelength. considered=313, filtered=313, permitted=311, cannotCompute=0, computed=311, moveTooSmall=0, resolved=44, predictFail=35, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.4 real=0:00:00.4)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
        cell areas       : b=2528.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2580.480um^2
        cell capacitance : b=1.386pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.403pF
        sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=1.718pF, leaf=13.671pF, total=15.389pF
        wire lengths     : top=0.000um, trunk=10843.196um, leaf=78026.555um, total=88869.751um
        hp wire lengths  : top=0.000um, trunk=8207.800um, leaf=23695.700um, total=31903.500um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=87 avg=0.053ns sd=0.021ns min=0.020ns max=0.104ns {56 <= 0.063ns, 24 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.024ns max=0.105ns {1 <= 0.063ns, 22 <= 0.084ns, 118 <= 0.094ns, 61 <= 0.100ns, 24 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 197 CKBD12: 53 CKBD8: 8 CKBD6: 3 CKBD4: 6 CKBD3: 8 CKBD2: 10 CKBD1: 2 
       Logics: CKAN2D1: 24 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.299, max=0.354, avg=0.332, sd=0.014], skew [0.055 vs 0.057], 100% {0.299, 0.354} (wid=0.056 ws=0.044) (gid=0.332 gs=0.077)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.299, max=0.354, avg=0.332, sd=0.014], skew [0.055 vs 0.057], 100% {0.299, 0.354} (wid=0.056 ws=0.044) (gid=0.332 gs=0.077)
        skew_group clk2/CON: insertion delay [min=0.401, max=0.456, avg=0.427, sd=0.015], skew [0.055 vs 0.057], 100% {0.401, 0.456} (wid=0.062 ws=0.040) (gid=0.428 gs=0.079)
      Legalizer API calls during this step: 2455 succeeded with high effort: 2455 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:13.0 real=0:00:13.0)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 314 , Succeeded = 59 , Wirelength increased = 252 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.6 real=0:00:00.6)
    Optimizing orientation done. (took cpu=0:00:00.6 real=0:00:00.6)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
      cell areas       : b=2528.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2580.480um^2
      cell capacitance : b=1.386pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.403pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.697pF, leaf=13.667pF, total=15.364pF
      wire lengths     : top=0.000um, trunk=10703.396um, leaf=78000.956um, total=88704.351um
      hp wire lengths  : top=0.000um, trunk=8207.800um, leaf=23695.700um, total=31903.500um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=87 avg=0.053ns sd=0.021ns min=0.020ns max=0.098ns {56 <= 0.063ns, 24 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.105ns {1 <= 0.063ns, 22 <= 0.084ns, 118 <= 0.094ns, 61 <= 0.100ns, 24 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 197 CKBD12: 53 CKBD8: 8 CKBD6: 3 CKBD4: 6 CKBD3: 8 CKBD2: 10 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.298, max=0.354, avg=0.330, sd=0.014], skew [0.056 vs 0.057], 100% {0.298, 0.354} (wid=0.056 ws=0.044) (gid=0.331 gs=0.076)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.298, max=0.354, avg=0.330, sd=0.014], skew [0.056 vs 0.057], 100% {0.298, 0.354} (wid=0.056 ws=0.044) (gid=0.331 gs=0.076)
      skew_group clk2/CON: insertion delay [min=0.400, max=0.456, avg=0.426, sd=0.015], skew [0.056 vs 0.057], 100% {0.400, 0.456} (wid=0.062 ws=0.040) (gid=0.427 gs=0.078)
    Legalizer API calls during this step: 2455 succeeded with high effort: 2455 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:14.9 real=0:00:14.9)
  Total capacitance is (rise=35.180pF fall=35.113pF), of which (rise=15.364pF fall=15.364pF) is wire, and (rise=19.816pF fall=19.749pF) is gate.
  Stage::Polishing done. (took cpu=0:00:24.3 real=0:00:24.3)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:11:24 mem=2251.6M) ***
Total net bbox length = 9.761e+05 (4.376e+05 5.385e+05) (ext = 9.334e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2251.6MB
Summary Report:
Instances move: 0 (out of 60597 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.761e+05 (4.376e+05 5.385e+05) (ext = 9.334e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2251.6MB
*** Finished refinePlace (1:11:24 mem=2251.6M) ***
  Moved 0, flipped 0 and cell swapped 0 of 20879 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Updating netlist done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:44.7 real=0:00:44.7)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       313 (unrouted=313, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62230 (unrouted=296, trialRouted=61934, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=252, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 313 nets for routing of which 313 have one or more fixed wires.
(ccopt eGR): Start to route 313 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2259.61 MB )
[NR-eGR] Read 71868 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2259.61 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 71868
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=62271  numIgnoredNets=61958
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 313 clock nets ( 313 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 313 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 313 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 8.652600e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 208 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 208 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.540602e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 144 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 144 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.018700e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 62 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 62 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.419470e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        36( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               36( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 224796
[NR-eGR]     M2  (2V) length: 4.703534e+05um, number of vias: 327794
[NR-eGR]     M3  (3H) length: 4.955271e+05um, number of vias: 26926
[NR-eGR]     M4  (4V) length: 1.774446e+05um, number of vias: 6615
[NR-eGR]     M5  (5H) length: 7.075600e+04um, number of vias: 2728
[NR-eGR]     M6  (6V) length: 2.835247e+04um, number of vias: 755
[NR-eGR]     M7  (7H) length: 4.657000e+03um, number of vias: 958
[NR-eGR]     M8  (8V) length: 7.605400e+03um, number of vias: 0
[NR-eGR] Total length: 1.254696e+06um, number of vias: 590572
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.765180e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 21190
[NR-eGR]     M2  (2V) length: 1.947720e+04um, number of vias: 25564
[NR-eGR]     M3  (3H) length: 3.611430e+04um, number of vias: 10861
[NR-eGR]     M4  (4V) length: 2.567840e+04um, number of vias: 1553
[NR-eGR]     M5  (5H) length: 4.271900e+03um, number of vias: 907
[NR-eGR]     M6  (6V) length: 2.108600e+03um, number of vias: 2
[NR-eGR]     M7  (7H) length: 1.400000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.765180e+04um, number of vias: 60077
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.765180e+04um, number of vias: 60077
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.21 sec, Real: 2.21 sec, Curr Mem: 2228.89 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/.rgfhUum1S
        Early Global Route - eGR->NR step done. (took cpu=0:00:02.5 real=0:00:02.5)
Set FIXED routing status on 313 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       313 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=313, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62230 (unrouted=296, trialRouted=61934, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=252, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.1 real=0:00:03.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=60597 and nets=62543 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2230.895M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.1 real=0:00:01.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.6)
        Reset bufferability constraints done. (took cpu=0:00:00.6 real=0:00:00.6)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
          cell areas       : b=2528.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2580.480um^2
          cell capacitance : b=1.386pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.403pF
          sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.684pF, leaf=13.588pF, total=15.273pF
          wire lengths     : top=0.000um, trunk=10782.600um, leaf=76869.200um, total=87651.800um
          hp wire lengths  : top=0.000um, trunk=8207.800um, leaf=23695.700um, total=31903.500um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=87 avg=0.053ns sd=0.021ns min=0.020ns max=0.098ns {55 <= 0.063ns, 27 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.106ns {1 <= 0.063ns, 22 <= 0.084ns, 127 <= 0.094ns, 57 <= 0.100ns, 18 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 197 CKBD12: 53 CKBD8: 8 CKBD6: 3 CKBD4: 6 CKBD3: 8 CKBD2: 10 CKBD1: 2 
         Logics: CKAN2D1: 24 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.296, max=0.355, avg=0.329, sd=0.015], skew [0.058 vs 0.057*], 100% {0.296, 0.353} (wid=0.054 ws=0.042) (gid=0.329 gs=0.074)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.296, max=0.355, avg=0.329, sd=0.015], skew [0.058 vs 0.057*], 100% {0.296, 0.353} (wid=0.054 ws=0.042) (gid=0.329 gs=0.074)
          skew_group clk2/CON: insertion delay [min=0.399, max=0.459, avg=0.426, sd=0.014], skew [0.060 vs 0.057*], 99.7% {0.399, 0.456} (wid=0.061 ws=0.039) (gid=0.431 gs=0.083)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
          cell areas       : b=2528.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2580.480um^2
          cell capacitance : b=1.386pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.403pF
          sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.684pF, leaf=13.588pF, total=15.273pF
          wire lengths     : top=0.000um, trunk=10782.600um, leaf=76869.200um, total=87651.800um
          hp wire lengths  : top=0.000um, trunk=8207.800um, leaf=23695.700um, total=31903.500um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=87 avg=0.053ns sd=0.021ns min=0.020ns max=0.098ns {55 <= 0.063ns, 27 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.106ns {1 <= 0.063ns, 22 <= 0.084ns, 127 <= 0.094ns, 57 <= 0.100ns, 18 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 197 CKBD12: 53 CKBD8: 8 CKBD6: 3 CKBD4: 6 CKBD3: 8 CKBD2: 10 CKBD1: 2 
         Logics: CKAN2D1: 24 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.296, max=0.355, avg=0.329, sd=0.015], skew [0.058 vs 0.057*], 100% {0.296, 0.353} (wid=0.054 ws=0.042) (gid=0.329 gs=0.074)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.296, max=0.355, avg=0.329, sd=0.015], skew [0.058 vs 0.057*], 100% {0.296, 0.353} (wid=0.054 ws=0.042) (gid=0.329 gs=0.074)
          skew_group clk2/CON: insertion delay [min=0.399, max=0.459, avg=0.426, sd=0.014], skew [0.060 vs 0.057*], 99.7% {0.399, 0.456} (wid=0.061 ws=0.039) (gid=0.431 gs=0.083)
        Moving buffers done. (took cpu=0:00:00.7 real=0:00:00.7)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 43 long paths. The largest offset applied was 0.006ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk2/CON      10284      43         0.418%      0.006ns       0.459ns         0.453ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000        1
            0.000        0.005       41
            0.005      and above      1
          -------------------------------
          
          Mean=0.004ns Median=0.004ns Std.Dev=0.001ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 7, numUnchanged = 40, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 201, numSkippedDueToCloseToSkewTarget = 65
        CCOpt-eGRPC Downsizing: considered: 47, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 47, unsuccessful: 0, sized: 7
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 4
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
          cell areas       : b=2516.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2567.880um^2
          cell capacitance : b=1.380pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.396pF
          sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.684pF, leaf=13.588pF, total=15.273pF
          wire lengths     : top=0.000um, trunk=10782.600um, leaf=76869.200um, total=87651.800um
          hp wire lengths  : top=0.000um, trunk=8207.800um, leaf=23695.700um, total=31903.500um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=87 avg=0.054ns sd=0.021ns min=0.020ns max=0.092ns {52 <= 0.063ns, 29 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.106ns {1 <= 0.063ns, 22 <= 0.084ns, 128 <= 0.094ns, 56 <= 0.100ns, 18 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 196 CKBD12: 50 CKBD8: 11 CKBD6: 4 CKBD4: 6 CKBD3: 7 CKBD2: 11 CKBD1: 2 
         Logics: CKAN2D1: 24 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.296, max=0.354, avg=0.330, sd=0.014], skew [0.058 vs 0.057*], 100% {0.296, 0.353} (wid=0.053 ws=0.042) (gid=0.332 gs=0.068)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.296, max=0.354, avg=0.330, sd=0.014], skew [0.058 vs 0.057*], 100% {0.296, 0.353} (wid=0.053 ws=0.042) (gid=0.332 gs=0.068)
          skew_group clk2/CON: insertion delay [min=0.399, max=0.459, avg=0.427, sd=0.015], skew [0.060 vs 0.057*], 99.7% {0.399, 0.456} (wid=0.061 ws=0.039) (gid=0.431 gs=0.083)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.6 real=0:00:01.6)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 313, tested: 313, violation detected: 1, violation ignored (due to small violation): 1, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
          cell areas       : b=2516.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2567.880um^2
          cell capacitance : b=1.380pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.396pF
          sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.684pF, leaf=13.588pF, total=15.273pF
          wire lengths     : top=0.000um, trunk=10782.600um, leaf=76869.200um, total=87651.800um
          hp wire lengths  : top=0.000um, trunk=8207.800um, leaf=23695.700um, total=31903.500um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=87 avg=0.054ns sd=0.021ns min=0.020ns max=0.092ns {52 <= 0.063ns, 29 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.106ns {1 <= 0.063ns, 22 <= 0.084ns, 128 <= 0.094ns, 56 <= 0.100ns, 18 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 196 CKBD12: 50 CKBD8: 11 CKBD6: 4 CKBD4: 6 CKBD3: 7 CKBD2: 11 CKBD1: 2 
         Logics: CKAN2D1: 24 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.296, max=0.354, avg=0.330, sd=0.014], skew [0.058 vs 0.057*], 100% {0.296, 0.353} (wid=0.053 ws=0.042) (gid=0.332 gs=0.068)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.296, max=0.354, avg=0.330, sd=0.014], skew [0.058 vs 0.057*], 100% {0.296, 0.353} (wid=0.053 ws=0.042) (gid=0.332 gs=0.068)
          skew_group clk2/CON: insertion delay [min=0.399, max=0.459, avg=0.427, sd=0.015], skew [0.060 vs 0.057*], 99.7% {0.399, 0.456} (wid=0.061 ws=0.039) (gid=0.431 gs=0.083)
        Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 61 insts, 122 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
          cell areas       : b=2516.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2567.880um^2
          cell capacitance : b=1.380pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.396pF
          sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.684pF, leaf=13.588pF, total=15.273pF
          wire lengths     : top=0.000um, trunk=10782.600um, leaf=76869.200um, total=87651.800um
          hp wire lengths  : top=0.000um, trunk=8207.800um, leaf=23695.700um, total=31903.500um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=87 avg=0.054ns sd=0.021ns min=0.020ns max=0.092ns {52 <= 0.063ns, 29 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.106ns {1 <= 0.063ns, 22 <= 0.084ns, 128 <= 0.094ns, 56 <= 0.100ns, 18 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 196 CKBD12: 50 CKBD8: 11 CKBD6: 4 CKBD4: 6 CKBD3: 7 CKBD2: 11 CKBD1: 2 
         Logics: CKAN2D1: 24 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.296, max=0.354, avg=0.330, sd=0.014], skew [0.058 vs 0.057*], 100% {0.296, 0.353} (wid=0.053 ws=0.042) (gid=0.332 gs=0.068)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.296, max=0.354, avg=0.330, sd=0.014], skew [0.058 vs 0.057*], 100% {0.296, 0.353} (wid=0.053 ws=0.042) (gid=0.332 gs=0.068)
          skew_group clk2/CON: insertion delay [min=0.399, max=0.459, avg=0.427, sd=0.015], skew [0.060 vs 0.057*], 99.7% {0.399, 0.456} (wid=0.061 ws=0.039) (gid=0.431 gs=0.083)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:11:34 mem=2280.3M) ***
Total net bbox length = 9.761e+05 (4.376e+05 5.385e+05) (ext = 9.334e+04)
Move report: Detail placement moves 826 insts, mean move: 1.03 um, max move: 5.00 um
	Max move on inst (U26241): (120.60, 420.40) --> (123.80, 422.20)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 2294.1MB
Summary Report:
Instances move: 826 (out of 60597 movable)
Instances flipped: 0
Mean displacement: 1.03 um
Max displacement: 5.00 um (Instance: U26241) (120.6, 420.4) -> (123.8, 422.2)
	Length: 10 sites, height: 1 rows, site name: core, cell type: CKMUX2D1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 9.766e+05 (4.378e+05 5.388e+05) (ext = 9.334e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 2294.1MB
*** Finished refinePlace (1:11:37 mem=2294.1M) ***
  Moved 239, flipped 8 and cell swapped 0 of 20879 clock instance(s) during refinement.
  The largest move was 3.2 microns for core_instance_2_pmem_instance_memory2_reg_38_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.4 real=0:00:03.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:13.3 real=0:00:13.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       313 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=313, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62230 (unrouted=296, trialRouted=61934, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=252, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 313 nets for routing of which 313 have one or more fixed wires.
(ccopt eGR): Start to route 313 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2284.58 MB )
[NR-eGR] Read 71868 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2284.58 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 71868
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=62271  numIgnoredNets=61958
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 313 clock nets ( 313 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 313 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 313 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 8.652780e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 205 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 205 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.531170e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 147 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 147 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.019006e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 66 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 66 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.443590e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        35( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               35( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 224796
[NR-eGR]     M2  (2V) length: 4.703666e+05um, number of vias: 327834
[NR-eGR]     M3  (3H) length: 4.956114e+05um, number of vias: 26913
[NR-eGR]     M4  (4V) length: 1.774890e+05um, number of vias: 6588
[NR-eGR]     M5  (5H) length: 7.070160e+04um, number of vias: 2713
[NR-eGR]     M6  (6V) length: 2.830247e+04um, number of vias: 755
[NR-eGR]     M7  (7H) length: 4.657000e+03um, number of vias: 958
[NR-eGR]     M8  (8V) length: 7.605400e+03um, number of vias: 0
[NR-eGR] Total length: 1.254733e+06um, number of vias: 590557
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.768930e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 21190
[NR-eGR]     M2  (2V) length: 1.949040e+04um, number of vias: 25604
[NR-eGR]     M3  (3H) length: 3.619860e+04um, number of vias: 10848
[NR-eGR]     M4  (4V) length: 2.572280e+04um, number of vias: 1526
[NR-eGR]     M5  (5H) length: 4.217500e+03um, number of vias: 892
[NR-eGR]     M6  (6V) length: 2.058600e+03um, number of vias: 2
[NR-eGR]     M7  (7H) length: 1.400000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.768930e+04um, number of vias: 60062
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.768930e+04um, number of vias: 60062
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.17 sec, Real: 2.17 sec, Curr Mem: 2229.58 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/.rgfW7qHcJ
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.5 real=0:00:02.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 313 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 313 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/18 12:50:44, mem=1856.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 18 12:50:44 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[38] of net inst1[38] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[37] of net inst1[37] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[36] of net inst1[36] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[35] of net inst1[35] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[34] of net inst1[34] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[33] of net inst1[33] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[32] of net inst1[32] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[31] of net inst1[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[30] of net inst1[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[29] of net inst1[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[38] of net inst2[38] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[37] of net inst2[37] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[36] of net inst2[36] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[35] of net inst2[35] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[34] of net inst2[34] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[33] of net inst2[33] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[32] of net inst2[32] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[31] of net inst2[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[30] of net inst2[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[29] of net inst2[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=62543)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar 18 12:50:46 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62541 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1948.18 (MB), peak = 1978.89 (MB)
#Merging special wires: starts on Sat Mar 18 12:51:15 2023 with memory = 1948.41 (MB), peak = 1978.89 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
#reading routing guides ......
#
#Finished routing data preparation on Sat Mar 18 12:51:15 2023
#
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 35.70 (MB)
#Total memory = 1948.65 (MB)
#Peak memory = 1978.89 (MB)
#
#
#Start global routing on Sat Mar 18 12:51:15 2023
#
#
#Start global routing initialization on Sat Mar 18 12:51:15 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Mar 18 12:51:15 2023
#
#Start routing resource analysis on Sat Mar 18 12:51:16 2023
#
#Routing resource analysis is done on Sat Mar 18 12:51:17 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3754          80       65536    64.55%
#  M2             V        3758          84       65536     0.88%
#  M3             H        3834           0       65536     0.07%
#  M4             V        3225         617       65536     1.55%
#  M5             H        3834           0       65536     0.00%
#  M6             V        3842           0       65536     0.00%
#  M7             H         958           0       65536     0.00%
#  M8             V         960           0       65536     0.00%
#  --------------------------------------------------------------
#  Total                  24165       2.54%      524288     8.38%
#
#  313 nets (0.50%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar 18 12:51:17 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1955.49 (MB), peak = 1978.89 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sat Mar 18 12:51:17 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1956.06 (MB), peak = 1978.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1977.12 (MB), peak = 1978.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1980.38 (MB), peak = 1980.38 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 272 (skipped).
#Total number of selected nets for routing = 313.
#Total number of unselected nets (but routable) for routing = 61958 (skipped).
#Total number of nets in the design = 62543.
#
#61958 skipped nets do not have any wires.
#313 routable nets have only global wires.
#313 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                313               0  
#------------------------------------------------
#        Total                313               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                313           91           61867  
#-------------------------------------------------------------
#        Total                313           91           61867  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4           12(0.02%)   (0.02%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     12(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 313
#Total wire length = 84069 um.
#Total half perimeter of net bounding box = 33148 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 17760 um.
#Total wire length on LAYER M3 = 34713 um.
#Total wire length on LAYER M4 = 25530 um.
#Total wire length on LAYER M5 = 4068 um.
#Total wire length on LAYER M6 = 1998 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 46756
#Up-Via Summary (total 46756):
#           
#-----------------------
# M1              21184
# M2              15131
# M3               8450
# M4               1288
# M5                703
#-----------------------
#                 46756 
#
#Total number of involved priority nets 313
#Maximum src to sink distance for priority net 561.4
#Average of max src_to_sink distance for priority net 85.4
#Average of ave src_to_sink distance for priority net 47.3
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = 34.60 (MB)
#Total memory = 1983.26 (MB)
#Peak memory = 1983.26 (MB)
#
#Finished global routing on Sat Mar 18 12:51:31 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1963.93 (MB), peak = 1983.27 (MB)
#Start Track Assignment.
#Done with 9551 horizontal wires in 2 hboxes and 12373 vertical wires in 2 hboxes.
#Done with 9340 horizontal wires in 2 hboxes and 12056 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 313
#Total wire length = 91105 um.
#Total half perimeter of net bounding box = 33148 um.
#Total wire length on LAYER M1 = 6857 um.
#Total wire length on LAYER M2 = 17584 um.
#Total wire length on LAYER M3 = 34002 um.
#Total wire length on LAYER M4 = 26433 um.
#Total wire length on LAYER M5 = 4095 um.
#Total wire length on LAYER M6 = 2134 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 46756
#Up-Via Summary (total 46756):
#           
#-----------------------
# M1              21184
# M2              15131
# M3               8450
# M4               1288
# M5                703
#-----------------------
#                 46756 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1973.48 (MB), peak = 1983.27 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:48
#Increased memory = 60.75 (MB)
#Total memory = 1973.55 (MB)
#Peak memory = 1983.27 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.3% of the total area was rechecked for DRC, and 67.3% required routing.
#   number of violations = 0
#cpu time = 00:02:05, elapsed time = 00:02:05, memory = 2004.43 (MB), peak = 2011.96 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 313
#Total wire length = 89104 um.
#Total half perimeter of net bounding box = 33148 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1444 um.
#Total wire length on LAYER M3 = 40392 um.
#Total wire length on LAYER M4 = 41772 um.
#Total wire length on LAYER M5 = 4023 um.
#Total wire length on LAYER M6 = 1472 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 65823
#Total number of multi-cut vias = 267 (  0.4%)
#Total number of single cut vias = 65556 ( 99.6%)
#Up-Via Summary (total 65823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20923 ( 98.7%)       267 (  1.3%)      21190
# M2             21180 (100.0%)         0 (  0.0%)      21180
# M3             22163 (100.0%)         0 (  0.0%)      22163
# M4               999 (100.0%)         0 (  0.0%)        999
# M5               291 (100.0%)         0 (  0.0%)        291
#-----------------------------------------------------------
#                65556 ( 99.6%)       267 (  0.4%)      65823 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:07
#Elapsed time = 00:02:07
#Increased memory = -2.24 (MB)
#Total memory = 1971.32 (MB)
#Peak memory = 2011.96 (MB)
#detailRoute Statistics:
#Cpu time = 00:02:07
#Elapsed time = 00:02:07
#Increased memory = -2.24 (MB)
#Total memory = 1971.32 (MB)
#Peak memory = 2011.96 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:02:58
#Elapsed time = 00:02:57
#Increased memory = 94.84 (MB)
#Total memory = 1951.38 (MB)
#Peak memory = 2011.96 (MB)
#Number of warnings = 21
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 12:53:42 2023
#
% End globalDetailRoute (date=03/18 12:53:42, total cpu=0:02:58, real=0:02:58, peak res=2012.0M, current mem=1949.9M)
        NanoRoute done. (took cpu=0:02:58 real=0:02:57)
      Clock detailed routing done.
Checking guided vs. routed lengths for 313 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          259
       100.000     200.000           37
       200.000     300.000           12
       300.000     400.000            2
       400.000     500.000            2
       500.000     600.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          235
        0.000      5.000           53
        5.000     10.000           16
       10.000     15.000            5
       15.000     20.000            2
       20.000     25.000            1
       25.000     30.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_211 (40 terminals)
    Guided length:  max path =    77.201um, total =   131.299um
    Routed length:  max path =    80.000um, total =   178.690um
    Deviation:      max path =     3.626%,  total =    36.093%

    Net CTS_255 (89 terminals)
    Guided length:  max path =    44.800um, total =   322.798um
    Routed length:  max path =    57.400um, total =   380.140um
    Deviation:      max path =    28.125%,  total =    17.764%

    Net CTS_144 (100 terminals)
    Guided length:  max path =    67.400um, total =   340.099um
    Routed length:  max path =    60.800um, total =   424.560um
    Deviation:      max path =    -9.792%,  total =    24.834%

    Net CTS_276 (99 terminals)
    Guided length:  max path =    48.800um, total =   336.200um
    Routed length:  max path =    43.400um, total =   415.680um
    Deviation:      max path =   -11.066%,  total =    23.641%

    Net CTS_7 (101 terminals)
    Guided length:  max path =    64.600um, total =   343.200um
    Routed length:  max path =    64.000um, total =   424.100um
    Deviation:      max path =    -0.929%,  total =    23.572%

    Net CTS_31 (101 terminals)
    Guided length:  max path =    86.600um, total =   358.000um
    Routed length:  max path =    77.800um, total =   442.265um
    Deviation:      max path =   -10.162%,  total =    23.538%

    Net CTS_73 (91 terminals)
    Guided length:  max path =    70.999um, total =   303.800um
    Routed length:  max path =    63.400um, total =   375.260um
    Deviation:      max path =   -10.703%,  total =    23.522%

    Net CTS_92 (101 terminals)
    Guided length:  max path =    89.800um, total =   317.798um
    Routed length:  max path =    83.400um, total =   391.745um
    Deviation:      max path =    -7.127%,  total =    23.268%

    Net CTS_186 (101 terminals)
    Guided length:  max path =    65.600um, total =   337.399um
    Routed length:  max path =    66.200um, total =   415.580um
    Deviation:      max path =     0.915%,  total =    23.172%

    Net CTS_137 (101 terminals)
    Guided length:  max path =    41.800um, total =   353.001um
    Routed length:  max path =    49.000um, total =   433.375um
    Deviation:      max path =    17.225%,  total =    22.769%

Set FIXED routing status on 313 net(s)
Set FIXED placed status on 311 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2304.67 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2335.05 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2335.05 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 313  Num Prerouted Wires = 65810
[NR-eGR] Read numTotalNets=62271  numIgnoredNets=313
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 61958 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 91 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.005400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 61867 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.134835e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       177( 0.10%)        14( 0.01%)         1( 0.00%)   ( 0.11%) 
[NR-eGR]      M3  (3)        14( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       270( 0.16%)         1( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M5  (5)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              467( 0.04%)        17( 0.00%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 224844
[NR-eGR]     M2  (2V) length: 4.728038e+05um, number of vias: 325762
[NR-eGR]     M3  (3H) length: 4.947175e+05um, number of vias: 36167
[NR-eGR]     M4  (4V) length: 1.728121e+05um, number of vias: 6786
[NR-eGR]     M5  (5H) length: 7.735370e+04um, number of vias: 2067
[NR-eGR]     M6  (6V) length: 2.927637e+04um, number of vias: 754
[NR-eGR]     M7  (7H) length: 4.532000e+03um, number of vias: 968
[NR-eGR]     M8  (8V) length: 7.744800e+03um, number of vias: 0
[NR-eGR] Total length: 1.259240e+06um, number of vias: 597348
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.18 sec, Real: 3.19 sec, Curr Mem: 2322.05 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.6 real=0:00:03.6)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       313 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=313, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62230 (unrouted=272, trialRouted=61958, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=252, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:03:05 real=0:03:05)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=60597 and nets=62543 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2309.047M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock DAG stats after routing clock trees:
    cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
    cell areas       : b=2516.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2567.880um^2
    cell capacitance : b=1.380pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.396pF
    sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.694pF, leaf=13.812pF, total=15.505pF
    wire lengths     : top=0.000um, trunk=10792.340um, leaf=78311.100um, total=89103.440um
    hp wire lengths  : top=0.000um, trunk=8207.800um, leaf=23702.700um, total=31910.500um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=4, worst=[0.003ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.005ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=87 avg=0.054ns sd=0.021ns min=0.020ns max=0.093ns {52 <= 0.063ns, 29 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.107ns {1 <= 0.063ns, 20 <= 0.084ns, 126 <= 0.094ns, 56 <= 0.100ns, 19 <= 0.105ns} {4 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 196 CKBD12: 50 CKBD8: 11 CKBD6: 4 CKBD4: 6 CKBD3: 7 CKBD2: 11 CKBD1: 2 
   Logics: CKAN2D1: 24 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
    skew_group clk2/CON: insertion delay [min=0.399, max=0.459, avg=0.428, sd=0.015], skew [0.060 vs 0.057*], 99.7% {0.399, 0.457} (wid=0.061 ws=0.040) (gid=0.432 gs=0.081)
  CCOpt::Phase::Routing done. (took cpu=0:03:08 real=0:03:07)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 313, tested: 313, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 3
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              0                    0                   0            0                    0                   0
    leaf               4 [100.0%]           3 (75.0%)           0            0                    3 (75.0%)           1 (25.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total              4 [100.0%]           3 (75.0%)           0            0                    3 (75.0%)           1 (25.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 6.480um^2 (0.252%)
    Max. move: 3.600um(CTS_ccl_a_buf_00838 {Ccopt::ClockTree::ClockDriver at 0x7f72c1592428, uid:A5c75b, a ccl_a CKBD12 at (277.000,497.800) in powerdomain auto-default in usermodule module fullchip in clock tree clk1}), Min. move: 0.000um, Avg. move: 0.900um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
      cell areas       : b=2522.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2574.360um^2
      cell capacitance : b=1.383pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.400pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.694pF, leaf=13.812pF, total=15.505pF
      wire lengths     : top=0.000um, trunk=10792.340um, leaf=78311.100um, total=89103.440um
      hp wire lengths  : top=0.000um, trunk=8211.400um, leaf=23702.700um, total=31914.100um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=87 avg=0.054ns sd=0.021ns min=0.020ns max=0.093ns {52 <= 0.063ns, 29 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.106ns {1 <= 0.063ns, 21 <= 0.084ns, 128 <= 0.094ns, 56 <= 0.100ns, 19 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 199 CKBD12: 47 CKBD8: 11 CKBD6: 4 CKBD4: 6 CKBD3: 7 CKBD2: 11 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
      skew_group clk2/CON: insertion delay [min=0.399, max=0.459, avg=0.428, sd=0.015], skew [0.060 vs 0.057*], 99.7% {0.399, 0.457} (wid=0.061 ws=0.040) (gid=0.432 gs=0.081)
    Upsizing to fix DRVs done. (took cpu=0:00:00.9 real=0:00:00.9)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 47 variables and 124 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:01.5 real=0:00:01.5)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 313, tested: 313, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
      cell areas       : b=2522.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2574.360um^2
      cell capacitance : b=1.383pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.400pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.694pF, leaf=13.812pF, total=15.505pF
      wire lengths     : top=0.000um, trunk=10792.340um, leaf=78311.100um, total=89103.440um
      hp wire lengths  : top=0.000um, trunk=8211.400um, leaf=23702.700um, total=31914.100um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=87 avg=0.054ns sd=0.021ns min=0.020ns max=0.093ns {52 <= 0.063ns, 29 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.106ns {1 <= 0.063ns, 21 <= 0.084ns, 128 <= 0.094ns, 56 <= 0.100ns, 19 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 199 CKBD12: 47 CKBD8: 11 CKBD6: 4 CKBD4: 6 CKBD3: 7 CKBD2: 11 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
      skew_group clk2/CON: insertion delay [min=0.399, max=0.459, avg=0.428, sd=0.015], skew [0.060 vs 0.057*], 99.7% {0.399, 0.457} (wid=0.061 ws=0.040) (gid=0.432 gs=0.081)
    Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 313, nets tested: 313, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
      cell areas       : b=2522.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2574.360um^2
      cell capacitance : b=1.383pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.400pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.694pF, leaf=13.812pF, total=15.505pF
      wire lengths     : top=0.000um, trunk=10792.340um, leaf=78311.100um, total=89103.440um
      hp wire lengths  : top=0.000um, trunk=8211.400um, leaf=23702.700um, total=31914.100um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=87 avg=0.054ns sd=0.021ns min=0.020ns max=0.093ns {52 <= 0.063ns, 29 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.106ns {1 <= 0.063ns, 21 <= 0.084ns, 128 <= 0.094ns, 56 <= 0.100ns, 19 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 199 CKBD12: 47 CKBD8: 11 CKBD6: 4 CKBD4: 6 CKBD3: 7 CKBD2: 11 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
      skew_group clk2/CON: insertion delay [min=0.399, max=0.459, avg=0.428, sd=0.015], skew [0.060 vs 0.057*], 99.7% {0.399, 0.457} (wid=0.061 ws=0.040) (gid=0.432 gs=0.081)
    Buffering to fix DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 1 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized           Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0           0                   0                    0                   0
    trunk              8 [80.0%]            0           1 (12.5%)           0                    1 (12.5%)           7 (87.5%)
    leaf               2 [20.0%]            0           0                   0                    0 (0.0%)            2 (100.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             10 [100.0%]           0           1 (10.0%)           0                    1 (10.0%)           9 (90.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 1, Sized but same area: 0, Unchanged: 9, Area change: -2.160um^2 (-0.084%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
      cell areas       : b=2520.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2572.200um^2
      cell capacitance : b=1.382pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.398pF
      sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.694pF, leaf=13.812pF, total=15.505pF
      wire lengths     : top=0.000um, trunk=10792.340um, leaf=78311.100um, total=89103.440um
      hp wire lengths  : top=0.000um, trunk=8211.400um, leaf=23702.700um, total=31914.100um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=87 avg=0.054ns sd=0.021ns min=0.020ns max=0.093ns {52 <= 0.063ns, 29 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.106ns {1 <= 0.063ns, 21 <= 0.084ns, 128 <= 0.094ns, 56 <= 0.100ns, 19 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 199 CKBD12: 46 CKBD8: 12 CKBD6: 4 CKBD4: 6 CKBD3: 7 CKBD2: 11 CKBD1: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
      skew_group clk2/CON: insertion delay [min=0.401, max=0.459, avg=0.428, sd=0.014], skew [0.058 vs 0.057*], 100% {0.401, 0.458} (wid=0.061 ws=0.040) (gid=0.431 gs=0.081)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.6 real=0:00:00.6)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:14:50 mem=2356.3M) ***
Total net bbox length = 9.766e+05 (4.378e+05 5.388e+05) (ext = 9.334e+04)
Move report: Detail placement moves 2 insts, mean move: 1.00 um, max move: 1.20 um
	Max move on inst (U44671): (342.40, 436.60) --> (343.60, 436.60)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2356.3MB
Summary Report:
Instances move: 2 (out of 60597 movable)
Instances flipped: 0
Mean displacement: 1.00 um
Max displacement: 1.20 um (Instance: U44671) (342.4, 436.6) -> (343.6, 436.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 9.766e+05 (4.379e+05 5.388e+05) (ext = 9.334e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2356.3MB
*** Finished refinePlace (1:14:52 mem=2356.3M) ***
    Moved 0, flipped 0 and cell swapped 0 of 20879 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.3 real=0:00:02.3)
    Set dirty flag on 19 insts, 34 nets
  PostConditioning done.
Net route status summary:
  Clock:       313 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=313, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62230 (unrouted=272, trialRouted=61958, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=252, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats after post-conditioning:
    cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
    cell areas       : b=2520.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2572.200um^2
    cell capacitance : b=1.382pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.398pF
    sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.694pF, leaf=13.812pF, total=15.505pF
    wire lengths     : top=0.000um, trunk=10792.340um, leaf=78311.100um, total=89103.440um
    hp wire lengths  : top=0.000um, trunk=8211.400um, leaf=23702.700um, total=31914.100um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=87 avg=0.054ns sd=0.021ns min=0.020ns max=0.093ns {52 <= 0.063ns, 29 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.106ns {1 <= 0.063ns, 21 <= 0.084ns, 128 <= 0.094ns, 56 <= 0.100ns, 19 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 199 CKBD12: 46 CKBD8: 12 CKBD6: 4 CKBD4: 6 CKBD3: 7 CKBD2: 11 CKBD1: 2 
   Logics: CKAN2D1: 24 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
    skew_group clk2/CON: insertion delay [min=0.401, max=0.459, avg=0.428, sd=0.014], skew [0.058 vs 0.057*], 100% {0.401, 0.458} (wid=0.061 ws=0.040) (gid=0.431 gs=0.081)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:08.9 real=0:00:08.9)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        287     2520.360       1.382
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                     24       51.840       0.017
  All                            311     2572.200       1.398
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     10792.340
  Leaf      78311.100
  Total     89103.440
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       8211.400
  Leaf       23702.700
  Total      31914.100
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     1.397     1.694     3.091
  Leaf     18.414    13.812    32.226
  Total    19.812    15.505    35.317
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  20568    18.413     0.001       0.000      0.001    0.001
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.001       0.000      0.001    [0.001]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       87      0.054       0.021      0.020    0.093    {52 <= 0.063ns, 29 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}                                         -
  Leaf        0.105      226      0.092       0.007      0.023    0.106    {1 <= 0.063ns, 21 <= 0.084ns, 128 <= 0.094ns, 56 <= 0.100ns, 19 <= 0.105ns}    {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  CKBD16     buffer     199      2005.920
  CKBD12     buffer      46       364.320
  CKBD8      buffer      12        69.120
  CKBD6      buffer       4        17.280
  CKBD4      buffer       6        19.440
  CKBD3      buffer       7        17.640
  CKBD2      buffer      11        23.760
  CKBD1      buffer       2         2.880
  CKAN2D1    logic       24        51.840
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.300     0.355     0.055       0.057         0.041           0.042           0.331        0.014     100% {0.300, 0.355}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.300     0.355     0.055       0.057         0.041           0.042           0.331        0.014     100% {0.300, 0.355}
  WC:setup.late    clk2/CON      0.401     0.459     0.058    0.057*           0.040           0.043           0.428        0.014     100% {0.401, 0.458}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  ---------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk2/CON      Min        0.401    core_instance_2_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_25_/CP
  WC:setup.late    clk2/CON      Max        0.459    core_instance_2_norm_instance_fifo_top_instance_fifo_instance_rd_ptr_reg_2_/CP
  ---------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 64 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ---------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  ---------------------------------------------------------------------------------------------------------
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  genblk1_24__inst2_sync_d1_reg/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  genblk1_24__inst2_sync_q_reg/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  genblk1_25__inst2_sync_d1_reg/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  genblk1_25__inst2_sync_q_reg/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  genblk1_26__inst2_sync_d1_reg/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  genblk1_26__inst2_sync_q_reg/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  genblk1_27__inst2_sync_d1_reg/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  genblk1_28__inst2_sync_d1_reg/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  genblk1_28__inst2_sync_q_reg/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  genblk1_27__inst2_sync_q_reg/CP
  ---------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.7 real=0:00:00.7)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:02.0 real=0:00:02.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=287, i=0, icg=0, nicg=0, l=24, total=311
  cell areas       : b=2520.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2572.200um^2
  cell capacitance : b=1.382pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.398pF
  sink capacitance : count=20568, total=18.413pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=1.694pF, leaf=13.812pF, total=15.505pF
  wire lengths     : top=0.000um, trunk=10792.340um, leaf=78311.100um, total=89103.440um
  hp wire lengths  : top=0.000um, trunk=8211.400um, leaf=23702.700um, total=31914.100um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=87 avg=0.054ns sd=0.021ns min=0.020ns max=0.093ns {52 <= 0.063ns, 29 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=226 avg=0.092ns sd=0.007ns min=0.023ns max=0.106ns {1 <= 0.063ns, 21 <= 0.084ns, 128 <= 0.094ns, 56 <= 0.100ns, 19 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 199 CKBD12: 46 CKBD8: 12 CKBD6: 4 CKBD4: 6 CKBD3: 7 CKBD2: 11 CKBD1: 2 
 Logics: CKAN2D1: 24 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.300, max=0.355, avg=0.331, sd=0.014], skew [0.055 vs 0.057], 100% {0.300, 0.355} (wid=0.053 ws=0.041) (gid=0.334 gs=0.068)
  skew_group clk2/CON: insertion delay [min=0.401, max=0.459, avg=0.428, sd=0.014], skew [0.058 vs 0.057*], 100% {0.401, 0.458} (wid=0.061 ws=0.040) (gid=0.431 gs=0.081)
Logging CTS constraint violations...
  Clock tree clk2 has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 64 slew violations below cell CTS_ccl_a_buf_00363 (a lib_cell CKBD12) at (124.000,386.200), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin genblk1_27__inst2_sync_q_reg/CP with a slew time target of 0.105ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk2/CON in half corner WC:setup.late. Achieved skew of 0.058ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.8 real=0:00:02.7)
Runtime done. (took cpu=0:05:19 real=0:05:18)
Runtime Summary
===============
Clock Runtime:  (30%) Core CTS          92.89 (Init 8.30, Construction 23.61, Implementation 44.06, eGRPC 6.24, PostConditioning 6.64, Other 4.03)
Clock Runtime:  (65%) CTS services     199.32 (RefinePlace 10.14, EarlyGlobalClock 8.60, NanoRoute 177.46, ExtractRC 3.11, TimingAnalysis 0.00)
Clock Runtime:   (4%) Other CTS         13.06 (Init 4.02, CongRepair/EGR-DP 7.06, TimingUpdate 1.98, Other 0.00)
Clock Runtime: (100%) Total            305.27

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1911.2M, totSessionCpu=1:14:57 **
**WARN: (IMPOPT-576):	20 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	inst1[38] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[37] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[36] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[34] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[33] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[32] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[38] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[37] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[36] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[34] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[33] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[32] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1913.0M, totSessionCpu=1:15:08 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2310.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=2310.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2316.2M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2325.46)
Total number of fetched objects 62316
End delay calculation. (MEM=2384.67 CPU=0:00:08.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2384.67 CPU=0:00:11.5 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=1:15:23 mem=2384.7M)
** Profile ** Overall slacks :  cpu=0:00:15.9, mem=2384.7M
** Profile ** DRVs :  cpu=0:00:02.0, mem=2384.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.405  | -0.285  | -0.144  | -0.405  |
|           TNS (ns):|-166.011 | -59.353 | -0.313  |-106.344 |
|    Violating Paths:|  3187   |  2798   |    5    |   384   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.077%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2384.7M
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1938.1M, totSessionCpu=1:15:26 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 60597

Instance distribution across the VT partitions:

 LVT : inst = 15275 (25.2%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 15275 (25.2%)

 HVT : inst = 45322 (74.8%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 45322 (74.8%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 2333.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2333.7M) ***
*** Starting optimizing excluded clock nets MEM= 2333.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2333.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 313 nets with fixed/cover wires excluded.
Info: 313 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:15:29.0/1:15:37.2 (1.0), mem = 2333.7M
(I,S,L,T): WC_VIEW: 154.505, 47.2292, 2.12392, 203.858
(I,S,L,T): WC_VIEW: 154.505, 47.2292, 2.12392, 203.858
*** DrvOpt [finish] : cpu/real = 0:00:08.1/0:00:08.1 (1.0), totSession cpu/real = 1:15:37.0/1:15:45.2 (1.0), mem = 2465.1M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.405
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 313 nets with fixed/cover wires excluded.
Info: 313 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:15:39.8/1:15:48.0 (1.0), mem = 2465.1M
(I,S,L,T): WC_VIEW: 154.505, 47.2292, 2.12392, 203.858
*info: 313 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
*info: 313 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.405 TNS Slack -166.012 Density 60.08
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.405|-106.344|
|reg2cgate |-0.144|  -0.313|
|reg2reg   |-0.285| -59.355|
|HEPG      |-0.285| -59.668|
|All Paths |-0.405|-166.012|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.144ns TNS -0.313ns; reg2reg* WNS -0.285ns TNS -59.353ns; HEPG WNS -0.285ns TNS -59.353ns; all paths WNS -0.405ns TNS -166.011ns; Real time 0:06:12
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.285|   -0.405| -59.668| -166.012|    60.08%|   0:00:01.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.244|   -0.405| -58.930| -165.274|    60.08%|   0:00:02.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.237|   -0.405| -58.790| -165.135|    60.09%|   0:00:00.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.232|   -0.405| -58.717| -165.062|    60.09%|   0:00:01.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.221|   -0.405| -58.494| -164.838|    60.09%|   0:00:01.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.215|   -0.405| -58.355| -164.699|    60.09%|   0:00:01.0| 2519.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.204|   -0.405| -58.094| -164.438|    60.10%|   0:00:03.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.205|   -0.405| -58.092| -164.437|    60.10%|   0:00:02.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.202|   -0.405| -57.982| -164.327|    60.11%|   0:00:00.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.200|   -0.405| -57.867| -164.211|    60.12%|   0:00:01.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.200|   -0.405| -57.843| -164.188|    60.12%|   0:00:00.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.195|   -0.405| -57.779| -164.123|    60.12%|   0:00:01.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.194|   -0.405| -57.778| -164.122|    60.12%|   0:00:00.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.193|   -0.405| -57.773| -164.117|    60.13%|   0:00:01.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.193|   -0.405| -57.769| -164.113|    60.13%|   0:00:01.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.193|   -0.405| -57.766| -164.111|    60.13%|   0:00:00.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.193|   -0.405| -57.764| -164.109|    60.13%|   0:00:00.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.194|   -0.405| -57.764| -164.108|    60.13%|   0:00:00.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.194|   -0.405| -57.760| -164.104|    60.14%|   0:00:01.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.194|   -0.405| -57.685| -164.030|    60.14%|   0:00:00.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.194|   -0.405| -57.641| -163.986|    60.14%|   0:00:00.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.194|   -0.405| -57.629| -163.974|    60.14%|   0:00:00.0| 2553.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_19_/D        |
|  -0.194|   -0.405| -57.343| -163.687|    60.14%|   0:00:01.0| 2561.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.194|   -0.405| -57.110| -163.454|    60.14%|   0:00:01.0| 2561.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.194|   -0.405| -54.574| -160.918|    60.14%|   0:00:00.0| 2561.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.194|   -0.405| -49.972| -156.316|    60.15%|   0:00:04.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.194|   -0.405| -49.378| -155.722|    60.15%|   0:00:02.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -49.318| -155.663|    60.15%|   0:00:00.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -44.097| -150.442|    60.15%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -41.747| -148.092|    60.16%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -41.564| -147.908|    60.16%|   0:00:00.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.194|   -0.405| -38.242| -144.586|    60.16%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -37.956| -144.301|    60.16%|   0:00:00.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -36.528| -142.873|    60.18%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -31.582| -137.926|    60.19%|   0:00:03.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -28.368| -134.713|    60.20%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -22.977| -129.322|    60.21%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -21.786| -128.130|    60.22%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -21.739| -128.083|    60.22%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -21.098| -127.443|    60.23%|   0:00:00.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -16.871| -123.215|    60.24%|   0:00:02.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -14.814| -121.158|    60.25%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -14.401| -120.746|    60.26%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -14.183| -120.527|    60.26%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.194|   -0.405| -13.528| -119.872|    60.28%|   0:00:01.0| 2580.5M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|  -0.194|   -0.405| -12.660| -119.004|    60.28%|   0:00:01.0| 2580.5M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|  -0.194|   -0.405| -11.782| -118.126|    60.29%|   0:00:01.0| 2580.5M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|  -0.194|   -0.405| -11.723| -118.067|    60.29%|   0:00:00.0| 2580.5M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|  -0.194|   -0.405| -11.655| -117.999|    60.29%|   0:00:00.0| 2580.5M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|  -0.194|   -0.405| -11.648| -117.992|    60.30%|   0:00:01.0| 2580.5M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|  -0.194|   -0.405| -10.066| -116.410|    60.32%|   0:00:03.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_12_/D      |
|  -0.194|   -0.405| -10.042| -116.387|    60.32%|   0:00:00.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_8_/D                                      |
|  -0.194|   -0.405| -10.003| -116.347|    60.32%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_8_/D                                      |
|  -0.194|   -0.405|  -9.551| -115.896|    60.34%|   0:00:01.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_9_/D                                      |
|  -0.194|   -0.405|  -9.545| -115.889|    60.34%|   0:00:00.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_9_/D                                      |
|  -0.194|   -0.405|  -9.531| -115.875|    60.34%|   0:00:00.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_9_/D                                      |
|  -0.194|   -0.405|  -9.013| -115.358|    60.34%|   0:00:02.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_mac_array_instance_col_idx_5__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_mac_8in_instance_product4_reg_reg_7_/D    |
|  -0.194|   -0.405|  -8.978| -115.322|    60.35%|   0:00:00.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_mac_array_instance_col_idx_5__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_mac_8in_instance_product4_reg_reg_7_/D    |
|  -0.194|   -0.405|  -8.974| -115.319|    60.35%|   0:00:00.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_1_/D                                     |
|  -0.194|   -0.405|  -8.975| -115.319|    60.35%|   0:00:00.0| 2580.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:50.7 real=0:00:51.0 mem=2580.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:50.8 real=0:00:51.0 mem=2580.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.405|-106.344|
|reg2cgate |-0.027|  -0.044|
|reg2reg   |-0.194|  -8.930|
|HEPG      |-0.194|  -8.975|
|All Paths |-0.405|-115.319|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.027ns TNS -0.044ns; reg2reg* WNS -0.194ns TNS -8.934ns; HEPG WNS -0.194ns TNS -8.934ns; all paths WNS -0.405ns TNS -115.322ns; Real time 0:07:03
** GigaOpt Optimizer WNS Slack -0.405 TNS Slack -115.319 Density 60.35
*** Starting refinePlace (1:16:43 mem=2580.5M) ***
Total net bbox length = 9.778e+05 (4.387e+05 5.392e+05) (ext = 9.334e+04)
Density distribution unevenness ratio = 19.623%
Density distribution unevenness ratio = 19.623%
Move report: Timing Driven Placement moves 447 insts, mean move: 3.61 um, max move: 51.20 um
	Max move on inst (FE_OCPC5579_n15240): (684.80, 375.40) --> (703.60, 343.00)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 2580.5MB
Move report: Detail placement moves 1530 insts, mean move: 0.52 um, max move: 3.60 um
	Max move on inst (U29063): (667.80, 375.40) --> (666.00, 373.60)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 2578.5MB
Summary Report:
Instances move: 1802 (out of 60332 movable)
Instances flipped: 3
Mean displacement: 1.28 um
Max displacement: 51.20 um (Instance: FE_OCPC5579_n15240) (684.8, 375.4) -> (703.6, 343)
	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
Total net bbox length = 9.781e+05 (4.390e+05 5.391e+05) (ext = 9.334e+04)
Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 2578.5MB
*** Finished refinePlace (1:16:52 mem=2578.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2578.5M)


Density : 0.6035
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.2 real=0:00:11.0 mem=2578.5M) ***
** GigaOpt Optimizer WNS Slack -0.405 TNS Slack -115.967 Density 60.35
Skipped Place ECO bump recovery (TNS opt)
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.405|-106.344|
|reg2cgate |-0.027|  -0.044|
|reg2reg   |-0.221|  -9.578|
|HEPG      |-0.221|  -9.623|
|All Paths |-0.405|-115.967|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 313 constrained nets 
Layer 7 has 90 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:03 real=0:01:03 mem=2578.5M) ***

(I,S,L,T): WC_VIEW: 155.227, 47.7697, 2.14626, 205.143
*** SetupOpt [finish] : cpu/real = 0:01:14.2/0:01:14.2 (1.0), totSession cpu/real = 1:16:54.0/1:17:02.2 (1.0), mem = 2543.4M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 313 nets with fixed/cover wires excluded.
Info: 313 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:16:54.5/1:17:02.6 (1.0), mem = 2408.4M
(I,S,L,T): WC_VIEW: 155.227, 47.7697, 2.14626, 205.143
*info: 313 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
*info: 313 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.405 TNS Slack -115.967 Density 60.35
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.405|-106.344|
|reg2cgate |-0.027|  -0.044|
|reg2reg   |-0.221|  -9.578|
|HEPG      |-0.221|  -9.623|
|All Paths |-0.405|-115.967|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.027ns TNS -0.044ns; reg2reg* WNS -0.221ns TNS -9.582ns; HEPG WNS -0.221ns TNS -9.582ns; all paths WNS -0.405ns TNS -115.970ns; Real time 0:07:27
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.221|   -0.405|  -9.623| -115.967|    60.35%|   0:00:00.0| 2448.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.189|   -0.405|  -8.998| -115.342|    60.35%|   0:00:03.0| 2487.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.181|   -0.405|  -8.714| -115.059|    60.36%|   0:00:02.0| 2487.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.174|   -0.405|  -8.649| -114.993|    60.36%|   0:00:10.0| 2526.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.171|   -0.405|  -8.582| -114.926|    60.36%|   0:00:14.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.167|   -0.405|  -8.392| -114.736|    60.36%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.167|   -0.405|  -8.368| -114.712|    60.36%|   0:00:05.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.161|   -0.405|  -8.344| -114.688|    60.36%|   0:00:02.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.159|   -0.405|  -8.252| -114.596|    60.37%|   0:00:24.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.159|   -0.405|  -8.224| -114.568|    60.37%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.151|   -0.405|  -8.096| -114.440|    60.38%|   0:00:00.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.150|   -0.405|  -8.078| -114.423|    60.38%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.144|   -0.405|  -7.945| -114.289|    60.40%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.144|   -0.405|  -7.942| -114.286|    60.40%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.141|   -0.405|  -7.904| -114.248|    60.43%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.141|   -0.405|  -7.790| -114.135|    60.42%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.141|   -0.405|  -7.726| -114.071|    60.43%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.139|   -0.405|  -7.722| -114.067|    60.44%|   0:00:00.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.134|   -0.405|  -7.700| -114.044|    60.44%|   0:00:00.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.134|   -0.405|  -7.700| -114.044|    60.44%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.132|   -0.405|  -7.707| -114.051|    60.45%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.126|   -0.405|  -7.645| -113.990|    60.46%|   0:00:03.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.126|   -0.405|  -7.556| -113.900|    60.46%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.123|   -0.405|  -7.530| -113.874|    60.47%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.120|   -0.405|  -7.487| -113.831|    60.49%|   0:00:03.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.116|   -0.405|  -7.384| -113.728|    60.50%|   0:00:07.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.116|   -0.405|  -7.382| -113.726|    60.50%|   0:00:00.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.114|   -0.405|  -7.380| -113.724|    60.50%|   0:00:01.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.109|   -0.405|  -7.251| -113.595|    60.51%|   0:00:03.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.107|   -0.405|  -7.120| -113.464|    60.51%|   0:00:02.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.104|   -0.405|  -7.115| -113.459|    60.52%|   0:00:02.0| 2545.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.100|   -0.405|  -6.914| -113.258|    60.52%|   0:00:13.0| 2554.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.098|   -0.405|  -6.892| -113.236|    60.52%|   0:00:01.0| 2538.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.095|   -0.405|  -6.909| -113.254|    60.53%|   0:00:01.0| 2538.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.095|   -0.405|  -6.902| -113.246|    60.53%|   0:00:01.0| 2538.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.093|   -0.405|  -6.864| -113.208|    60.54%|   0:00:09.0| 2576.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.093|   -0.405|  -6.854| -113.199|    60.54%|   0:00:01.0| 2576.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.090|   -0.405|  -6.772| -113.116|    60.54%|   0:00:09.0| 2576.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.089|   -0.405|  -6.746| -113.090|    60.54%|   0:00:02.0| 2576.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.086|   -0.405|  -6.698| -113.042|    60.55%|   0:00:01.0| 2576.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.082|   -0.405|  -6.601| -112.946|    60.56%|   0:00:11.0| 2576.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.081|   -0.405|  -6.569| -112.913|    60.56%|   0:00:03.0| 2576.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.079|   -0.405|  -6.518| -112.863|    60.57%|   0:00:07.0| 2576.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.077|   -0.405|  -6.470| -112.815|    60.58%|   0:00:08.0| 2574.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.083|   -0.405|  -6.572| -112.917|    60.67%|   0:00:39.0| 2552.4M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_rd_ptr_reg_0_/Q                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 62472
End delay calculation. (MEM=0 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:12.1 REAL=0:00:12.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:18.5/0:00:18.4 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 3 and inserted 12 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.047|   -0.435|  -1.262| -113.551|    60.68%|   0:00:29.0| 2618.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.044|   -0.435|  -1.262| -113.551|    60.68%|   0:00:00.0| 2618.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_17_/D        |
|  -0.045|   -0.435|  -1.251| -113.540|    60.68%|   0:00:02.0| 2618.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.044|   -0.435|  -1.248| -113.537|    60.68%|   0:00:00.0| 2618.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.044|   -0.435|  -1.244| -113.533|    60.68%|   0:00:02.0| 2618.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.043|   -0.435|  -1.226| -113.515|    60.68%|   0:00:00.0| 2618.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.040|   -0.435|  -1.213| -113.503|    60.68%|   0:00:02.0| 2618.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.040|   -0.435|  -1.195| -113.484|    60.68%|   0:00:02.0| 2618.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.040|   -0.435|  -1.200| -113.489|    60.71%|   0:00:07.0| 2618.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.040|   -0.435|  -1.197| -113.486|    60.73%|   0:00:04.0| 2618.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.033|   -0.435|  -0.873| -113.163|    60.73%|   0:00:09.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.031|   -0.435|  -0.864| -113.153|    60.73%|   0:00:02.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.031|   -0.435|  -0.859| -113.148|    60.73%|   0:00:00.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.030|   -0.435|  -0.855| -113.145|    60.73%|   0:00:00.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_5_/D         |
|  -0.029|   -0.435|  -0.854| -113.143|    60.73%|   0:00:05.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.029|   -0.435|  -0.847| -113.136|    60.73%|   0:00:02.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.030|   -0.435|  -0.826| -113.116|    60.73%|   0:00:00.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.031|   -0.435|  -0.810| -113.099|    60.74%|   0:00:01.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.031|   -0.435|  -0.810| -113.099|    60.74%|   0:00:01.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.030|   -0.435|  -0.797| -113.086|    60.74%|   0:00:00.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.029|   -0.435|  -0.792| -113.081|    60.74%|   0:00:01.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.028|   -0.435|  -0.782| -113.071|    60.75%|   0:00:02.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.028|   -0.435|  -0.767| -113.057|    60.75%|   0:00:04.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.028|   -0.435|  -0.767| -113.057|    60.75%|   0:00:01.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.028|   -0.435|  -0.767| -113.057|    60.75%|   0:00:00.0| 2661.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:35 real=0:04:35 mem=2661.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.435|   -0.435|-112.289| -113.057|    60.75%|   0:00:00.0| 2661.5M|   WC_VIEW|  default| pmem_out2[121]                                     |
|  -0.418|   -0.418|-101.393| -102.161|    60.75%|   0:00:01.0| 2661.5M|   WC_VIEW|  default| pmem_out2[81]                                      |
|  -0.396|   -0.396| -98.716|  -99.483|    60.75%|   0:00:00.0| 2661.5M|   WC_VIEW|  default| pmem_out2[81]                                      |
|  -0.396|   -0.396| -96.021|  -96.789|    60.75%|   0:00:00.0| 2661.5M|   WC_VIEW|  default| pmem_out2[81]                                      |
|  -0.362|   -0.362| -94.108|  -94.876|    60.75%|   0:00:00.0| 2661.5M|   WC_VIEW|  default| pmem_out2[81]                                      |
|  -0.356|   -0.356| -93.979|  -94.747|    60.75%|   0:00:00.0| 2661.5M|   WC_VIEW|  default| pmem_out2[52]                                      |
|  -0.356|   -0.356| -93.942|  -94.710|    60.75%|   0:00:00.0| 2661.5M|   WC_VIEW|  default| pmem_out2[52]                                      |
|  -0.355|   -0.355| -93.891|  -94.659|    60.75%|   0:00:00.0| 2661.5M|   WC_VIEW|  default| pmem_out2[61]                                      |
|  -0.342|   -0.342| -95.734|  -96.502|    60.75%|   0:00:01.0| 2661.5M|   WC_VIEW|  default| pmem_out2[185]                                     |
|  -0.329|   -0.329| -94.563|  -95.330|    60.76%|   0:00:00.0| 2661.5M|   WC_VIEW|  default| pmem_out1[60]                                      |
|  -0.324|   -0.324| -85.535|  -86.302|    60.76%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[61]                                      |
|  -0.322|   -0.322| -85.409|  -86.177|    60.76%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[54]                                      |
|  -0.322|   -0.322| -83.281|  -84.048|    60.76%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[60]                                      |
|  -0.322|   -0.322| -83.172|  -83.939|    60.76%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[60]                                      |
|  -0.322|   -0.322| -83.066|  -83.834|    60.76%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[60]                                      |
|  -0.304|   -0.304| -82.533|  -83.300|    60.76%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[58]                                      |
|  -0.297|   -0.297| -81.202|  -81.969|    60.76%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[81]                                      |
|  -0.289|   -0.289| -77.313|  -78.081|    60.76%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out1[60]                                      |
|  -0.289|   -0.289| -73.696|  -74.464|    60.77%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out1[60]                                      |
|  -0.277|   -0.277| -69.326|  -70.094|    60.77%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[42]                                      |
|  -0.271|   -0.271| -64.154|  -64.921|    60.77%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[78]                                      |
|  -0.271|   -0.271| -63.880|  -64.647|    60.77%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[78]                                      |
|  -0.262|   -0.262| -63.357|  -64.125|    60.77%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[121]                                     |
|  -0.251|   -0.251| -60.558|  -61.326|    60.77%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[6]                                       |
|  -0.243|   -0.243| -59.273|  -60.040|    60.77%|   0:00:02.0| 2680.6M|   WC_VIEW|  default| pmem_out2[28]                                      |
|  -0.243|   -0.243| -57.839|  -58.606|    60.77%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[28]                                      |
|  -0.234|   -0.234| -57.283|  -58.051|    60.77%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[9]                                       |
|  -0.230|   -0.230| -54.716|  -55.484|    60.78%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[105]                                     |
|  -0.228|   -0.228| -54.282|  -55.049|    60.78%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
|  -0.228|   -0.228| -53.743|  -54.510|    60.78%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[123]                                     |
|  -0.222|   -0.222| -53.560|  -54.328|    60.78%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[123]                                     |
|  -0.222|   -0.222| -53.149|  -53.917|    60.78%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[123]                                     |
|  -0.214|   -0.214| -52.681|  -53.449|    60.78%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out1[89]                                      |
|  -0.213|   -0.213| -52.306|  -53.074|    60.78%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[123]                                     |
|  -0.207|   -0.207| -51.306|  -52.074|    60.78%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[91]                                      |
|  -0.203|   -0.203| -51.236|  -52.003|    60.78%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[123]                                     |
|  -0.196|   -0.196| -50.158|  -50.926|    60.78%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out1[93]                                      |
|  -0.187|   -0.187| -41.712|  -42.479|    60.78%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[123]                                     |
|  -0.188|   -0.188| -41.509|  -42.277|    60.78%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[123]                                     |
|  -0.184|   -0.184| -40.162|  -40.930|    60.78%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[61]                                      |
|  -0.181|   -0.181| -39.950|  -40.718|    60.78%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[88]                                      |
|  -0.175|   -0.175| -38.015|  -38.783|    60.78%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[123]                                     |
|  -0.174|   -0.174| -37.859|  -38.627|    60.79%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.172|   -0.172| -39.049|  -39.816|    60.79%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.167|   -0.167| -37.532|  -38.299|    60.79%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[24]                                      |
|  -0.162|   -0.162| -36.988|  -37.756|    60.79%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[60]                                      |
|  -0.161|   -0.161| -36.207|  -36.974|    60.80%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.157|   -0.157| -35.814|  -36.582|    60.80%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[60]                                      |
|  -0.154|   -0.154| -34.397|  -35.164|    60.80%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.152|   -0.152| -33.908|  -34.675|    60.80%|   0:00:02.0| 2680.6M|   WC_VIEW|  default| pmem_out2[182]                                     |
|  -0.151|   -0.151| -33.684|  -34.452|    60.80%|   0:00:02.0| 2680.6M|   WC_VIEW|  default| pmem_out2[191]                                     |
|  -0.144|   -0.144| -33.584|  -34.351|    60.80%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out1[83]                                      |
|  -0.143|   -0.143| -31.972|  -32.739|    60.80%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[28]                                      |
|  -0.143|   -0.143| -31.771|  -32.538|    60.80%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[28]                                      |
|  -0.143|   -0.143| -31.727|  -32.495|    60.81%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[28]                                      |
|  -0.142|   -0.142| -31.608|  -32.376|    60.81%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[2]                                       |
|  -0.139|   -0.139| -31.359|  -32.127|    60.81%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[141]                                     |
|  -0.137|   -0.137| -30.967|  -31.734|    60.81%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.138|   -0.138| -30.762|  -31.529|    60.81%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.137|   -0.137| -30.834|  -31.601|    60.81%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.133|   -0.133| -30.778|  -31.545|    60.82%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.135|   -0.135| -30.457|  -31.225|    60.82%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.126|   -0.126| -27.144|  -27.911|    60.82%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out1[102]                                     |
|  -0.125|   -0.125| -25.354|  -26.121|    60.82%|   0:00:02.0| 2680.6M|   WC_VIEW|  default| pmem_out2[60]                                      |
|  -0.119|   -0.119| -24.102|  -24.869|    60.82%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[17]                                      |
|  -0.112|   -0.112| -23.747|  -24.515|    60.82%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out1[85]                                      |
|  -0.106|   -0.106| -22.802|  -23.570|    60.83%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[2]                                       |
|  -0.105|   -0.105| -21.906|  -22.674|    60.83%|   0:00:07.0| 2680.6M|   WC_VIEW|  default| pmem_out2[2]                                       |
|  -0.105|   -0.105| -21.595|  -22.362|    60.83%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[2]                                       |
|  -0.103|   -0.103| -21.546|  -22.314|    60.83%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[7]                                       |
|  -0.102|   -0.102| -21.499|  -22.266|    60.83%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[13]                                      |
|  -0.102|   -0.102| -21.157|  -21.924|    60.83%|   0:00:04.0| 2680.6M|   WC_VIEW|  default| pmem_out2[13]                                      |
|  -0.102|   -0.102| -21.080|  -21.847|    60.83%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[13]                                      |
|  -0.103|   -0.103| -20.980|  -21.748|    60.83%|   0:00:09.0| 2680.6M|   WC_VIEW|  default| pmem_out2[13]                                      |
|  -0.098|   -0.098| -20.807|  -21.574|    60.84%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[47]                                      |
|  -0.099|   -0.099| -19.145|  -19.912|    60.84%|   0:00:02.0| 2680.6M|   WC_VIEW|  default| pmem_out2[0]                                       |
|  -0.097|   -0.097| -19.062|  -19.830|    60.84%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[0]                                       |
|  -0.097|   -0.097| -19.003|  -19.770|    60.85%|   0:00:02.0| 2680.6M|   WC_VIEW|  default| pmem_out2[0]                                       |
|  -0.095|   -0.095| -18.747|  -19.515|    60.85%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[60]                                      |
|  -0.093|   -0.093| -18.472|  -19.239|    60.85%|   0:00:02.0| 2680.6M|   WC_VIEW|  default| pmem_out2[14]                                      |
|  -0.089|   -0.089| -17.862|  -18.629|    60.85%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[42]                                      |
|  -0.089|   -0.089| -17.327|  -18.095|    60.85%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[42]                                      |
|  -0.086|   -0.086| -17.201|  -17.968|    60.86%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[43]                                      |
|  -0.086|   -0.086| -15.181|  -15.949|    60.86%|   0:00:03.0| 2680.6M|   WC_VIEW|  default| pmem_out2[43]                                      |
|  -0.086|   -0.086| -14.978|  -15.745|    60.86%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[43]                                      |
|  -0.085|   -0.085| -14.917|  -15.684|    60.86%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.085|   -0.085| -14.854|  -15.621|    60.87%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.088|   -0.088| -14.496|  -15.264|    60.87%|   0:00:01.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.089|   -0.089| -14.473|  -15.240|    60.87%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.089|   -0.089| -14.466|  -15.234|    60.87%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.089|   -0.089| -14.466|  -15.234|    60.87%|   0:00:00.0| 2680.6M|   WC_VIEW|  default| pmem_out2[170]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:01 real=0:01:01 mem=2680.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:36 real=0:05:36 mem=2680.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.089|-14.466|
|reg2cgate |-0.015| -0.015|
|reg2reg   |-0.028| -0.752|
|HEPG      |-0.028| -0.767|
|All Paths |-0.089|-15.234|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.015ns TNS -0.015ns; reg2reg* WNS -0.028ns TNS -0.753ns; HEPG WNS -0.028ns TNS -0.753ns; all paths WNS -0.089ns TNS -15.235ns; Real time 0:13:04
** GigaOpt Optimizer WNS Slack -0.089 TNS Slack -15.234 Density 60.87
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:22:42.8/1:22:51.0 (1.0), mem = 2680.6M
(I,S,L,T): WC_VIEW: 156.901, 49.0139, 2.18317, 208.098
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.089  TNS Slack -15.234 Density 60.87
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.87%|        -|  -0.089| -15.234|   0:00:00.0| 2680.6M|
|    60.85%|       55|  -0.089| -15.290|   0:00:05.0| 2680.6M|
|    60.69%|      759|  -0.088| -15.028|   0:00:14.0| 2680.6M|
|    60.69%|       19|  -0.088| -15.028|   0:00:01.0| 2680.6M|
|    60.69%|        2|  -0.088| -15.028|   0:00:01.0| 2680.6M|
|    60.69%|        0|  -0.088| -15.028|   0:00:01.0| 2680.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.088  TNS Slack -15.027 Density 60.69
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 330 constrained nets 
Layer 7 has 99 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:24.3) (real = 0:00:24.0) **
(I,S,L,T): WC_VIEW: 156.469, 48.6519, 2.17022, 207.291
*** AreaOpt [finish] : cpu/real = 0:00:24.7/0:00:24.6 (1.0), totSession cpu/real = 1:23:07.5/1:23:15.6 (1.0), mem = 2680.6M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:24, mem=2623.61M, totSessionCpu=1:23:07).
*** Starting refinePlace (1:23:08 mem=2623.6M) ***
Total net bbox length = 9.790e+05 (4.392e+05 5.398e+05) (ext = 9.355e+04)
Density distribution unevenness ratio = 19.574%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2623.6MB
Move report: Detail placement moves 3066 insts, mean move: 0.64 um, max move: 6.00 um
	Max move on inst (FE_OCPC5947_n16168): (744.40, 461.80) --> (746.80, 458.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2635.6MB
Summary Report:
Instances move: 3066 (out of 60588 movable)
Instances flipped: 0
Mean displacement: 0.64 um
Max displacement: 6.00 um (Instance: FE_OCPC5947_n16168) (744.4, 461.8) -> (746.8, 458.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 9.799e+05 (4.399e+05 5.400e+05) (ext = 9.356e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2635.6MB
*** Finished refinePlace (1:23:10 mem=2635.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2635.6M)


Density : 0.6071
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=2635.6M) ***
** GigaOpt Optimizer WNS Slack -0.088 TNS Slack -15.027 Density 60.71
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.088|-14.533|
|reg2cgate |-0.015| -0.015|
|reg2reg   |-0.018| -0.479|
|HEPG      |-0.018| -0.495|
|All Paths |-0.088|-15.027|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.015ns TNS -0.015ns; reg2reg* WNS -0.018ns TNS -0.480ns; HEPG WNS -0.018ns TNS -0.480ns; all paths WNS -0.088ns TNS -15.028ns; Real time 0:13:33
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.018|   -0.088|  -0.495|  -15.027|    60.71%|   0:00:00.0| 2635.6M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|  -0.004|   -0.088|  -0.018|  -14.550|    60.76%|   0:01:17.0| 2692.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.004|   -0.088|  -0.017|  -14.550|    60.77%|   0:00:50.0| 2689.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|   0.001|   -0.088|   0.000|  -14.533|    60.80%|   0:00:03.0| 2689.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_6__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q14_reg_9_/D                                     |
|   0.002|   -0.088|   0.000|  -14.533|    60.82%|   0:00:34.0| 2689.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_6_/D         |
|   0.003|   -0.088|   0.000|  -14.533|    60.86%|   0:00:16.0| 2689.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|   0.007|   -0.088|   0.000|  -14.533|    60.88%|   0:00:12.0| 2689.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_5_/D         |
|   0.007|   -0.088|   0.000|  -14.533|    60.92%|   0:00:18.0| 2689.9M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|   0.011|   -0.088|   0.000|  -14.533|    60.94%|   0:00:02.0| 2689.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_4_/D                                     |
|   0.012|   -0.088|   0.000|  -14.533|    60.98%|   0:00:06.0| 2689.9M|   WC_VIEW|reg2cgate| U52449/A2                                          |
|   0.013|   -0.088|   0.000|  -14.533|    61.00%|   0:00:18.0| 2689.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q14_reg_9_/D                                     |
|   0.014|   -0.088|   0.000|  -14.533|    61.02%|   0:00:03.0| 2689.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_4_/D                                     |
|   0.014|   -0.088|   0.000|  -14.533|    61.04%|   0:00:08.0| 2689.9M|        NA|       NA| NA                                                 |
|   0.014|   -0.088|   0.000|  -14.533|    61.04%|   0:00:00.0| 2689.9M|   WC_VIEW|reg2cgate| U52302/A2                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:08 real=0:04:07 mem=2689.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.088|   -0.088| -14.533|  -14.533|    61.04%|   0:00:00.0| 2689.9M|   WC_VIEW|  default| pmem_out2[170]                                     |
|  -0.081|   -0.081| -14.108|  -14.108|    61.05%|   0:00:14.0| 2685.9M|   WC_VIEW|  default| pmem_out2[148]                                     |
|  -0.077|   -0.077| -14.027|  -14.027|    61.05%|   0:00:01.0| 2685.9M|   WC_VIEW|  default| pmem_out2[158]                                     |
|  -0.078|   -0.078| -13.858|  -13.858|    61.05%|   0:00:03.0| 2685.9M|   WC_VIEW|  default| pmem_out2[158]                                     |
|  -0.078|   -0.078| -13.752|  -13.752|    61.05%|   0:00:00.0| 2685.9M|   WC_VIEW|  default| pmem_out2[158]                                     |
|  -0.078|   -0.078| -13.725|  -13.725|    61.06%|   0:00:00.0| 2685.9M|   WC_VIEW|  default| pmem_out2[158]                                     |
|  -0.074|   -0.074| -13.673|  -13.673|    61.06%|   0:00:01.0| 2685.9M|   WC_VIEW|  default| pmem_out2[186]                                     |
|  -0.074|   -0.074| -13.337|  -13.337|    61.06%|   0:00:05.0| 2685.9M|   WC_VIEW|  default| pmem_out2[186]                                     |
|  -0.074|   -0.074| -13.273|  -13.273|    61.06%|   0:00:02.0| 2685.9M|   WC_VIEW|  default| pmem_out2[186]                                     |
|  -0.074|   -0.074| -13.178|  -13.178|    61.06%|   0:00:03.0| 2685.9M|   WC_VIEW|  default| pmem_out2[186]                                     |
|  -0.073|   -0.073| -13.042|  -13.042|    61.06%|   0:00:01.0| 2685.9M|   WC_VIEW|  default| pmem_out2[80]                                      |
|  -0.073|   -0.073| -12.929|  -12.929|    61.06%|   0:00:01.0| 2685.9M|   WC_VIEW|  default| pmem_out2[80]                                      |
|  -0.072|   -0.072| -12.911|  -12.911|    61.06%|   0:00:01.0| 2685.9M|   WC_VIEW|  default| pmem_out2[80]                                      |
|  -0.072|   -0.072| -12.896|  -12.896|    61.06%|   0:00:02.0| 2685.9M|   WC_VIEW|  default| pmem_out2[80]                                      |
|  -0.071|   -0.071| -12.917|  -12.917|    61.07%|   0:00:01.0| 2685.9M|   WC_VIEW|  default| pmem_out2[26]                                      |
|  -0.069|   -0.069| -12.781|  -12.781|    61.07%|   0:00:03.0| 2685.9M|   WC_VIEW|  default| pmem_out2[106]                                     |
|  -0.068|   -0.068| -12.498|  -12.498|    61.07%|   0:00:03.0| 2678.9M|   WC_VIEW|  default| pmem_out2[91]                                      |
|  -0.068|   -0.068| -12.285|  -12.285|    61.07%|   0:00:01.0| 2678.9M|   WC_VIEW|  default| pmem_out2[91]                                      |
|  -0.068|   -0.068| -12.281|  -12.281|    61.07%|   0:00:00.0| 2678.9M|   WC_VIEW|  default| pmem_out2[91]                                      |
|  -0.068|   -0.068| -12.022|  -12.022|    61.08%|   0:00:01.0| 2678.9M|   WC_VIEW|  default| pmem_out2[91]                                      |
|  -0.069|   -0.069| -11.979|  -11.979|    61.08%|   0:00:00.0| 2678.9M|   WC_VIEW|  default| pmem_out2[91]                                      |
|  -0.069|   -0.069| -11.947|  -11.947|    61.09%|   0:00:00.0| 2678.9M|   WC_VIEW|  default| pmem_out2[91]                                      |
|  -0.069|   -0.069| -11.944|  -11.944|    61.09%|   0:00:00.0| 2678.9M|   WC_VIEW|  default| pmem_out2[91]                                      |
|  -0.069|   -0.069| -11.944|  -11.944|    61.09%|   0:00:01.0| 2678.9M|   WC_VIEW|  default| pmem_out2[91]                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:44.0 real=0:00:44.0 mem=2678.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:52 real=0:04:52 mem=2678.9M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.069|-11.944|
|reg2cgate | 0.014|  0.000|
|reg2reg   | 0.018|  0.000|
|HEPG      | 0.014|  0.000|
|All Paths |-0.069|-11.944|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS 0.014ns TNS 0.000ns; reg2reg* WNS 0.017ns TNS 0.000ns; HEPG WNS 0.014ns TNS 0.000ns; all paths WNS -0.069ns TNS -11.944ns; Real time 0:18:25
** GigaOpt Optimizer WNS Slack -0.069 TNS Slack -11.944 Density 61.09
*** Starting refinePlace (1:28:05 mem=2678.9M) ***
Total net bbox length = 9.818e+05 (4.409e+05 5.408e+05) (ext = 9.367e+04)
Density distribution unevenness ratio = 19.568%
Density distribution unevenness ratio = 19.552%
Move report: Timing Driven Placement moves 594 insts, mean move: 3.05 um, max move: 17.60 um
	Max move on inst (U27026): (730.20, 528.40) --> (719.80, 521.20)
	Runtime: CPU: 0:00:04.6 REAL: 0:00:04.0 MEM: 2678.9MB
Move report: Detail placement moves 3655 insts, mean move: 0.58 um, max move: 4.40 um
	Max move on inst (core_instance_2_norm_instance_fifo_top_instance_fifo_instance_q43_reg_2_): (703.00, 339.40) --> (698.60, 339.40)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2678.9MB
Summary Report:
Instances move: 3995 (out of 60832 movable)
Instances flipped: 8
Mean displacement: 0.95 um
Max displacement: 17.60 um (Instance: U27026) (730.2, 528.4) -> (719.8, 521.2)
	Length: 9 sites, height: 1 rows, site name: core, cell type: NR2D3
Total net bbox length = 9.833e+05 (4.422e+05 5.412e+05) (ext = 9.352e+04)
Runtime: CPU: 0:00:06.3 REAL: 0:00:06.0 MEM: 2678.9MB
*** Finished refinePlace (1:28:12 mem=2678.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2678.9M)


Density : 0.6109
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.3 real=0:00:08.0 mem=2678.9M) ***
** GigaOpt Optimizer WNS Slack -0.069 TNS Slack -11.944 Density 61.09
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.069|-11.944|
|reg2cgate | 0.014|  0.000|
|reg2reg   | 0.018|  0.000|
|HEPG      | 0.014|  0.000|
|All Paths |-0.069|-11.944|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2cgate* WNS 0.014ns TNS 0.000ns; reg2reg* WNS 0.017ns TNS 0.000ns; HEPG WNS 0.014ns TNS 0.000ns; all paths WNS -0.069ns TNS -11.944ns; Real time 0:18:34
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.014|   -0.069|   0.000|  -11.944|    61.09%|   0:00:01.0| 2678.9M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|   0.014|   -0.069|   0.000|  -11.944|    61.09%|   0:00:07.0| 2678.9M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|   0.014|   -0.069|   0.000|  -11.944|    61.11%|   0:00:02.0| 2678.9M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|   0.014|   -0.069|   0.000|  -11.944|    61.11%|   0:00:01.0| 2678.9M|   WC_VIEW|reg2cgate| U52302/A2                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.6 real=0:00:11.0 mem=2678.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.069|   -0.069| -11.944|  -11.944|    61.11%|   0:00:00.0| 2678.9M|   WC_VIEW|  default| pmem_out2[91]                                      |
|  -0.070|   -0.070| -11.816|  -11.816|    61.11%|   0:00:25.0| 2700.4M|   WC_VIEW|  default| pmem_out2[181]                                     |
|  -0.070|   -0.070| -11.783|  -11.783|    61.11%|   0:00:01.0| 2700.4M|   WC_VIEW|  default| pmem_out2[181]                                     |
|  -0.063|   -0.063| -11.552|  -11.552|    61.12%|   0:00:01.0| 2700.4M|   WC_VIEW|  default| pmem_out2[52]                                      |
|  -0.063|   -0.063| -11.241|  -11.241|    61.12%|   0:00:06.0| 2700.4M|   WC_VIEW|  default| pmem_out2[136]                                     |
|  -0.063|   -0.063| -11.179|  -11.179|    61.12%|   0:00:01.0| 2700.4M|   WC_VIEW|  default| pmem_out2[136]                                     |
|  -0.063|   -0.063| -11.113|  -11.113|    61.12%|   0:00:01.0| 2700.4M|   WC_VIEW|  default| pmem_out2[136]                                     |
|  -0.063|   -0.063| -11.054|  -11.054|    61.12%|   0:00:00.0| 2700.4M|   WC_VIEW|  default| pmem_out2[54]                                      |
|  -0.063|   -0.063| -11.051|  -11.051|    61.12%|   0:00:02.0| 2700.4M|   WC_VIEW|  default| pmem_out2[54]                                      |
|  -0.063|   -0.063| -11.042|  -11.042|    61.12%|   0:00:01.0| 2700.4M|   WC_VIEW|  default| pmem_out2[54]                                      |
|  -0.063|   -0.063| -11.040|  -11.040|    61.13%|   0:00:00.0| 2700.4M|   WC_VIEW|  default| pmem_out2[54]                                      |
|  -0.063|   -0.063| -11.035|  -11.035|    61.13%|   0:00:00.0| 2700.4M|   WC_VIEW|  default| pmem_out2[54]                                      |
|  -0.064|   -0.064| -11.015|  -11.015|    61.13%|   0:00:04.0| 2700.4M|   WC_VIEW|  default| pmem_out2[59]                                      |
|  -0.066|   -0.066| -11.013|  -11.013|    61.13%|   0:00:04.0| 2700.4M|   WC_VIEW|  default| pmem_out2[59]                                      |
|  -0.066|   -0.066| -10.977|  -10.977|    61.14%|   0:00:02.0| 2700.4M|   WC_VIEW|  default| pmem_out2[59]                                      |
|  -0.066|   -0.066| -10.973|  -10.973|    61.14%|   0:00:01.0| 2700.4M|   WC_VIEW|  default| pmem_out2[59]                                      |
|  -0.066|   -0.066| -10.973|  -10.973|    61.14%|   0:00:00.0| 2700.4M|   WC_VIEW|  default| pmem_out2[59]                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:48.7 real=0:00:49.0 mem=2700.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:59.5 real=0:01:00.0 mem=2700.4M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.066|-10.973|
|reg2cgate | 0.014|  0.000|
|reg2reg   | 0.018|  0.000|
|HEPG      | 0.014|  0.000|
|All Paths |-0.066|-10.973|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2cgate* WNS 0.014ns TNS 0.000ns; reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.014ns TNS 0.000ns; all paths WNS -0.066ns TNS -10.973ns; Real time 0:19:34
** GigaOpt Optimizer WNS Slack -0.066 TNS Slack -10.973 Density 61.14
*** Starting refinePlace (1:29:15 mem=2700.4M) ***
Total net bbox length = 9.834e+05 (4.422e+05 5.412e+05) (ext = 9.352e+04)
Density distribution unevenness ratio = 19.532%
Density distribution unevenness ratio = 19.526%
Move report: Timing Driven Placement moves 194 insts, mean move: 3.25 um, max move: 13.80 um
	Max move on inst (U24520): (540.00, 15.40) --> (528.00, 17.20)
	Runtime: CPU: 0:00:04.6 REAL: 0:00:05.0 MEM: 2700.4MB
Move report: Detail placement moves 3559 insts, mean move: 1.69 um, max move: 11.40 um
	Max move on inst (FE_RC_2781_0): (205.00, 451.00) --> (216.40, 451.00)
	Runtime: CPU: 0:00:06.4 REAL: 0:00:06.0 MEM: 2700.4MB
Summary Report:
Instances move: 3710 (out of 60879 movable)
Instances flipped: 3137
Mean displacement: 1.78 um
Max displacement: 13.80 um (Instance: U24520) (540, 15.4) -> (528, 17.2)
	Length: 19 sites, height: 1 rows, site name: core, cell type: AN2D8
Total net bbox length = 9.780e+05 (4.367e+05 5.413e+05) (ext = 9.334e+04)
Runtime: CPU: 0:00:11.1 REAL: 0:00:11.0 MEM: 2700.4MB
*** Finished refinePlace (1:29:26 mem=2700.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2700.4M)


Density : 0.6114
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.2 real=0:00:13.0 mem=2700.4M) ***
** GigaOpt Optimizer WNS Slack -0.066 TNS Slack -10.983 Density 61.14
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.066|-10.983|
|reg2cgate | 0.014|  0.000|
|reg2reg   | 0.018|  0.000|
|HEPG      | 0.014|  0.000|
|All Paths |-0.066|-10.983|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 330 constrained nets 
Layer 7 has 110 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:12:22 real=0:12:22 mem=2700.4M) ***

(I,S,L,T): WC_VIEW: 157.424, 49.3704, 2.20314, 208.998
*** SetupOpt [finish] : cpu/real = 0:12:34.2/0:12:33.6 (1.0), totSession cpu/real = 1:29:28.6/1:29:36.3 (1.0), mem = 2665.4M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 313 nets with fixed/cover wires excluded.
Info: 330 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:29:29.1/1:29:36.7 (1.0), mem = 2504.4M
(I,S,L,T): WC_VIEW: 157.424, 49.3704, 2.20314, 208.998
*info: 330 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
*info: 313 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.066 TNS Slack -10.983 Density 61.14
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.066|-10.983|
|reg2cgate | 0.014|  0.000|
|reg2reg   | 0.018|  0.000|
|HEPG      | 0.014|  0.000|
|All Paths |-0.066|-10.983|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS 0.014ns TNS 0.000ns; reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.014ns TNS 0.000ns; all paths WNS -0.066ns TNS -10.983ns; Real time 0:20:01
Active Path Group: reg2cgate  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.014|   -0.066|   0.000|  -10.983|    61.14%|   0:00:00.0| 2544.2M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|   0.014|   -0.066|   0.000|  -10.983|    61.14%|   0:00:00.0| 2585.4M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|   0.014|   -0.066|   0.000|  -10.983|    61.14%|   0:00:00.0| 2585.4M|   WC_VIEW|reg2cgate| U52302/A2                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2585.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2585.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.066|-10.983|
|reg2cgate | 0.014|  0.000|
|reg2reg   | 0.018|  0.000|
|HEPG      | 0.014|  0.000|
|All Paths |-0.066|-10.983|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS 0.014ns TNS 0.000ns; reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.014ns TNS 0.000ns; all paths WNS -0.066ns TNS -10.983ns; Real time 0:20:02
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.066|-10.983|
|reg2cgate | 0.014|  0.000|
|reg2reg   | 0.018|  0.000|
|HEPG      | 0.014|  0.000|
|All Paths |-0.066|-10.983|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 330 constrained nets 
Layer 7 has 110 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2585.4M) ***

(I,S,L,T): WC_VIEW: 157.424, 49.3704, 2.20314, 208.998
*** SetupOpt [finish] : cpu/real = 0:00:13.2/0:00:13.2 (1.0), totSession cpu/real = 1:29:42.2/1:29:49.8 (1.0), mem = 2550.3M
End: GigaOpt Optimization in TNS mode
Info: 313 nets with fixed/cover wires excluded.
Info: 330 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:29:43.6/1:29:51.2 (1.0), mem = 2527.1M
(I,S,L,T): WC_VIEW: 157.424, 49.3704, 2.20314, 208.998
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.066  TNS Slack -10.983 Density 61.14
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.14%|        -|  -0.066| -10.983|   0:00:00.0| 2527.1M|
|    61.12%|      126|  -0.066| -10.983|   0:00:12.0| 2567.3M|
|    61.12%|        1|  -0.066| -10.983|   0:00:02.0| 2567.3M|
|    61.12%|       42|  -0.066| -10.974|   0:00:01.0| 2567.3M|
|    61.07%|      136|  -0.066| -10.958|   0:00:05.0| 2567.3M|
|    60.91%|      745|  -0.062| -11.435|   0:00:11.0| 2567.3M|
|    60.88%|      128|  -0.062| -11.435|   0:00:03.0| 2568.4M|
|    60.88%|       12|  -0.062| -11.435|   0:00:01.0| 2568.4M|
|    60.88%|        1|  -0.062| -11.435|   0:00:01.0| 2568.4M|
|    60.88%|        0|  -0.062| -11.435|   0:00:00.0| 2568.4M|
|    60.88%|       11|  -0.062| -11.435|   0:00:01.0| 2568.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.061  TNS Slack -11.435 Density 60.88
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 330 constrained nets 
Layer 7 has 57 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:40.1) (real = 0:00:40.0) **
*** Starting refinePlace (1:30:25 mem=2584.4M) ***
Total net bbox length = 9.779e+05 (4.370e+05 5.410e+05) (ext = 9.335e+04)
Move report: Detail placement moves 85 insts, mean move: 1.64 um, max move: 9.20 um
	Max move on inst (U33184): (685.80, 510.40) --> (680.20, 514.00)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2587.5MB
Summary Report:
Instances move: 85 (out of 60596 movable)
Instances flipped: 0
Mean displacement: 1.64 um
Max displacement: 9.20 um (Instance: U33184) (685.8, 510.4) -> (680.2, 514)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 9.780e+05 (4.370e+05 5.410e+05) (ext = 9.335e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2587.5MB
*** Finished refinePlace (1:30:26 mem=2587.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2587.5M)


Density : 0.6088
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.7 real=0:00:04.0 mem=2587.5M) ***
(I,S,L,T): WC_VIEW: 156.724, 48.7621, 2.18676, 207.673
*** AreaOpt [finish] : cpu/real = 0:00:44.2/0:00:44.1 (1.0), totSession cpu/real = 1:30:27.9/1:30:35.4 (1.0), mem = 2587.5M
End: Area Reclaim Optimization (cpu=0:00:44, real=0:00:44, mem=2507.42M, totSessionCpu=1:30:28).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2529.81 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2529.81 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 313  Num Prerouted Wires = 65931
[NR-eGR] Read numTotalNets=62572  numIgnoredNets=313
[NR-eGR] There are 17 clock nets ( 17 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 62242 
[NR-eGR] Rule id: 1  Nets: 17 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.784000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 17 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.15% V. EstWL: 8.906400e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 62185 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.135431e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       193( 0.11%)        17( 0.01%)   ( 0.12%) 
[NR-eGR]      M3  (3)        12( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       273( 0.16%)         2( 0.00%)   ( 0.16%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              479( 0.04%)        21( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 225786
[NR-eGR]     M2  (2V) length: 4.733432e+05um, number of vias: 326489
[NR-eGR]     M3  (3H) length: 4.948978e+05um, number of vias: 36133
[NR-eGR]     M4  (4V) length: 1.743177e+05um, number of vias: 6661
[NR-eGR]     M5  (5H) length: 7.622830e+04um, number of vias: 2000
[NR-eGR]     M6  (6V) length: 3.011076e+04um, number of vias: 689
[NR-eGR]     M7  (7H) length: 4.312500e+03um, number of vias: 936
[NR-eGR]     M8  (8V) length: 6.648000e+03um, number of vias: 0
[NR-eGR] Total length: 1.259858e+06um, number of vias: 598694
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.164000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.86 sec, Real: 3.88 sec, Curr Mem: 2489.37 MB )
Extraction called for design 'fullchip' of instances=60903 and nets=62844 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2476.367M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2481.7)
Total number of fetched objects 62617
End delay calculation. (MEM=2540.91 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2540.91 CPU=0:00:11.9 REAL=0:00:12.0)
Begin: GigaOpt postEco DRV Optimization
Info: 313 nets with fixed/cover wires excluded.
Info: 330 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:30:52.6/1:31:00.0 (1.0), mem = 2540.9M
(I,S,L,T): WC_VIEW: 156.729, 48.8442, 2.18676, 207.76
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    52|    -0.09|     3|     3|    -0.01|     0|     0|     0|     0|    -0.08|   -14.07|       0|       0|       0|  60.88|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|   -14.00|       0|       0|       3|  60.88| 0:00:00.0|  2566.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|   -14.00|       0|       0|       0|  60.88| 0:00:00.0|  2566.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 330 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2566.1M) ***

*** Starting refinePlace (1:31:04 mem=2582.1M) ***
Total net bbox length = 9.780e+05 (4.370e+05 5.410e+05) (ext = 9.335e+04)
Move report: Detail placement moves 5 insts, mean move: 0.72 um, max move: 1.80 um
	Max move on inst (FE_OFC4213_n20472): (680.60, 501.40) --> (680.60, 503.20)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2582.1MB
Summary Report:
Instances move: 5 (out of 60596 movable)
Instances flipped: 0
Mean displacement: 0.72 um
Max displacement: 1.80 um (Instance: FE_OFC4213_n20472) (680.6, 501.4) -> (680.6, 503.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
Total net bbox length = 9.780e+05 (4.370e+05 5.410e+05) (ext = 9.335e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2582.1MB
*** Finished refinePlace (1:31:06 mem=2582.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2582.1M)


Density : 0.6088
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2582.1M) ***
(I,S,L,T): WC_VIEW: 156.685, 48.8446, 2.1868, 207.716
*** DrvOpt [finish] : cpu/real = 0:00:14.9/0:00:14.9 (1.0), totSession cpu/real = 1:31:07.6/1:31:14.9 (1.0), mem = 2547.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.003 -> -0.030 (bump = 0.027)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 313 nets with fixed/cover wires excluded.
Info: 330 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:31:08.4/1:31:15.8 (1.0), mem = 2547.0M
(I,S,L,T): WC_VIEW: 156.685, 48.8446, 2.1868, 207.716
*info: 330 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
*info: 313 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.075 TNS Slack -14.005 Density 60.88
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.075|-13.571|
|reg2cgate | 0.010|  0.000|
|reg2reg   |-0.028| -0.434|
|HEPG      |-0.028| -0.434|
|All Paths |-0.075|-14.005|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS 0.010ns TNS 0.000ns; reg2reg* WNS -0.028ns TNS -0.434ns; HEPG WNS -0.028ns TNS -0.434ns; all paths WNS -0.075ns TNS -14.005ns; Real time 0:21:39
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.028|   -0.075|  -0.434|  -14.005|    60.88%|   0:00:00.0| 2582.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.002|   -0.075|  -0.005|  -13.576|    60.89%|   0:01:26.0| 2628.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|   0.000|   -0.075|   0.000|  -13.571|    60.89%|   0:00:00.0| 2628.2M|        NA|       NA| NA                                                 |
|   0.000|   -0.075|   0.000|  -13.571|    60.89%|   0:00:00.0| 2628.2M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:26 real=0:01:26 mem=2628.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.075|   -0.075| -13.571|  -13.571|    60.89%|   0:00:00.0| 2628.2M|   WC_VIEW|  default| pmem_out2[61]                                      |
|  -0.072|   -0.072| -12.993|  -12.993|    60.90%|   0:00:08.0| 2647.3M|   WC_VIEW|  default| pmem_out2[121]                                     |
|  -0.073|   -0.073| -12.950|  -12.950|    60.90%|   0:00:01.0| 2647.3M|   WC_VIEW|  default| pmem_out2[121]                                     |
|  -0.073|   -0.073| -12.950|  -12.950|    60.90%|   0:00:00.0| 2647.3M|   WC_VIEW|  default| pmem_out2[121]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.0 real=0:00:09.0 mem=2647.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:35 real=0:01:35 mem=2647.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.073|-12.950|
|reg2cgate | 0.010|  0.000|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.073|-12.950|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS 0.010ns TNS 0.000ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS 0.000ns TNS 0.000ns; all paths WNS -0.073ns TNS -12.950ns; Real time 0:23:14
** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -12.950 Density 60.90
*** Starting refinePlace (1:32:55 mem=2647.3M) ***
Total net bbox length = 9.781e+05 (4.371e+05 5.411e+05) (ext = 9.333e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2647.3MB
Summary Report:
Instances move: 0 (out of 60608 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.781e+05 (4.371e+05 5.411e+05) (ext = 9.333e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2647.3MB
*** Finished refinePlace (1:32:57 mem=2647.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2647.3M)


Density : 0.6090
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2647.3M) ***
** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -12.950 Density 60.90
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.073|-12.950|
|reg2cgate | 0.010|  0.000|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.073|-12.950|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 330 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:41 real=0:01:40 mem=2647.3M) ***

(I,S,L,T): WC_VIEW: 156.767, 48.9138, 2.18805, 207.868
*** SetupOpt [finish] : cpu/real = 0:01:50.8/0:01:50.6 (1.0), totSession cpu/real = 1:32:59.2/1:33:06.4 (1.0), mem = 2612.2M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.003 -> -0.004 (bump = 0.001)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -11.435 -> -12.950
Begin: GigaOpt TNS recovery
Info: 313 nets with fixed/cover wires excluded.
Info: 330 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:33:00.7/1:33:07.9 (1.0), mem = 2612.2M
(I,S,L,T): WC_VIEW: 156.767, 48.9138, 2.18805, 207.868
*info: 330 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
*info: 313 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -12.950 Density 60.90
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.073|-12.950|
|reg2cgate | 0.010|  0.000|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.073|-12.950|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS 0.010ns TNS 0.000ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS 0.000ns TNS 0.000ns; all paths WNS -0.073ns TNS -12.950ns; Real time 0:23:31
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.073|   -0.073| -12.950|  -12.950|    60.90%|   0:00:00.0| 2647.3M|   WC_VIEW|  default| pmem_out2[121]                                     |
|  -0.076|   -0.076| -11.799|  -11.799|    60.90%|   0:00:04.0| 2644.3M|   WC_VIEW|  default| pmem_out2[137]                                     |
|  -0.080|   -0.080| -11.528|  -11.528|    60.91%|   0:00:01.0| 2644.3M|   WC_VIEW|  default| pmem_out2[101]                                     |
|  -0.084|   -0.084| -11.340|  -11.340|    60.91%|   0:00:01.0| 2626.8M|   WC_VIEW|  default| pmem_out2[96]                                      |
|  -0.084|   -0.084| -11.277|  -11.277|    60.92%|   0:00:00.0| 2626.8M|   WC_VIEW|  default| pmem_out2[96]                                      |
|  -0.084|   -0.084| -10.889|  -10.889|    60.92%|   0:00:01.0| 2626.8M|   WC_VIEW|  default| pmem_out2[86]                                      |
|  -0.084|   -0.084| -10.684|  -10.684|    60.92%|   0:00:01.0| 2626.8M|   WC_VIEW|  default| pmem_out1[105]                                     |
|  -0.084|   -0.084| -10.681|  -10.681|    60.92%|   0:00:00.0| 2626.8M|   WC_VIEW|  default| pmem_out1[105]                                     |
|  -0.084|   -0.084| -10.673|  -10.673|    60.92%|   0:00:00.0| 2626.8M|   WC_VIEW|  default| pmem_out1[113]                                     |
|  -0.085|   -0.085| -10.673|  -10.673|    60.92%|   0:00:00.0| 2626.8M|   WC_VIEW|  default| pmem_out2[121]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.2 real=0:00:08.0 mem=2626.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.3 real=0:00:09.0 mem=2626.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.085|-10.673|
|reg2cgate | 0.010|  0.000|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.085|-10.673|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS 0.010ns TNS 0.000ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS 0.000ns TNS 0.000ns; all paths WNS -0.085ns TNS -10.673ns; Real time 0:23:40
** GigaOpt Optimizer WNS Slack -0.085 TNS Slack -10.673 Density 60.92
*** Starting refinePlace (1:33:21 mem=2626.8M) ***
Total net bbox length = 9.782e+05 (4.371e+05 5.411e+05) (ext = 9.338e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2626.8MB
Summary Report:
Instances move: 0 (out of 60602 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.782e+05 (4.371e+05 5.411e+05) (ext = 9.338e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2626.8MB
*** Finished refinePlace (1:33:22 mem=2626.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2626.8M)


Density : 0.6092
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=2626.8M) ***
** GigaOpt Optimizer WNS Slack -0.085 TNS Slack -10.680 Density 60.92
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.085|-10.673|
|reg2cgate | 0.010|  0.000|
|reg2reg   |-0.007| -0.007|
|HEPG      |-0.007| -0.007|
|All Paths |-0.085|-10.680|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 330 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:13.9 real=0:00:14.0 mem=2626.8M) ***

(I,S,L,T): WC_VIEW: 156.797, 48.923, 2.19059, 207.911
*** SetupOpt [finish] : cpu/real = 0:00:24.0/0:00:24.0 (1.0), totSession cpu/real = 1:33:24.7/1:33:31.9 (1.0), mem = 2591.7M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.153%; Threshold: 100; Threshold for Hold: 100
Re-routed 20 nets
Extraction called for design 'fullchip' of instances=60909 and nets=62850 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2508.723M)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2498.51)
Total number of fetched objects 62623
End delay calculation. (MEM=2557.72 CPU=0:00:08.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2557.72 CPU=0:00:11.7 REAL=0:00:11.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 313 nets with fixed/cover wires excluded.
Info: 330 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:33:42.7/1:33:49.7 (1.0), mem = 2557.7M
(I,S,L,T): WC_VIEW: 156.798, 48.923, 2.19059, 207.911
*info: 330 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
*info: 313 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.086 TNS Slack -10.817 Density 60.92
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.086|-10.808|
|reg2cgate | 0.010|  0.000|
|reg2reg   |-0.006| -0.009|
|HEPG      |-0.006| -0.009|
|All Paths |-0.086|-10.817|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS 0.010ns TNS 0.000ns; reg2reg* WNS -0.006ns TNS -0.009ns; HEPG WNS -0.006ns TNS -0.009ns; all paths WNS -0.086ns TNS -10.817ns; Real time 0:24:14
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.006|   -0.086|  -0.009|  -10.817|    60.92%|   0:00:01.0| 2592.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_mem_instance_Q_reg_179_/D     |
|  -0.006|   -0.086|  -0.009|  -10.817|    60.92%|   0:00:00.0| 2592.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_mem_instance_Q_reg_179_/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2592.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.086|   -0.086| -10.808|  -10.817|    60.92%|   0:00:00.0| 2592.8M|   WC_VIEW|  default| pmem_out2[121]                                     |
|  -0.086|   -0.086| -10.808|  -10.817|    60.92%|   0:00:00.0| 2592.8M|   WC_VIEW|  default| pmem_out2[121]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2592.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=2592.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.086|-10.808|
|reg2cgate | 0.010|  0.000|
|reg2reg   |-0.006| -0.009|
|HEPG      |-0.006| -0.009|
|All Paths |-0.086|-10.817|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS 0.010ns TNS 0.000ns; reg2reg* WNS -0.006ns TNS -0.009ns; HEPG WNS -0.006ns TNS -0.009ns; all paths WNS -0.086ns TNS -10.817ns; Real time 0:24:15
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.086|-10.808|
|reg2cgate | 0.010|  0.000|
|reg2reg   |-0.006| -0.009|
|HEPG      |-0.006| -0.009|
|All Paths |-0.086|-10.817|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 330 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=2592.8M) ***

(I,S,L,T): WC_VIEW: 156.798, 48.923, 2.19059, 207.911
*** SetupOpt [finish] : cpu/real = 0:00:13.5/0:00:13.5 (1.0), totSession cpu/real = 1:33:56.2/1:34:03.3 (1.0), mem = 2557.7M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:19:02, real = 0:19:01, mem = 2104.3M, totSessionCpu=1:33:59 **
**optDesign ... cpu = 0:19:02, real = 0:19:01, mem = 2102.3M, totSessionCpu=1:33:59 **
** Profile ** Start :  cpu=0:00:00.0, mem=2498.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=2498.7M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=2508.7M
** Profile ** DRVs :  cpu=0:00:01.6, mem=2508.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.086  | -0.006  |  0.010  | -0.086  |
|           TNS (ns):| -10.817 | -0.009  |  0.000  | -10.808 |
|    Violating Paths:|   224   |    4    |    0    |   220   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.919%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2508.7M
Info: 313 nets with fixed/cover wires excluded.
Info: 330 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2104.83MB/3659.72MB/2301.63MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2104.83MB/3659.72MB/2301.63MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2104.83MB/3659.72MB/2301.63MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 13:13:06 (2023-Mar-18 20:13:06 GMT)
2023-Mar-18 13:13:06 (2023-Mar-18 20:13:06 GMT): 10%
2023-Mar-18 13:13:06 (2023-Mar-18 20:13:06 GMT): 20%
2023-Mar-18 13:13:06 (2023-Mar-18 20:13:06 GMT): 30%
2023-Mar-18 13:13:06 (2023-Mar-18 20:13:06 GMT): 40%
2023-Mar-18 13:13:06 (2023-Mar-18 20:13:06 GMT): 50%
2023-Mar-18 13:13:06 (2023-Mar-18 20:13:06 GMT): 60%
2023-Mar-18 13:13:06 (2023-Mar-18 20:13:06 GMT): 70%
2023-Mar-18 13:13:06 (2023-Mar-18 20:13:06 GMT): 80%
2023-Mar-18 13:13:06 (2023-Mar-18 20:13:06 GMT): 90%

Finished Levelizing
2023-Mar-18 13:13:06 (2023-Mar-18 20:13:06 GMT)

Starting Activity Propagation
2023-Mar-18 13:13:06 (2023-Mar-18 20:13:06 GMT)
2023-Mar-18 13:13:07 (2023-Mar-18 20:13:07 GMT): 10%
2023-Mar-18 13:13:07 (2023-Mar-18 20:13:07 GMT): 20%

Finished Activity Propagation
2023-Mar-18 13:13:08 (2023-Mar-18 20:13:08 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2107.18MB/3659.72MB/2301.63MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 13:13:08 (2023-Mar-18 20:13:08 GMT)
 ... Calculating switching power
2023-Mar-18 13:13:09 (2023-Mar-18 20:13:09 GMT): 10%
2023-Mar-18 13:13:09 (2023-Mar-18 20:13:09 GMT): 20%
2023-Mar-18 13:13:09 (2023-Mar-18 20:13:09 GMT): 30%
2023-Mar-18 13:13:09 (2023-Mar-18 20:13:09 GMT): 40%
2023-Mar-18 13:13:10 (2023-Mar-18 20:13:10 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 13:13:10 (2023-Mar-18 20:13:10 GMT): 60%
2023-Mar-18 13:13:11 (2023-Mar-18 20:13:11 GMT): 70%
2023-Mar-18 13:13:12 (2023-Mar-18 20:13:12 GMT): 80%
2023-Mar-18 13:13:13 (2023-Mar-18 20:13:13 GMT): 90%

Finished Calculating power
2023-Mar-18 13:13:14 (2023-Mar-18 20:13:14 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2107.18MB/3659.72MB/2301.63MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2107.18MB/3659.72MB/2301.63MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2107.18MB/3659.72MB/2301.63MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2107.18MB/3659.72MB/2301.63MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 13:13:14 (2023-Mar-18 20:13:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      161.16375258 	   69.3916%
Total Switching Power:      68.76128440 	   29.6062%
Total Leakage Power:         2.32765016 	    1.0022%
Total Power:               232.25268681
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         122.7       6.086       1.226         130       55.96
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   6.273e-07
Combinational                      32.42       42.78       1.042       76.24       32.83
Clock (Combinational)              6.092       19.89     0.05875       26.04       11.21
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              161.2       68.76       2.328       232.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      161.2       68.76       2.328       232.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               3.018       9.818      0.0292       12.87       5.539
clk2                               3.074       10.08     0.02955       13.18       5.674
-----------------------------------------------------------------------------------------
Total                              6.092       19.89     0.05875       26.04       11.21
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00794 (CKBD16):           0.1705
*              Highest Leakage Power:               FE_RC_874_0 (ND3D8):        0.0002678
*                Total Cap:      4.31108e-10 F
*                Total instances in design: 60909
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2121.62MB/3666.72MB/2301.63MB)


Phase 1 finished in (cpu = 0:01:15) (real = 0:01:15) **

Phase 2 finished in (cpu = 0:00:29.2) (real = 0:00:29.0) **
Finished Timing Update in (cpu = 0:01:50) (real = 0:01:51) **
OPT: Doing preprocessing before recovery...
skewClock sized 19 and inserted 45 insts
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:38:01 mem=2706.2M) ***
Total net bbox length = 9.797e+05 (4.383e+05 5.414e+05) (ext = 9.335e+04)
Move report: Detail placement moves 620 insts, mean move: 1.85 um, max move: 11.60 um
	Max move on inst (U29134): (741.20, 303.40) --> (749.20, 299.80)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2706.2MB
Summary Report:
Instances move: 620 (out of 60666 movable)
Instances flipped: 0
Mean displacement: 1.85 um
Max displacement: 11.60 um (Instance: U29134) (741.2, 303.4) -> (749.2, 299.8)
	Length: 12 sites, height: 1 rows, site name: core, cell type: AOI22D2
Total net bbox length = 9.806e+05 (4.388e+05 5.418e+05) (ext = 9.333e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2706.2MB
*** Finished refinePlace (1:38:03 mem=2706.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2706.2M)


Density : 0.6053
Max route overflow : 0.0000

Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (1:39:33 mem=2744.4M) ***
Total net bbox length = 9.807e+05 (4.388e+05 5.419e+05) (ext = 9.333e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2744.4MB
Summary Report:
Instances move: 0 (out of 60685 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.807e+05 (4.388e+05 5.419e+05) (ext = 9.333e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2744.4MB
*** Finished refinePlace (1:39:34 mem=2744.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2744.4M)


Density : 0.6059
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:39:35.6/1:39:42.0 (1.0), mem = 2744.4M
(I,S,L,T): WC_VIEW: 155.307, 47.8881, 2.149, 205.344
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.115  TNS Slack -17.921 Density 60.59
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.59%|        -|  -0.115| -17.921|   0:00:00.0| 2744.4M|
|    60.59%|        0|  -0.115| -17.921|   0:00:01.0| 2744.4M|
|    60.58%|       67|  -0.115| -17.917|   0:00:12.0| 2744.4M|
|    60.58%|        6|  -0.115| -17.917|   0:00:01.0| 2744.4M|
|    60.58%|        1|  -0.115| -17.917|   0:00:01.0| 2744.4M|
|    60.57%|      213|  -0.115| -17.910|   0:00:13.0| 2744.4M|
|    60.56%|       62|  -0.115| -17.910|   0:00:12.0| 2744.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.115  TNS Slack -17.908 Density 60.56
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 39 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:44.2) (real = 0:00:44.0) **
(I,S,L,T): WC_VIEW: 155.21, 47.7919, 2.14672, 205.149
*** PowerOpt [finish] : cpu/real = 0:00:44.6/0:00:44.6 (1.0), totSession cpu/real = 1:40:20.2/1:40:26.6 (1.0), mem = 2744.4M
*** Starting refinePlace (1:40:21 mem=2744.4M) ***
Total net bbox length = 9.807e+05 (4.389e+05 5.418e+05) (ext = 9.333e+04)
Move report: Detail placement moves 36 insts, mean move: 1.18 um, max move: 3.60 um
	Max move on inst (U29683): (708.40, 415.00) --> (708.40, 418.60)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2744.4MB
Summary Report:
Instances move: 36 (out of 60603 movable)
Instances flipped: 0
Mean displacement: 1.18 um
Max displacement: 3.60 um (Instance: U29683) (708.4, 415) -> (708.4, 418.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2D2
Total net bbox length = 9.807e+05 (4.389e+05 5.418e+05) (ext = 9.333e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2744.4MB
*** Finished refinePlace (1:40:23 mem=2744.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2744.4M)


Density : 0.6056
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.5 real=0:00:04.0 mem=2744.4M) ***
Checking setup slack degradation ...
GigaOpt: Skipping nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 313 nets with fixed/cover wires excluded.
Info: 375 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:40:26.8/1:40:33.2 (1.0), mem = 2744.4M
(I,S,L,T): WC_VIEW: 155.21, 47.7919, 2.14672, 205.149
Info: 313 nets with fixed/cover wires excluded.
Info: 375 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.115 TNS Slack -17.908 Density 60.56
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.115|-17.865|
|reg2cgate |-0.021| -0.021|
|reg2reg   |-0.009| -0.023|
|HEPG      |-0.021| -0.044|
|All Paths |-0.115|-17.908|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.021ns TNS -0.021ns; reg2reg* WNS -0.009ns TNS -0.023ns; HEPG WNS -0.021ns TNS -0.023ns; all paths WNS -0.115ns TNS -17.908ns; Real time 0:30:55
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.021|   -0.115|  -0.044|  -17.908|    60.56%|   0:00:00.0| 2753.9M|   WC_VIEW|reg2cgate| U52302/A2                                          |
|  -0.010|   -0.115|  -0.030|  -17.894|    60.57%|   0:00:01.0| 2753.9M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
|  -0.010|   -0.115|  -0.015|  -17.880|    60.57%|   0:00:00.0| 2753.9M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
|  -0.010|   -0.115|  -0.013|  -17.878|    60.57%|   0:00:00.0| 2753.9M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
|  -0.010|   -0.115|  -0.013|  -17.878|    60.57%|   0:00:00.0| 2753.9M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2753.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=2753.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.115|-17.865|
|reg2cgate | 0.008|  0.000|
|reg2reg   |-0.010| -0.013|
|HEPG      |-0.010| -0.013|
|All Paths |-0.115|-17.878|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS 0.008ns TNS 0.000ns; reg2reg* WNS -0.010ns TNS -0.013ns; HEPG WNS -0.010ns TNS -0.013ns; all paths WNS -0.115ns TNS -17.878ns; Real time 0:30:58
** GigaOpt Optimizer WNS Slack -0.115 TNS Slack -17.878 Density 60.57
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.115|-17.865|
|reg2cgate | 0.008|  0.000|
|reg2reg   |-0.010| -0.013|
|HEPG      |-0.010| -0.013|
|All Paths |-0.115|-17.878|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 39 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2753.9M) ***

(I,S,L,T): WC_VIEW: 155.226, 47.7975, 2.14736, 205.171
*** SetupOpt [finish] : cpu/real = 0:00:12.6/0:00:12.6 (1.0), totSession cpu/real = 1:40:39.4/1:40:45.8 (1.0), mem = 2744.4M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:40:42 mem=2744.4M) ***
Total net bbox length = 9.807e+05 (4.389e+05 5.418e+05) (ext = 9.333e+04)
Move report: Detail placement moves 17 insts, mean move: 2.56 um, max move: 9.40 um
	Max move on inst (U42459): (260.40, 433.00) --> (266.20, 429.40)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2744.4MB
Summary Report:
Instances move: 17 (out of 60603 movable)
Instances flipped: 0
Mean displacement: 2.56 um
Max displacement: 9.40 um (Instance: U42459) (260.4, 433) -> (266.2, 429.4)
	Length: 52 sites, height: 1 rows, site name: core, cell type: NR3D8
Total net bbox length = 9.807e+05 (4.389e+05 5.418e+05) (ext = 9.333e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2744.4MB
*** Finished refinePlace (1:40:44 mem=2744.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2744.4M)


Density : 0.6057
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2744.4M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 313 nets with fixed/cover wires excluded.
Info: 375 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:40:46.2/1:40:52.6 (1.0), mem = 2744.4M
(I,S,L,T): WC_VIEW: 155.226, 47.7975, 2.14736, 205.171
Info: 313 nets with fixed/cover wires excluded.
Info: 375 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.115 TNS Slack -17.878 Density 60.57
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.115|-17.865|
|reg2cgate | 0.008|  0.000|
|reg2reg   |-0.010| -0.013|
|HEPG      |-0.010| -0.013|
|All Paths |-0.115|-17.878|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS 0.008ns TNS 0.000ns; reg2reg* WNS -0.010ns TNS -0.013ns; HEPG WNS -0.010ns TNS -0.013ns; all paths WNS -0.115ns TNS -17.878ns; Real time 0:31:15
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.010|   -0.115|  -0.013|  -17.878|    60.57%|   0:00:00.0| 2753.9M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
|  -0.010|   -0.115|  -0.013|  -17.878|    60.57%|   0:00:01.0| 2753.9M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=2753.9M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.115|   -0.115| -17.865|  -17.878|    60.57%|   0:00:01.0| 2753.9M|   WC_VIEW|  default| pmem_out2[123]                                     |
|  -0.115|   -0.115| -17.865|  -17.878|    60.57%|   0:00:00.0| 2753.9M|   WC_VIEW|  default| pmem_out2[123]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2753.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:02.0 mem=2753.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.115|-17.865|
|reg2cgate | 0.008|  0.000|
|reg2reg   |-0.010| -0.013|
|HEPG      |-0.010| -0.013|
|All Paths |-0.115|-17.878|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS 0.008ns TNS 0.000ns; reg2reg* WNS -0.010ns TNS -0.013ns; HEPG WNS -0.010ns TNS -0.013ns; all paths WNS -0.115ns TNS -17.878ns; Real time 0:31:17
** GigaOpt Optimizer WNS Slack -0.115 TNS Slack -17.878 Density 60.57
** GigaOpt Optimizer WNS Slack -0.115 TNS Slack -17.878 Density 60.57
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.115|-17.865|
|reg2cgate | 0.008|  0.000|
|reg2reg   |-0.010| -0.013|
|HEPG      |-0.010| -0.013|
|All Paths |-0.115|-17.878|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 39 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=2753.9M) ***

(I,S,L,T): WC_VIEW: 155.229, 47.7976, 2.14749, 205.174
*** SetupOpt [finish] : cpu/real = 0:00:12.8/0:00:12.8 (1.0), totSession cpu/real = 1:40:59.0/1:41:05.4 (1.0), mem = 2744.4M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 313 nets with fixed/cover wires excluded.
Info: 375 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:02.1/1:41:08.5 (1.0), mem = 2744.4M
(I,S,L,T): WC_VIEW: 155.229, 47.7976, 2.14749, 205.174
Info: 313 nets with fixed/cover wires excluded.
Info: 375 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.115 TNS Slack -17.878 Density 60.57
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.115|-17.865|
|reg2cgate | 0.008|  0.000|
|reg2reg   |-0.010| -0.013|
|HEPG      |-0.010| -0.013|
|All Paths |-0.115|-17.878|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS 0.008ns TNS 0.000ns; reg2reg* WNS -0.010ns TNS -0.013ns; HEPG WNS -0.010ns TNS -0.013ns; all paths WNS -0.115ns TNS -17.878ns; Real time 0:31:31
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.010|   -0.115|  -0.013|  -17.878|    60.57%|   0:00:00.0| 2753.9M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
|  -0.003|   -0.115|  -0.003|  -17.868|    60.57%|   0:00:03.0| 2753.9M|   WC_VIEW|  reg2reg| core_instance_2_icg_pmem_instance_en_neg_reg/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=2753.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:04.0 mem=2753.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.115|-17.865|
|reg2cgate | 0.008|  0.000|
|reg2reg   |-0.003| -0.003|
|HEPG      |-0.003| -0.003|
|All Paths |-0.115|-17.868|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS 0.008ns TNS 0.000ns; reg2reg* WNS -0.003ns TNS -0.003ns; HEPG WNS -0.003ns TNS -0.003ns; all paths WNS -0.115ns TNS -17.868ns; Real time 0:31:35
** GigaOpt Optimizer WNS Slack -0.115 TNS Slack -17.868 Density 60.57
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.115|-17.865|
|reg2cgate | 0.008|  0.000|
|reg2reg   |-0.003| -0.003|
|HEPG      |-0.003| -0.003|
|All Paths |-0.115|-17.868|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 39 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=2753.9M) ***

(I,S,L,T): WC_VIEW: 155.233, 47.7984, 2.14765, 205.179
*** SetupOpt [finish] : cpu/real = 0:00:14.2/0:00:14.2 (1.0), totSession cpu/real = 1:41:16.3/1:41:22.6 (1.0), mem = 2744.4M
End: GigaOpt postEco optimization
*** Starting refinePlace (1:41:19 mem=2744.4M) ***
Total net bbox length = 9.807e+05 (4.389e+05 5.419e+05) (ext = 9.333e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2744.4MB
Summary Report:
Instances move: 0 (out of 60606 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.807e+05 (4.389e+05 5.419e+05) (ext = 9.333e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2744.4MB
*** Finished refinePlace (1:41:20 mem=2744.4M) ***
Finished re-routing un-routed nets (0:00:00.1 2744.4M)


Density : 0.6057
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=2744.4M) ***
Info: 313 nets with fixed/cover wires excluded.
Info: 375 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:21.7/1:41:28.0 (1.0), mem = 2744.4M
(I,S,L,T): WC_VIEW: 155.233, 47.7984, 2.14765, 205.179
Info: 313 nets with fixed/cover wires excluded.
Info: 375 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.115|   -0.115| -17.881|  -17.881|    60.57%|   0:00:01.0| 2753.9M|   WC_VIEW|  default| pmem_out2[123]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2753.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2753.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 39 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 155.233, 47.7984, 2.14765, 205.179
*** SetupOpt [finish] : cpu/real = 0:00:10.5/0:00:10.4 (1.0), totSession cpu/real = 1:41:32.1/1:41:38.4 (1.0), mem = 2744.4M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2242.44MB/3895.45MB/2312.69MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2242.44MB/3895.45MB/2312.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2242.44MB/3895.45MB/2312.69MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 13:20:34 (2023-Mar-18 20:20:34 GMT)
2023-Mar-18 13:20:34 (2023-Mar-18 20:20:34 GMT): 10%
2023-Mar-18 13:20:34 (2023-Mar-18 20:20:34 GMT): 20%
2023-Mar-18 13:20:34 (2023-Mar-18 20:20:34 GMT): 30%
2023-Mar-18 13:20:35 (2023-Mar-18 20:20:35 GMT): 40%
2023-Mar-18 13:20:35 (2023-Mar-18 20:20:35 GMT): 50%
2023-Mar-18 13:20:35 (2023-Mar-18 20:20:35 GMT): 60%
2023-Mar-18 13:20:35 (2023-Mar-18 20:20:35 GMT): 70%
2023-Mar-18 13:20:35 (2023-Mar-18 20:20:35 GMT): 80%
2023-Mar-18 13:20:35 (2023-Mar-18 20:20:35 GMT): 90%

Finished Levelizing
2023-Mar-18 13:20:35 (2023-Mar-18 20:20:35 GMT)

Starting Activity Propagation
2023-Mar-18 13:20:35 (2023-Mar-18 20:20:35 GMT)
2023-Mar-18 13:20:36 (2023-Mar-18 20:20:36 GMT): 10%
2023-Mar-18 13:20:36 (2023-Mar-18 20:20:36 GMT): 20%

Finished Activity Propagation
2023-Mar-18 13:20:37 (2023-Mar-18 20:20:37 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=2243.09MB/3895.45MB/2312.69MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 13:20:37 (2023-Mar-18 20:20:37 GMT)
 ... Calculating switching power
2023-Mar-18 13:20:38 (2023-Mar-18 20:20:38 GMT): 10%
2023-Mar-18 13:20:38 (2023-Mar-18 20:20:38 GMT): 20%
2023-Mar-18 13:20:38 (2023-Mar-18 20:20:38 GMT): 30%
2023-Mar-18 13:20:38 (2023-Mar-18 20:20:38 GMT): 40%
2023-Mar-18 13:20:38 (2023-Mar-18 20:20:38 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 13:20:39 (2023-Mar-18 20:20:39 GMT): 60%
2023-Mar-18 13:20:40 (2023-Mar-18 20:20:40 GMT): 70%
2023-Mar-18 13:20:41 (2023-Mar-18 20:20:41 GMT): 80%
2023-Mar-18 13:20:42 (2023-Mar-18 20:20:42 GMT): 90%

Finished Calculating power
2023-Mar-18 13:20:43 (2023-Mar-18 20:20:43 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:05, mem(process/total/peak)=2243.09MB/3895.45MB/2312.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2243.09MB/3895.45MB/2312.69MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:10, mem(process/total/peak)=2243.09MB/3895.45MB/2312.69MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2243.09MB/3895.45MB/2312.69MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 13:20:43 (2023-Mar-18 20:20:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      160.48718125 	   69.5850%
Total Switching Power:      67.86166462 	   29.4239%
Total Leakage Power:         2.28600750 	    0.9912%
Total Power:               230.63485298
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         122.6       6.078       1.225       129.9       56.32
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   6.317e-07
Combinational                      31.02       41.71      0.9964       73.73       31.97
Clock (Combinational)              6.873       20.07     0.06498       27.01       11.71
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              160.5       67.86       2.286       230.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      160.5       67.86       2.286       230.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               3.409       10.18     0.03249       13.62       5.907
clk1                               3.465       9.893      0.0325       13.39       5.806
-----------------------------------------------------------------------------------------
Total                              6.873       20.07     0.06498       27.01       11.71
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00794 (CKBD16):           0.1705
*              Highest Leakage Power:               FE_RC_874_0 (ND3D8):        0.0002678
*                Total Cap:      4.27513e-10 F
*                Total instances in design: 60894
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=2246.58MB/3895.45MB/2312.69MB)

** Power Reclaim End WNS Slack -0.115  TNS Slack -17.881 
End: Power Optimization (cpu=0:07:29, real=0:07:29, mem=2549.06M, totSessionCpu=1:41:45).
**optDesign ... cpu = 0:26:47, real = 0:26:46, mem = 2128.0M, totSessionCpu=1:41:45 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=60894 and nets=62835 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2526.270M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2556.64 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2556.64 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 313  Num Prerouted Wires = 65931
[NR-eGR] Read numTotalNets=62563  numIgnoredNets=313
[NR-eGR] There are 62 clock nets ( 62 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 62188 
[NR-eGR] Rule id: 1  Nets: 62 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.109000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 62 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.15% V. EstWL: 8.632800e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 62149 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.138279e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       204( 0.11%)        17( 0.01%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]      M3  (3)        10( 0.01%)         1( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       269( 0.16%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              483( 0.04%)        18( 0.00%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.98 sec, Real: 1.98 sec, Curr Mem: 2577.71 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2575.71)
Total number of fetched objects 62608
End delay calculation. (MEM=2625.38 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2625.38 CPU=0:00:11.9 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:16.4 real=0:00:16.0 totSessionCpu=1:42:05 mem=2625.4M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2207.92MB/3776.43MB/2312.69MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2207.92MB/3776.43MB/2312.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2207.92MB/3776.43MB/2312.69MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 13:21:08 (2023-Mar-18 20:21:08 GMT)
2023-Mar-18 13:21:08 (2023-Mar-18 20:21:08 GMT): 10%
2023-Mar-18 13:21:08 (2023-Mar-18 20:21:08 GMT): 20%
2023-Mar-18 13:21:08 (2023-Mar-18 20:21:08 GMT): 30%
2023-Mar-18 13:21:08 (2023-Mar-18 20:21:08 GMT): 40%
2023-Mar-18 13:21:08 (2023-Mar-18 20:21:08 GMT): 50%
2023-Mar-18 13:21:08 (2023-Mar-18 20:21:08 GMT): 60%
2023-Mar-18 13:21:08 (2023-Mar-18 20:21:08 GMT): 70%
2023-Mar-18 13:21:08 (2023-Mar-18 20:21:08 GMT): 80%
2023-Mar-18 13:21:08 (2023-Mar-18 20:21:08 GMT): 90%

Finished Levelizing
2023-Mar-18 13:21:08 (2023-Mar-18 20:21:08 GMT)

Starting Activity Propagation
2023-Mar-18 13:21:08 (2023-Mar-18 20:21:08 GMT)
2023-Mar-18 13:21:09 (2023-Mar-18 20:21:09 GMT): 10%
2023-Mar-18 13:21:10 (2023-Mar-18 20:21:10 GMT): 20%

Finished Activity Propagation
2023-Mar-18 13:21:11 (2023-Mar-18 20:21:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2212.13MB/3776.43MB/2312.69MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 13:21:11 (2023-Mar-18 20:21:11 GMT)
 ... Calculating switching power
2023-Mar-18 13:21:11 (2023-Mar-18 20:21:11 GMT): 10%
2023-Mar-18 13:21:11 (2023-Mar-18 20:21:11 GMT): 20%
2023-Mar-18 13:21:12 (2023-Mar-18 20:21:12 GMT): 30%
2023-Mar-18 13:21:12 (2023-Mar-18 20:21:12 GMT): 40%
2023-Mar-18 13:21:12 (2023-Mar-18 20:21:12 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 13:21:13 (2023-Mar-18 20:21:13 GMT): 60%
2023-Mar-18 13:21:13 (2023-Mar-18 20:21:13 GMT): 70%
2023-Mar-18 13:21:15 (2023-Mar-18 20:21:15 GMT): 80%
2023-Mar-18 13:21:16 (2023-Mar-18 20:21:16 GMT): 90%

Finished Calculating power
2023-Mar-18 13:21:17 (2023-Mar-18 20:21:17 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2212.14MB/3776.43MB/2312.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2212.14MB/3776.43MB/2312.69MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2212.14MB/3776.43MB/2312.69MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2212.14MB/3776.43MB/2312.69MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 13:21:17 (2023-Mar-18 20:21:17 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      160.48712862 	   69.5850%
Total Switching Power:      67.86166462 	   29.4239%
Total Leakage Power:         2.28600750 	    0.9912%
Total Power:               230.63480035
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         122.6       6.078       1.225       129.9       56.32
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   6.317e-07
Combinational                      31.02       41.71      0.9964       73.73       31.97
Clock (Combinational)              6.873       20.07     0.06498       27.01       11.71
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              160.5       67.86       2.286       230.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      160.5       67.86       2.286       230.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               3.409       10.18     0.03249       13.62       5.907
clk1                               3.465       9.893      0.0325       13.39       5.806
-----------------------------------------------------------------------------------------
Total                              6.873       20.07     0.06498       27.01       11.71
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2215.09MB/3776.43MB/2312.69MB)


Output file is ./timingReports/fullchip_postCTS.power.
**optDesign ... cpu = 0:27:21, real = 0:27:19, mem = 2134.6M, totSessionCpu=1:42:18 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:27:21, real = 0:27:19, mem = 2125.5M, totSessionCpu=1:42:18 **
** Profile ** Start :  cpu=0:00:00.0, mem=2539.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=2539.4M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=2549.4M
** Profile ** Total reports :  cpu=0:00:00.5, mem=2541.4M
** Profile ** DRVs :  cpu=0:00:03.2, mem=2539.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.116  | -0.011  |  0.008  | -0.116  |
|           TNS (ns):| -18.180 | -0.068  |  0.000  | -18.112 |
|    Violating Paths:|   277   |   13    |    0    |   264   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.570%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2539.4M
**optDesign ... cpu = 0:27:26, real = 0:27:25, mem = 2110.0M, totSessionCpu=1:42:23 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          6  The version of the capacitance table fil...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          20  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      657  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        3  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 705 warning(s), 0 error(s)

#% End ccopt_design (date=03/18 13:21:25, total cpu=0:32:45, real=0:32:43, peak res=2350.0M, current mem=2027.9M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1983.7M, totSessionCpu=1:42:24 **
**WARN: (IMPOPT-576):	20 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	inst1[38] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[37] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[36] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[34] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[33] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[32] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[38] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[37] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[36] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[34] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[33] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[32] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-18 13:21:34 (2023-Mar-18 20:21:34 GMT)
2023-Mar-18 13:21:35 (2023-Mar-18 20:21:35 GMT): 10%
2023-Mar-18 13:21:35 (2023-Mar-18 20:21:35 GMT): 20%

Finished Activity Propagation
2023-Mar-18 13:21:36 (2023-Mar-18 20:21:36 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 2051.3M, totSessionCpu=1:42:41 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2494.9M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:42:43 mem=2503.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=10.3008)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 62608
End delay calculation. (MEM=0 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.7 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:15.0 totSessionCpu=0:00:35.3 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:19.4 real=0:00:20.0 totSessionCpu=0:00:37.4 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=0.0M
Done building hold timer [2722 node(s), 2462 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.0 real=0:00:22.0 totSessionCpu=0:00:40.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:22.0/0:00:21.9 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2518.3)
Total number of fetched objects 62608
End delay calculation. (MEM=2577.51 CPU=0:00:08.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2577.51 CPU=0:00:11.4 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=1:43:22 mem=2577.5M)
Done building cte setup timing graph (fixHold) cpu=0:00:38.6 real=0:00:39.0 totSessionCpu=1:43:22 mem=2577.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2577.5M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=2577.5M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2577.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2577.5M
** Profile ** DRVs :  cpu=0:00:01.7, mem=2577.5M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.116  | -0.011  |  0.008  | -0.116  |
|           TNS (ns):| -18.180 | -0.068  |  0.000  | -18.112 |
|    Violating Paths:|   277   |   13    |    0    |   264   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.017  |  0.033  |  0.172  | -0.017  |
|           TNS (ns):| -0.584  |  0.000  |  0.000  | -0.584  |
|    Violating Paths:|   45    |    0    |    0    |   45    |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.570%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 2090.7M, totSessionCpu=1:43:27 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:43:27.1/1:43:35.1 (1.0), mem = 2513.5M
(I,S,L,T): WC_VIEW: 155.224, 47.7872, 2.14765, 205.159
*info: Run optDesign holdfix with 1 thread.
Info: 313 nets with fixed/cover wires excluded.
Info: 375 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:49.0 real=0:00:50.0 totSessionCpu=1:43:32 mem=2657.6M density=60.570% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2657.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=2657.6M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=2657.6M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0174
      TNS :      -0.5844
      #VP :           45
  Density :      60.570%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:51.0 real=0:00:52.0 totSessionCpu=1:43:34 mem=2657.6M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0174
      TNS :      -0.5844
      #VP :           45
  Density :      60.570%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:51.0 real=0:00:52.0 totSessionCpu=1:43:34 mem=2657.6M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0174
      TNS :      -0.5844
      #VP :           45
  Density :      60.570%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:51.0 real=0:00:52.0 totSessionCpu=1:43:34 mem=2657.6M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC47102_mem_in2_11 (CKBD0)

    Added inst FE_PHC47103_mem_in2_28 (CKBD0)

    Added inst FE_PHC47104_mem_in2_6 (CKBD0)

    Added inst FE_PHC47105_mem_in2_5 (CKBD0)

    Added inst FE_PHC47106_mem_in2_4 (CKBD0)

    Added inst FE_PHC47107_mem_in2_20 (CKBD0)

    Added inst FE_PHC47108_mem_in2_17 (CKBD0)

    Added inst FE_PHC47109_mem_in2_13 (CKBD0)

    Added inst FE_PHC47110_mem_in2_3 (CKBD0)

    Added inst FE_PHC47111_mem_in2_22 (CKBD0)

    Added inst FE_PHC47112_mem_in2_14 (CKBD0)

    Added inst FE_PHC47113_mem_in2_8 (CKBD0)

    Added inst FE_PHC47114_mem_in2_16 (CKBD0)

    Added inst FE_PHC47115_mem_in2_1 (CKBD0)

    Added inst FE_PHC47116_mem_in2_30 (CKBD0)

    Added inst FE_PHC47117_mem_in2_18 (CKBD0)

    Added inst FE_PHC47118_mem_in2_23 (CKBD0)

    Added inst FE_PHC47119_mem_in2_7 (CKBD0)

    Added inst FE_PHC47120_mem_in2_25 (CKBD0)

    Added inst FE_PHC47121_mem_in2_19 (CKBD0)

    Added inst FE_PHC47122_mem_in2_15 (CKBD0)

    Added inst FE_PHC47123_mem_in2_2 (CKBD0)

    Added inst FE_PHC47124_mem_in2_24 (CKBD0)

    Added inst FE_PHC47125_mem_in2_0 (CKBD0)

    Added inst FE_PHC47126_mem_in2_27 (CKBD0)

    Added inst FE_PHC47127_mem_in2_31 (CKBD0)

    Added inst FE_PHC47128_mem_in2_29 (CKBD0)

    Added inst FE_PHC47129_mem_in2_21 (CKBD0)

    Added inst FE_PHC47130_mem_in2_12 (CKBD0)

    Added inst FE_PHC47131_mem_in2_26 (CKBD0)

    Added inst FE_PHC47132_mem_in2_10 (CKBD0)

    Added inst FE_PHC47133_mem_in2_9 (CKBD0)

    Added inst FE_PHC47134_inst2_28 (CKBD0)

    Added inst FE_PHC47135_inst2_26 (CKBD0)

    Added inst FE_PHC47136_inst2_25 (CKBD0)

    Added inst FE_PHC47137_inst2_27 (CKBD0)

    Added inst FE_PHC47138_inst2_23 (CKBD0)

    Added inst FE_PHC47139_inst2_24 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0169
      TNS :      -0.0374
      #VP :            7
      TNS+:       0.5470/38 improved (0.0144 per commit, 93.600%)
  Density :      60.581%
------------------------------------------------------------------------------------------
 38 buffer added (phase total 38, total 38)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:00:51.2 real=0:00:52.0 totSessionCpu=1:43:34 mem=2657.6M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 38 full evals passed out of 38 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0169
      TNS :      -0.0374
      #VP :            7
  Density :      60.581%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 38, total 38)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:51.2 real=0:00:52.0 totSessionCpu=1:43:34 mem=2657.6M
===========================================================================================


*info:    Total 38 cells added for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=2657.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=2657.6M
** Profile ** Overall slacks :  cpu=0:00:01.2, mem=2657.6M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0169
      TNS :      -0.0374
      #VP :            7
  Density :      60.581%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:52.9 real=0:00:54.0 totSessionCpu=1:43:36 mem=2657.6M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0169
      TNS :      -0.0374
      #VP :            7
  Density :      60.581%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:52.9 real=0:00:54.0 totSessionCpu=1:43:36 mem=2657.6M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=2657.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=2657.6M
** Profile ** Overall slacks :  cpu=0:00:01.2, mem=2657.6M

Phase IV ......
Executing transform: AddBuffer
===========================================================================================
  Phase 4 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0169
      TNS :      -0.0374
      #VP :            7
  Density :      60.581%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:54.4 real=0:00:55.0 totSessionCpu=1:43:38 mem=2657.6M
===========================================================================================

Starting Phase 4 Step 1 Iter 1 ...
===========================================================================================
  Phase 4 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0169
      TNS :      -0.0374
      #VP :            7
  Density :      60.581%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:54.4 real=0:00:55.0 totSessionCpu=1:43:38 mem=2657.6M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=2657.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=2657.6M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=2657.6M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 7 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------
*info:     7 net(s): Could not be fixed because of hold slack degradation.

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:56.0 real=0:00:57.0 totSessionCpu=1:43:39 mem=2657.6M density=60.581% ***

*info:
*info: Added a total of 38 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           38 cells of type 'CKBD0' used

*** Starting refinePlace (1:43:40 mem=2673.6M) ***
Total net bbox length = 9.807e+05 (4.389e+05 5.419e+05) (ext = 9.326e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2673.6MB
Summary Report:
Instances move: 0 (out of 60644 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.807e+05 (4.389e+05 5.419e+05) (ext = 9.326e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2673.6MB
*** Finished refinePlace (1:43:42 mem=2673.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2673.6M)


Density : 0.6058
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=2673.6M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=2673.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=2673.6M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=2673.6M
*** Finish Post CTS Hold Fixing (cpu=0:01:01 real=0:01:02 totSessionCpu=1:43:44 mem=2673.6M density=60.581%) ***
(I,S,L,T): WC_VIEW: 155.232, 47.7913, 2.14795, 205.172
*** HoldOpt [finish] : cpu/real = 0:00:17.4/0:00:17.3 (1.0), totSession cpu/real = 1:43:44.5/1:43:52.4 (1.0), mem = 2638.5M
**INFO: total 38 insts, 0 nets marked don't touch
**INFO: total 38 insts, 0 nets marked don't touch DB property
**INFO: total 38 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 0.880%; Threshold: 100; Threshold for Hold: 100
Re-routed 20 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Extraction called for design 'fullchip' of instances=60932 and nets=62873 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 2576.512M)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2574.31)
Total number of fetched objects 62646
End delay calculation. (MEM=2633.52 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2633.52 CPU=0:00:11.8 REAL=0:00:11.0)
GigaOpt: WNS changes after routing: -0.016 -> -0.016 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.016 -> -0.016 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.880%; Threshold: 100; Threshold for Hold: 100
Re-routed 20 nets
Extraction called for design 'fullchip' of instances=60932 and nets=62873 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2576.520M)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2574.32)
Total number of fetched objects 62646
End delay calculation. (MEM=2633.53 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2633.53 CPU=0:00:11.8 REAL=0:00:11.0)
GigaOpt: WNS changes after postEco optimization: -0.016 -> -0.016 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2633.53 MB )
[NR-eGR] Read 39956 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2633.53 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39956
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 313  Num Prerouted Wires = 65931
[NR-eGR] Read numTotalNets=62601  numIgnoredNets=313
[NR-eGR] There are 62 clock nets ( 62 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 62226 
[NR-eGR] Rule id: 1  Nets: 62 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.109000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 62 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.15% V. EstWL: 8.632800e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 62187 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.138271e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       207( 0.12%)        17( 0.01%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)         8( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       268( 0.16%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              484( 0.04%)        18( 0.00%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.95 sec, Real: 1.96 sec, Curr Mem: 2633.53 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:04, real = 0:02:05, mem = 2125.8M, totSessionCpu=1:44:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=2553.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=2553.0M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=13.3633)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 62646
End delay calculation. (MEM=0 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.7 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=0:00:55.6 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:15.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:18.1/0:00:18.1 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2566.36)
Total number of fetched objects 62646
End delay calculation. (MEM=2625.57 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2625.57 CPU=0:00:11.6 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:16.2 real=0:00:16.0 totSessionCpu=1:45:02 mem=2625.6M)
** Profile ** Overall slacks :  cpu=0:00:34.7, mem=2625.6M
** Profile ** Total reports :  cpu=0:00:00.5, mem=2570.6M
** Profile ** DRVs :  cpu=0:00:03.5, mem=2568.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.116  | -0.011  |  0.008  | -0.116  |
|           TNS (ns):| -18.180 | -0.068  |  0.000  | -18.112 |
|    Violating Paths:|   277   |   13    |    0    |   264   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.017  |  0.033  |  0.172  | -0.017  |
|           TNS (ns):| -0.037  |  0.000  |  0.000  | -0.037  |
|    Violating Paths:|    7    |    0    |    0    |    7    |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.581%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2568.6M
**optDesign ... cpu = 0:02:43, real = 0:02:46, mem = 2167.4M, totSessionCpu=1:45:07 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/18 13:24:11, mem=2095.0M)
% Begin Save ccopt configuration ... (date=03/18 13:24:11, mem=2095.0M)
% End Save ccopt configuration ... (date=03/18 13:24:12, total cpu=0:00:00.7, real=0:00:01.0, peak res=2095.3M, current mem=2095.3M)
% Begin Save netlist data ... (date=03/18 13:24:12, mem=2095.3M)
Writing Binary DB to cts.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/18 13:24:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=2095.3M, current mem=2095.3M)
Saving congestion map file cts.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/18 13:24:13, mem=2096.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/18 13:24:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2096.4M, current mem=2096.4M)
Saving scheduling_file.cts.2668 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/18 13:24:14, mem=2096.4M)
% End Save clock tree data ... (date=03/18 13:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2096.4M, current mem=2096.4M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/18 13:24:14, mem=2096.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/18 13:24:15, total cpu=0:00:00.2, real=0:00:01.0, peak res=2096.6M, current mem=2096.6M)
Saving PG file cts.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2510.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/18 13:24:15, mem=2096.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/18 13:24:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=2096.6M, current mem=2096.6M)
% Begin Save routing data ... (date=03/18 13:24:15, mem=2096.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=2510.5M) ***
% End Save routing data ... (date=03/18 13:24:16, total cpu=0:00:00.6, real=0:00:01.0, peak res=2096.8M, current mem=2096.8M)
Saving property file cts.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2513.5M) ***
#Saving pin access data to file cts.enc.dat.tmp/fullchip.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/18 13:24:17, mem=2096.9M)
% End Save power constraints data ... (date=03/18 13:24:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2096.9M, current mem=2096.9M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/18 13:24:19, total cpu=0:00:06.1, real=0:00:08.0, peak res=2097.3M, current mem=2097.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/18 13:24:20, mem=2097.3M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2097.30 (MB), peak = 2350.04 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2516.6M, init mem=2522.7M)
*info: Placed = 60932          (Fixed = 288)
*info: Unplaced = 0           
Placement Density:60.58%(305009/503471)
Placement Density (including fixed std cells):60.58%(305009/503471)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2516.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (313) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2516.6M) ***
#Start route 375 clock and analog nets...
% Begin globalDetailRoute (date=03/18 13:24:20, mem=2083.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 18 13:24:20 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[38] of net inst1[38] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[37] of net inst1[37] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[36] of net inst1[36] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[35] of net inst1[35] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[34] of net inst1[34] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[33] of net inst1[33] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[32] of net inst1[32] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[31] of net inst1[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[30] of net inst1[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[29] of net inst1[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[38] of net inst2[38] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[37] of net inst2[37] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[36] of net inst2[36] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[35] of net inst2[35] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[34] of net inst2[34] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[33] of net inst2[33] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[32] of net inst2[32] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[31] of net inst2[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[30] of net inst2[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[29] of net inst2[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=62498
#need_extraction net=62498 (total=62873)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar 18 13:24:23 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62871 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2145.12 (MB), peak = 2350.04 (MB)
#Merging special wires: starts on Sat Mar 18 13:24:29 2023 with memory = 2146.62 (MB), peak = 2350.04 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
#
#Finished routing data preparation on Sat Mar 18 13:24:29 2023
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 17.31 (MB)
#Total memory = 2147.38 (MB)
#Peak memory = 2350.04 (MB)
#
#
#Start global routing on Sat Mar 18 13:24:29 2023
#
#
#Start global routing initialization on Sat Mar 18 13:24:29 2023
#
#Number of eco nets is 223
#
#Start global routing data preparation on Sat Mar 18 13:24:29 2023
#
#Start routing resource analysis on Sat Mar 18 13:24:29 2023
#
#Routing resource analysis is done on Sat Mar 18 13:24:30 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3754          80       65536    64.65%
#  M2             V        3758          84       65536     0.88%
#  M3             H        3834           0       65536     0.07%
#  M4             V        3225         617       65536     1.55%
#  M5             H        3834           0       65536     0.00%
#  M6             V        3842           0       65536     0.00%
#  M7             H         958           0       65536     0.00%
#  M8             V         960           0       65536     0.00%
#  --------------------------------------------------------------
#  Total                  24165       2.54%      524288     8.39%
#
#  375 nets (0.60%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar 18 13:24:30 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2158.16 (MB), peak = 2350.04 (MB)
#
#
#Global routing initialization is done on Sat Mar 18 13:24:30 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2160.52 (MB), peak = 2350.04 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2255.03 (MB), peak = 2350.04 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2255.33 (MB), peak = 2350.04 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2255.83 (MB), peak = 2350.04 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2264.34 (MB), peak = 2350.04 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 272 (skipped).
#Total number of nets with skipped attribute = 62226 (skipped).
#Total number of routable nets = 375.
#Total number of nets in the design = 62873.
#
#285 routable nets have only global wires.
#90 routable nets have only detail routed wires.
#62226 skipped nets have only detail routed wires.
#285 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#90 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                285               0  
#------------------------------------------------
#        Total                285               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                375           39                38           62186  
#-------------------------------------------------------------------------------
#        Total                375           39                38           62186  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 90003 um.
#Total half perimeter of net bounding box = 33936 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1411 um.
#Total wire length on LAYER M3 = 41110 um.
#Total wire length on LAYER M4 = 41993 um.
#Total wire length on LAYER M5 = 4016 um.
#Total wire length on LAYER M6 = 1472 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 65474
#Total number of multi-cut vias = 240 (  0.4%)
#Total number of single cut vias = 65234 ( 99.6%)
#Up-Via Summary (total 65474):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20893 ( 98.9%)       240 (  1.1%)      21133
# M2             21081 (100.0%)         0 (  0.0%)      21081
# M3             21976 (100.0%)         0 (  0.0%)      21976
# M4               994 (100.0%)         0 (  0.0%)        994
# M5               290 (100.0%)         0 (  0.0%)        290
#-----------------------------------------------------------
#                65234 ( 99.6%)       240 (  0.4%)      65474 
#
#Total number of involved priority nets 285
#Maximum src to sink distance for priority net 466.7
#Average of max src_to_sink distance for priority net 67.6
#Average of ave src_to_sink distance for priority net 37.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 118.08 (MB)
#Total memory = 2265.47 (MB)
#Peak memory = 2350.04 (MB)
#
#Finished global routing on Sat Mar 18 13:24:34 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2172.13 (MB), peak = 2350.04 (MB)
#Start Track Assignment.
#Done with 306 horizontal wires in 2 hboxes and 77 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 90970 um.
#Total half perimeter of net bounding box = 33936 um.
#Total wire length on LAYER M1 = 200 um.
#Total wire length on LAYER M2 = 1411 um.
#Total wire length on LAYER M3 = 41827 um.
#Total wire length on LAYER M4 = 42043 um.
#Total wire length on LAYER M5 = 4016 um.
#Total wire length on LAYER M6 = 1472 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 65474
#Total number of multi-cut vias = 240 (  0.4%)
#Total number of single cut vias = 65234 ( 99.6%)
#Up-Via Summary (total 65474):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20893 ( 98.9%)       240 (  1.1%)      21133
# M2             21081 (100.0%)         0 (  0.0%)      21081
# M3             21976 (100.0%)         0 (  0.0%)      21976
# M4               994 (100.0%)         0 (  0.0%)        994
# M5               290 (100.0%)         0 (  0.0%)        290
#-----------------------------------------------------------
#                65234 ( 99.6%)       240 (  0.4%)      65474 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2192.14 (MB), peak = 2350.04 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 62.09 (MB)
#Total memory = 2192.15 (MB)
#Peak memory = 2350.04 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 37.2% of the total area was rechecked for DRC, and 28.2% required routing.
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1           19       19
#	Totals       19       19
#60658 out of 60932 instances (99.6%) need to be verified(marked ipoed), dirty area = 60.8%.
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   Totals
#	M1           24        2        5       31
#	Totals       24        2        5       31
#cpu time = 00:01:51, elapsed time = 00:01:51, memory = 2208.50 (MB), peak = 2350.04 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2231.80 (MB), peak = 2350.04 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 91936 um.
#Total half perimeter of net bounding box = 33936 um.
#Total wire length on LAYER M1 = 77 um.
#Total wire length on LAYER M2 = 7813 um.
#Total wire length on LAYER M3 = 41432 um.
#Total wire length on LAYER M4 = 38121 um.
#Total wire length on LAYER M5 = 3453 um.
#Total wire length on LAYER M6 = 1040 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 59940
#Total number of multi-cut vias = 303 (  0.5%)
#Total number of single cut vias = 59637 ( 99.5%)
#Up-Via Summary (total 59940):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20963 ( 98.6%)       303 (  1.4%)      21266
# M2             19644 (100.0%)         0 (  0.0%)      19644
# M3             18050 (100.0%)         0 (  0.0%)      18050
# M4               771 (100.0%)         0 (  0.0%)        771
# M5               209 (100.0%)         0 (  0.0%)        209
#-----------------------------------------------------------
#                59637 ( 99.5%)       303 (  0.5%)      59940 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:54
#Elapsed time = 00:01:54
#Increased memory = -24.14 (MB)
#Total memory = 2168.01 (MB)
#Peak memory = 2350.04 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2169.55 (MB), peak = 2350.04 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 91936 um.
#Total half perimeter of net bounding box = 33936 um.
#Total wire length on LAYER M1 = 77 um.
#Total wire length on LAYER M2 = 7813 um.
#Total wire length on LAYER M3 = 41432 um.
#Total wire length on LAYER M4 = 38121 um.
#Total wire length on LAYER M5 = 3453 um.
#Total wire length on LAYER M6 = 1040 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 59940
#Total number of multi-cut vias = 303 (  0.5%)
#Total number of single cut vias = 59637 ( 99.5%)
#Up-Via Summary (total 59940):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20963 ( 98.6%)       303 (  1.4%)      21266
# M2             19644 (100.0%)         0 (  0.0%)      19644
# M3             18050 (100.0%)         0 (  0.0%)      18050
# M4               771 (100.0%)         0 (  0.0%)        771
# M5               209 (100.0%)         0 (  0.0%)        209
#-----------------------------------------------------------
#                59637 ( 99.5%)       303 (  0.5%)      59940 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 91936 um.
#Total half perimeter of net bounding box = 33936 um.
#Total wire length on LAYER M1 = 77 um.
#Total wire length on LAYER M2 = 7813 um.
#Total wire length on LAYER M3 = 41432 um.
#Total wire length on LAYER M4 = 38121 um.
#Total wire length on LAYER M5 = 3453 um.
#Total wire length on LAYER M6 = 1040 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 59940
#Total number of multi-cut vias = 303 (  0.5%)
#Total number of single cut vias = 59637 ( 99.5%)
#Up-Via Summary (total 59940):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20963 ( 98.6%)       303 (  1.4%)      21266
# M2             19644 (100.0%)         0 (  0.0%)      19644
# M3             18050 (100.0%)         0 (  0.0%)      18050
# M4               771 (100.0%)         0 (  0.0%)        771
# M5               209 (100.0%)         0 (  0.0%)        209
#-----------------------------------------------------------
#                59637 ( 99.5%)       303 (  0.5%)      59940 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:56
#Elapsed time = 00:01:56
#Increased memory = -22.12 (MB)
#Total memory = 2170.02 (MB)
#Peak memory = 2350.04 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:13
#Elapsed time = 00:02:13
#Increased memory = 23.27 (MB)
#Total memory = 2106.29 (MB)
#Peak memory = 2350.04 (MB)
#Number of warnings = 21
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 13:26:33 2023
#
% End globalDetailRoute (date=03/18 13:26:33, total cpu=0:02:14, real=0:02:13, peak res=2235.7M, current mem=2069.9M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/18 13:26:33, mem=2069.9M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 18 13:26:33 2023
#
#Generating timing data, please wait...
#62621 total nets, 375 already routed, 375 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 62646
End delay calculation. (MEM=2641.73 CPU=0:00:09.1 REAL=0:00:09.0)
#Generating timing data took: cpu time = 00:00:24, elapsed time = 00:00:24, memory = 2122.39 (MB), peak = 2350.04 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[38] of net inst1[38] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[37] of net inst1[37] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[36] of net inst1[36] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[35] of net inst1[35] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[34] of net inst1[34] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[33] of net inst1[33] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[32] of net inst1[32] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[31] of net inst1[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[30] of net inst1[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[29] of net inst1[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[38] of net inst2[38] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[37] of net inst2[37] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[36] of net inst2[36] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[35] of net inst2[35] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[34] of net inst2[34] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[33] of net inst2[33] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[32] of net inst2[32] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[31] of net inst2[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[30] of net inst2[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[29] of net inst2[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=62873)
#Start reading timing information from file .timing_file_2668.tif.gz ...
#Read in timing information for 530 ports, 60932 instances from timing file .timing_file_2668.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Sat Mar 18 13:27:04 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62871 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2136.16 (MB), peak = 2350.04 (MB)
#Merging special wires: starts on Sat Mar 18 13:27:07 2023 with memory = 2137.70 (MB), peak = 2350.04 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
#
#Finished routing data preparation on Sat Mar 18 13:27:07 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 14.71 (MB)
#Total memory = 2138.45 (MB)
#Peak memory = 2350.04 (MB)
#
#
#Start global routing on Sat Mar 18 13:27:07 2023
#
#
#Start global routing initialization on Sat Mar 18 13:27:07 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Mar 18 13:27:07 2023
#
#Start routing resource analysis on Sat Mar 18 13:27:07 2023
#
#Routing resource analysis is done on Sat Mar 18 13:27:08 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3754          80       65536    64.65%
#  M2             V        3758          84       65536     0.88%
#  M3             H        3834           0       65536     0.07%
#  M4             V        3225         617       65536     1.55%
#  M5             H        3834           0       65536     0.00%
#  M6             V        3842           0       65536     0.00%
#  M7             H         958           0       65536     0.00%
#  M8             V         960           0       65536     0.00%
#  --------------------------------------------------------------
#  Total                  24165       2.54%      524288     8.39%
#
#  375 nets (0.60%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar 18 13:27:08 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2149.01 (MB), peak = 2350.04 (MB)
#
#
#Global routing initialization is done on Sat Mar 18 13:27:08 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2150.27 (MB), peak = 2350.04 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2265.02 (MB), peak = 2350.04 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2265.02 (MB), peak = 2350.04 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 2272.78 (MB), peak = 2350.04 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 272 (skipped).
#Total number of routable nets = 62601.
#Total number of nets in the design = 62873.
#
#62226 routable nets have only global wires.
#375 routable nets have only detail routed wires.
#40 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#375 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           39                38           62186  
#------------------------------------------------------------
#        Total           39                38           62186  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                375           39                38           62186  
#-------------------------------------------------------------------------------
#        Total                375           39                38           62186  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          402(0.62%)     62(0.10%)      9(0.01%)      1(0.00%)   (0.73%)
#  M3            3(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    406(0.08%)     62(0.01%)      9(0.00%)      1(0.00%)   (0.10%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.00% H + 0.10% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.26 |          0.26 |
[hotspot] |    M2(V)   |          0.26 |          1.57 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M1)     0.26 | (M2)     1.57 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 1193675 um.
#Total half perimeter of net bounding box = 1043771 um.
#Total wire length on LAYER M1 = 3023 um.
#Total wire length on LAYER M2 = 399670 um.
#Total wire length on LAYER M3 = 500084 um.
#Total wire length on LAYER M4 = 235148 um.
#Total wire length on LAYER M5 = 45750 um.
#Total wire length on LAYER M6 = 1868 um.
#Total wire length on LAYER M7 = 3126 um.
#Total wire length on LAYER M8 = 5004 um.
#Total number of vias = 398257
#Total number of multi-cut vias = 303 (  0.1%)
#Total number of single cut vias = 397954 ( 99.9%)
#Up-Via Summary (total 398257):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            216720 ( 99.9%)       303 (  0.1%)     217023
# M2            144328 (100.0%)         0 (  0.0%)     144328
# M3             32306 (100.0%)         0 (  0.0%)      32306
# M4              2813 (100.0%)         0 (  0.0%)       2813
# M5               777 (100.0%)         0 (  0.0%)        777
# M6               546 (100.0%)         0 (  0.0%)        546
# M7               464 (100.0%)         0 (  0.0%)        464
#-----------------------------------------------------------
#               397954 ( 99.9%)       303 (  0.1%)     398257 
#
#Max overcon = 7 tracks.
#Total overcon = 0.10%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 135.52 (MB)
#Total memory = 2273.98 (MB)
#Peak memory = 2350.04 (MB)
#
#Finished global routing on Sat Mar 18 13:27:41 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2194.05 (MB), peak = 2350.04 (MB)
#Start Track Assignment.
#Done with 85930 horizontal wires in 2 hboxes and 92925 vertical wires in 2 hboxes.
#Done with 18487 horizontal wires in 2 hboxes and 18923 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1          2946.02 	  0.00%  	  0.00% 	  0.00%
# M2        391778.28 	  0.03%  	  0.00% 	  0.00%
# M3        454420.34 	  0.05%  	  0.00% 	  0.01%
# M4        196874.43 	  0.03%  	  0.00% 	  0.02%
# M5         42386.88 	  0.00%  	  0.00% 	  0.00%
# M6           826.06 	  0.00%  	  0.00% 	  0.00%
# M7          3228.60 	  0.02%  	  0.00% 	  0.00%
# M8          5098.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1097558.60  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 1248666 um.
#Total half perimeter of net bounding box = 1043771 um.
#Total wire length on LAYER M1 = 42591 um.
#Total wire length on LAYER M2 = 398318 um.
#Total wire length on LAYER M3 = 515665 um.
#Total wire length on LAYER M4 = 235966 um.
#Total wire length on LAYER M5 = 46095 um.
#Total wire length on LAYER M6 = 1869 um.
#Total wire length on LAYER M7 = 3128 um.
#Total wire length on LAYER M8 = 5036 um.
#Total number of vias = 398257
#Total number of multi-cut vias = 303 (  0.1%)
#Total number of single cut vias = 397954 ( 99.9%)
#Up-Via Summary (total 398257):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            216720 ( 99.9%)       303 (  0.1%)     217023
# M2            144328 (100.0%)         0 (  0.0%)     144328
# M3             32306 (100.0%)         0 (  0.0%)      32306
# M4              2813 (100.0%)         0 (  0.0%)       2813
# M5               777 (100.0%)         0 (  0.0%)        777
# M6               546 (100.0%)         0 (  0.0%)        546
# M7               464 (100.0%)         0 (  0.0%)        464
#-----------------------------------------------------------
#               397954 ( 99.9%)       303 (  0.1%)     398257 
#
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 2238.53 (MB), peak = 2350.04 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	224       188       412       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:00
#Elapsed time = 00:01:00
#Increased memory = 115.91 (MB)
#Total memory = 2239.66 (MB)
#Peak memory = 2350.04 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 251
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        1        0       37        0       38
#	M2           13        9      185        0        4      211
#	M3            1        0        1        0        0        2
#	Totals       14       10      186       37        4      251
#cpu time = 00:07:28, elapsed time = 00:07:27, memory = 2277.30 (MB), peak = 2350.04 (MB)
#start 1st optimization iteration ...
#   number of violations = 233
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           53       13      132       21       14      233
#	Totals       53       13      132       21       14      233
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2284.34 (MB), peak = 2350.04 (MB)
#start 2nd optimization iteration ...
#   number of violations = 244
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           64        9      122       32       17      244
#	Totals       64        9      122       32       17      244
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2282.66 (MB), peak = 2350.04 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2285.69 (MB), peak = 2350.04 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 1280986 um.
#Total half perimeter of net bounding box = 1043771 um.
#Total wire length on LAYER M1 = 21066 um.
#Total wire length on LAYER M2 = 411992 um.
#Total wire length on LAYER M3 = 489209 um.
#Total wire length on LAYER M4 = 298021 um.
#Total wire length on LAYER M5 = 51559 um.
#Total wire length on LAYER M6 = 2239 um.
#Total wire length on LAYER M7 = 2388 um.
#Total wire length on LAYER M8 = 4511 um.
#Total number of vias = 445535
#Total number of multi-cut vias = 1782 (  0.4%)
#Total number of single cut vias = 443753 ( 99.6%)
#Up-Via Summary (total 445535):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            222183 ( 99.3%)      1551 (  0.7%)     223734
# M2            169093 (100.0%)         0 (  0.0%)     169093
# M3             48155 (100.0%)         0 (  0.0%)      48155
# M4              3592 (100.0%)         0 (  0.0%)       3592
# M5               284 ( 55.1%)       231 ( 44.9%)        515
# M6               249 (100.0%)         0 (  0.0%)        249
# M7               197 (100.0%)         0 (  0.0%)        197
#-----------------------------------------------------------
#               443753 ( 99.6%)      1782 (  0.4%)     445535 
#
#Total number of DRC violations = 0
#Cpu time = 00:08:00
#Elapsed time = 00:08:00
#Increased memory = -30.43 (MB)
#Total memory = 2209.38 (MB)
#Peak memory = 2350.04 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2211.44 (MB), peak = 2350.04 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 1280986 um.
#Total half perimeter of net bounding box = 1043771 um.
#Total wire length on LAYER M1 = 21066 um.
#Total wire length on LAYER M2 = 411992 um.
#Total wire length on LAYER M3 = 489209 um.
#Total wire length on LAYER M4 = 298021 um.
#Total wire length on LAYER M5 = 51559 um.
#Total wire length on LAYER M6 = 2239 um.
#Total wire length on LAYER M7 = 2388 um.
#Total wire length on LAYER M8 = 4511 um.
#Total number of vias = 445535
#Total number of multi-cut vias = 1782 (  0.4%)
#Total number of single cut vias = 443753 ( 99.6%)
#Up-Via Summary (total 445535):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            222183 ( 99.3%)      1551 (  0.7%)     223734
# M2            169093 (100.0%)         0 (  0.0%)     169093
# M3             48155 (100.0%)         0 (  0.0%)      48155
# M4              3592 (100.0%)         0 (  0.0%)       3592
# M5               284 ( 55.1%)       231 ( 44.9%)        515
# M6               249 (100.0%)         0 (  0.0%)        249
# M7               197 (100.0%)         0 (  0.0%)        197
#-----------------------------------------------------------
#               443753 ( 99.6%)      1782 (  0.4%)     445535 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 1280986 um.
#Total half perimeter of net bounding box = 1043771 um.
#Total wire length on LAYER M1 = 21066 um.
#Total wire length on LAYER M2 = 411992 um.
#Total wire length on LAYER M3 = 489209 um.
#Total wire length on LAYER M4 = 298021 um.
#Total wire length on LAYER M5 = 51559 um.
#Total wire length on LAYER M6 = 2239 um.
#Total wire length on LAYER M7 = 2388 um.
#Total wire length on LAYER M8 = 4511 um.
#Total number of vias = 445535
#Total number of multi-cut vias = 1782 (  0.4%)
#Total number of single cut vias = 443753 ( 99.6%)
#Up-Via Summary (total 445535):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            222183 ( 99.3%)      1551 (  0.7%)     223734
# M2            169093 (100.0%)         0 (  0.0%)     169093
# M3             48155 (100.0%)         0 (  0.0%)      48155
# M4              3592 (100.0%)         0 (  0.0%)       3592
# M5               284 ( 55.1%)       231 ( 44.9%)        515
# M6               249 (100.0%)         0 (  0.0%)        249
# M7               197 (100.0%)         0 (  0.0%)        197
#-----------------------------------------------------------
#               443753 ( 99.6%)      1782 (  0.4%)     445535 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#82.60% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:01:01, elapsed time = 00:01:00, memory = 2227.16 (MB), peak = 2350.04 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 1280986 um.
#Total half perimeter of net bounding box = 1043771 um.
#Total wire length on LAYER M1 = 21066 um.
#Total wire length on LAYER M2 = 411992 um.
#Total wire length on LAYER M3 = 489209 um.
#Total wire length on LAYER M4 = 298021 um.
#Total wire length on LAYER M5 = 51559 um.
#Total wire length on LAYER M6 = 2239 um.
#Total wire length on LAYER M7 = 2388 um.
#Total wire length on LAYER M8 = 4511 um.
#Total number of vias = 445535
#Total number of multi-cut vias = 290993 ( 65.3%)
#Total number of single cut vias = 154542 ( 34.7%)
#Up-Via Summary (total 445535):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            153690 ( 68.7%)     70044 ( 31.3%)     223734
# M2               786 (  0.5%)    168307 ( 99.5%)     169093
# M3                28 (  0.1%)     48127 ( 99.9%)      48155
# M4                13 (  0.4%)      3579 ( 99.6%)       3592
# M5                 0 (  0.0%)       515 (100.0%)        515
# M6                13 (  5.2%)       236 ( 94.8%)        249
# M7                12 (  6.1%)       185 ( 93.9%)        197
#-----------------------------------------------------------
#               154542 ( 34.7%)    290993 ( 65.3%)     445535 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:41, elapsed time = 00:00:41, memory = 2250.41 (MB), peak = 2350.04 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 18 13:37:59 2023
#
#
#Start Post Route Wire Spread.
#Done with 11361 horizontal wires in 4 hboxes and 10390 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 1289676 um.
#Total half perimeter of net bounding box = 1043771 um.
#Total wire length on LAYER M1 = 21074 um.
#Total wire length on LAYER M2 = 414064 um.
#Total wire length on LAYER M3 = 493586 um.
#Total wire length on LAYER M4 = 300162 um.
#Total wire length on LAYER M5 = 51643 um.
#Total wire length on LAYER M6 = 2240 um.
#Total wire length on LAYER M7 = 2395 um.
#Total wire length on LAYER M8 = 4511 um.
#Total number of vias = 445535
#Total number of multi-cut vias = 290993 ( 65.3%)
#Total number of single cut vias = 154542 ( 34.7%)
#Up-Via Summary (total 445535):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            153690 ( 68.7%)     70044 ( 31.3%)     223734
# M2               786 (  0.5%)    168307 ( 99.5%)     169093
# M3                28 (  0.1%)     48127 ( 99.9%)      48155
# M4                13 (  0.4%)      3579 ( 99.6%)       3592
# M5                 0 (  0.0%)       515 (100.0%)        515
# M6                13 (  5.2%)       236 ( 94.8%)        249
# M7                12 (  6.1%)       185 ( 93.9%)        197
#-----------------------------------------------------------
#               154542 ( 34.7%)    290993 ( 65.3%)     445535 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:44, elapsed time = 00:00:44, memory = 2321.36 (MB), peak = 2350.04 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#   number of violations = 0
#cpu time = 00:00:58, elapsed time = 00:00:58, memory = 2233.74 (MB), peak = 2350.04 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 375
#Total wire length = 1289676 um.
#Total half perimeter of net bounding box = 1043771 um.
#Total wire length on LAYER M1 = 21074 um.
#Total wire length on LAYER M2 = 414064 um.
#Total wire length on LAYER M3 = 493586 um.
#Total wire length on LAYER M4 = 300162 um.
#Total wire length on LAYER M5 = 51643 um.
#Total wire length on LAYER M6 = 2240 um.
#Total wire length on LAYER M7 = 2395 um.
#Total wire length on LAYER M8 = 4511 um.
#Total number of vias = 445535
#Total number of multi-cut vias = 290993 ( 65.3%)
#Total number of single cut vias = 154542 ( 34.7%)
#Up-Via Summary (total 445535):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            153690 ( 68.7%)     70044 ( 31.3%)     223734
# M2               786 (  0.5%)    168307 ( 99.5%)     169093
# M3                28 (  0.1%)     48127 ( 99.9%)      48155
# M4                13 (  0.4%)      3579 ( 99.6%)       3592
# M5                 0 (  0.0%)       515 (100.0%)        515
# M6                13 (  5.2%)       236 ( 94.8%)        249
# M7                12 (  6.1%)       185 ( 93.9%)        197
#-----------------------------------------------------------
#               154542 ( 34.7%)    290993 ( 65.3%)     445535 
#
#detailRoute Statistics:
#Cpu time = 00:10:55
#Elapsed time = 00:10:54
#Increased memory = -7.81 (MB)
#Total memory = 2232.00 (MB)
#Peak memory = 2350.04 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:12:27
#Elapsed time = 00:12:26
#Increased memory = 50.40 (MB)
#Total memory = 2120.26 (MB)
#Peak memory = 2350.04 (MB)
#Number of warnings = 21
#Total number of warnings = 69
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 13:38:59 2023
#
% End globalDetailRoute (date=03/18 13:39:00, total cpu=0:12:27, real=0:12:27, peak res=2331.0M, current mem=2117.3M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:14:42, elapsed time = 00:14:41, memory = 2072.64 (MB), peak = 2350.04 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/18 13:39:00, total cpu=0:14:42, real=0:14:40, peak res=2331.0M, current mem=2072.6M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60932 and nets=62873 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/fullchip_2668_30MNcP.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2592.8M)
Extracted 10.0003% (CPU Time= 0:00:02.4  MEM= 2679.0M)
Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 2679.0M)
Extracted 30.0003% (CPU Time= 0:00:03.5  MEM= 2679.0M)
Extracted 40.0003% (CPU Time= 0:00:04.4  MEM= 2683.0M)
Extracted 50.0003% (CPU Time= 0:00:06.6  MEM= 2683.0M)
Extracted 60.0003% (CPU Time= 0:00:07.2  MEM= 2683.0M)
Extracted 70.0003% (CPU Time= 0:00:07.8  MEM= 2683.0M)
Extracted 80.0003% (CPU Time= 0:00:08.4  MEM= 2683.0M)
Extracted 90.0003% (CPU Time= 0:00:09.3  MEM= 2683.0M)
Extracted 100% (CPU Time= 0:00:11.7  MEM= 2683.0M)
Number of Extracted Resistors     : 1134783
Number of Extracted Ground Cap.   : 1121664
Number of Extracted Coupling Cap. : 1823736
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2643.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.2  Real Time: 0:00:15.0  MEM: 2642.996M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2062.3M, totSessionCpu=2:00:11 **
**WARN: (IMPOPT-576):	20 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-665):	inst1[38] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[37] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[36] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[34] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[33] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[32] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[38] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[37] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[36] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[34] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[33] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[32] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
AAE DB initialization (MEM=2648.75 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2663.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2663.1M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-18 13:39:31 (2023-Mar-18 20:39:31 GMT)
2023-Mar-18 13:39:31 (2023-Mar-18 20:39:31 GMT): 10%
2023-Mar-18 13:39:31 (2023-Mar-18 20:39:31 GMT): 20%
2023-Mar-18 13:39:31 (2023-Mar-18 20:39:31 GMT): 30%
2023-Mar-18 13:39:31 (2023-Mar-18 20:39:31 GMT): 40%
2023-Mar-18 13:39:31 (2023-Mar-18 20:39:31 GMT): 50%
2023-Mar-18 13:39:31 (2023-Mar-18 20:39:31 GMT): 60%
2023-Mar-18 13:39:31 (2023-Mar-18 20:39:31 GMT): 70%
2023-Mar-18 13:39:31 (2023-Mar-18 20:39:31 GMT): 80%
2023-Mar-18 13:39:31 (2023-Mar-18 20:39:31 GMT): 90%

Finished Levelizing
2023-Mar-18 13:39:31 (2023-Mar-18 20:39:31 GMT)

Starting Activity Propagation
2023-Mar-18 13:39:31 (2023-Mar-18 20:39:31 GMT)
2023-Mar-18 13:39:32 (2023-Mar-18 20:39:32 GMT): 10%
2023-Mar-18 13:39:33 (2023-Mar-18 20:39:33 GMT): 20%

Finished Activity Propagation
2023-Mar-18 13:39:34 (2023-Mar-18 20:39:34 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 2155.2M, totSessionCpu=2:00:37 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2679.2M, init mem=2679.2M)
*info: Placed = 60932          (Fixed = 288)
*info: Unplaced = 0           
Placement Density:60.58%(305009/503471)
Placement Density (including fixed std cells):60.58%(305009/503471)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=2673.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 60932

Instance distribution across the VT partitions:

 LVT : inst = 15587 (25.6%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 15587 (25.6%)

 HVT : inst = 45345 (74.4%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 45345 (74.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60932 and nets=62873 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/fullchip_2668_30MNcP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2671.2M)
Extracted 10.0003% (CPU Time= 0:00:02.4  MEM= 2757.4M)
Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 2757.4M)
Extracted 30.0003% (CPU Time= 0:00:03.5  MEM= 2757.4M)
Extracted 40.0003% (CPU Time= 0:00:04.4  MEM= 2761.4M)
Extracted 50.0003% (CPU Time= 0:00:06.5  MEM= 2761.4M)
Extracted 60.0003% (CPU Time= 0:00:07.1  MEM= 2761.4M)
Extracted 70.0003% (CPU Time= 0:00:07.7  MEM= 2761.4M)
Extracted 80.0003% (CPU Time= 0:00:08.3  MEM= 2761.4M)
Extracted 90.0003% (CPU Time= 0:00:09.2  MEM= 2761.4M)
Extracted 100% (CPU Time= 0:00:11.6  MEM= 2761.4M)
Number of Extracted Resistors     : 1134783
Number of Extracted Ground Cap.   : 1121664
Number of Extracted Coupling Cap. : 1823736
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2721.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.0  Real Time: 0:00:15.0  MEM: 2721.391M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.46875)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 62646. 
Total number of fetched objects 62646
End delay calculation. (MEM=0 CPU=0:00:10.1 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.9 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.8 real=0:00:16.0 totSessionCpu=0:01:15 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:18.9 real=0:00:19.0 totSessionCpu=0:01:15 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:21.2/0:00:21.0 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2740.47)
Total number of fetched objects 62646
AAE_INFO-618: Total number of nets in the design is 62873,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2798.22 CPU=0:00:17.0 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=2771.14 CPU=0:00:18.8 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2771.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2771.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2728.26)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62646. 
Total number of fetched objects 62646
AAE_INFO-618: Total number of nets in the design is 62873,  5.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2734.41 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2734.41 CPU=0:00:03.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:33.0 real=0:00:33.0 totSessionCpu=2:01:51 mem=2734.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=2734.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2734.4M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=2734.4M
** Profile ** DRVs :  cpu=0:00:01.4, mem=2749.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.254  | -0.254  |  0.026  | -0.108  |
|           TNS (ns):| -10.917 | -1.019  |  0.000  | -9.898  |
|    Violating Paths:|   324   |   102   |    0    |   222   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.581%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:43, real = 0:01:42, mem = 2321.3M, totSessionCpu=2:01:54 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       375 (unrouted=0, trialRouted=0, noStatus=0, routed=375, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62498 (unrouted=272, trialRouted=0, noStatus=0, routed=62226, fixed=0, [crossesIlmBoundary=0, tooFewTerms=252, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 373 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 503470.800um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    AN2D4             5          library set    {AN2D4 CKAN2D1}
    CKAN2D1          19          library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       10284
      Delay constrained sinks:     10284
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       10284
      Delay constrained sinks:     10284
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 10284 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock DAG stats PRO initial state:
    cell counts      : b=341, i=8, icg=0, nicg=0, l=24, total=373
    cell areas       : b=2828.880um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=62.640um^2, total=2954.880um^2
    cell capacitance : b=1.547pF, i=0.129pF, icg=0.000pF, nicg=0.000pF, l=0.024pF, total=1.701pF
    sink capacitance : count=20568, total=18.441pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.492pF, leaf=13.008pF, total=14.500pF
    wire lengths     : top=0.000um, trunk=11324.540um, leaf=80666.900um, total=91991.440um
    hp wire lengths  : top=0.000um, trunk=8750.800um, leaf=23838.400um, total=32589.200um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=141 avg=0.041ns sd=0.023ns min=0.014ns max=0.085ns {102 <= 0.063ns, 38 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=234 avg=0.087ns sd=0.014ns min=0.024ns max=0.102ns {9 <= 0.063ns, 42 <= 0.084ns, 153 <= 0.094ns, 26 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 10 CKBD16: 217 BUFFD12: 3 CKBD12: 37 CKBD8: 14 CKBD6: 7 CKBD4: 7 CKBD3: 11 CKBD2: 12 BUFFD1: 17 CKBD1: 4 BUFFD0: 1 CKBD0: 1 
     Invs: CKND16: 8 
   Logics: AN2D4: 5 CKAN2D1: 19 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.276, max=0.430, avg=0.369, sd=0.052], skew [0.154 vs 0.057*], 57.7% {0.371, 0.428} (wid=0.044 ws=0.035) (gid=0.410 gs=0.156)
    skew_group clk2/CON: insertion delay [min=0.353, max=0.567, avg=0.480, sd=0.066], skew [0.214 vs 0.057*], 43.1% {0.503, 0.560} (wid=0.052 ws=0.033) (gid=0.528 gs=0.203)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.6 real=0:00:01.6)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 375, tested: 375, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=341, i=8, icg=0, nicg=0, l=24, total=373
    cell areas       : b=2828.880um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=62.640um^2, total=2954.880um^2
    cell capacitance : b=1.547pF, i=0.129pF, icg=0.000pF, nicg=0.000pF, l=0.024pF, total=1.701pF
    sink capacitance : count=20568, total=18.441pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.492pF, leaf=13.008pF, total=14.500pF
    wire lengths     : top=0.000um, trunk=11324.540um, leaf=80666.900um, total=91991.440um
    hp wire lengths  : top=0.000um, trunk=8750.800um, leaf=23838.400um, total=32589.200um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=141 avg=0.041ns sd=0.023ns min=0.014ns max=0.085ns {102 <= 0.063ns, 38 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=234 avg=0.087ns sd=0.014ns min=0.024ns max=0.102ns {9 <= 0.063ns, 42 <= 0.084ns, 153 <= 0.094ns, 26 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 10 CKBD16: 217 BUFFD12: 3 CKBD12: 37 CKBD8: 14 CKBD6: 7 CKBD4: 7 CKBD3: 11 CKBD2: 12 BUFFD1: 17 CKBD1: 4 BUFFD0: 1 CKBD0: 1 
     Invs: CKND16: 8 
   Logics: AN2D4: 5 CKAN2D1: 19 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.276, max=0.430, avg=0.369, sd=0.052], skew [0.154 vs 0.057*], 57.7% {0.371, 0.428} (wid=0.044 ws=0.035) (gid=0.410 gs=0.156)
    skew_group clk2/CON: insertion delay [min=0.353, max=0.567, avg=0.480, sd=0.066], skew [0.214 vs 0.057*], 43.1% {0.503, 0.560} (wid=0.052 ws=0.033) (gid=0.528 gs=0.203)
  Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock DAG stats PRO final:
    cell counts      : b=341, i=8, icg=0, nicg=0, l=24, total=373
    cell areas       : b=2828.880um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=62.640um^2, total=2954.880um^2
    cell capacitance : b=1.547pF, i=0.129pF, icg=0.000pF, nicg=0.000pF, l=0.024pF, total=1.701pF
    sink capacitance : count=20568, total=18.441pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.492pF, leaf=13.008pF, total=14.500pF
    wire lengths     : top=0.000um, trunk=11324.540um, leaf=80666.900um, total=91991.440um
    hp wire lengths  : top=0.000um, trunk=8750.800um, leaf=23838.400um, total=32589.200um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=141 avg=0.041ns sd=0.023ns min=0.014ns max=0.085ns {102 <= 0.063ns, 38 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=234 avg=0.087ns sd=0.014ns min=0.024ns max=0.102ns {9 <= 0.063ns, 42 <= 0.084ns, 153 <= 0.094ns, 26 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 10 CKBD16: 217 BUFFD12: 3 CKBD12: 37 CKBD8: 14 CKBD6: 7 CKBD4: 7 CKBD3: 11 CKBD2: 12 BUFFD1: 17 CKBD1: 4 BUFFD0: 1 CKBD0: 1 
     Invs: CKND16: 8 
   Logics: AN2D4: 5 CKAN2D1: 19 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.276, max=0.430, avg=0.369, sd=0.052], skew [0.154 vs 0.057*], 57.7% {0.371, 0.428} (wid=0.044 ws=0.035) (gid=0.410 gs=0.156)
    skew_group clk2/CON: insertion delay [min=0.353, max=0.567, avg=0.480, sd=0.066], skew [0.214 vs 0.057*], 43.1% {0.503, 0.560} (wid=0.052 ws=0.033) (gid=0.528 gs=0.203)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       375 (unrouted=0, trialRouted=0, noStatus=0, routed=375, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62498 (unrouted=272, trialRouted=0, noStatus=0, routed=62226, fixed=0, [crossesIlmBoundary=0, tooFewTerms=252, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:08.7 real=0:00:08.7)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 2723.16M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 375 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:02:11.3/2:02:19.6 (1.0), mem = 2723.2M
(I,S,L,T): WC_VIEW: 155.042, 45.222, 2.14795, 202.412
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.25|   -10.94|       0|       0|       0|  60.58|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.25|   -10.94|       0|       0|       0|  60.58| 0:00:00.0|  2891.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 39 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=2891.3M) ***

(I,S,L,T): WC_VIEW: 155.042, 45.222, 2.14795, 202.412
*** DrvOpt [finish] : cpu/real = 0:00:11.2/0:00:11.2 (1.0), totSession cpu/real = 2:02:22.6/2:02:30.8 (1.0), mem = 2872.2M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:11, real = 0:02:10, mem = 2502.8M, totSessionCpu=2:02:23 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:12, Mem = 2816.23M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2816.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2816.2M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=2826.2M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2826.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.19min real=0.18min mem=2816.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.254  | -0.254  |  0.025  | -0.108  |
|           TNS (ns):| -10.935 | -1.021  |  0.000  | -9.914  |
|    Violating Paths:|   325   |   103   |    0    |   222   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.581%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2826.2M
**optDesign ... cpu = 0:02:14, real = 0:02:13, mem = 2491.4M, totSessionCpu=2:02:25 **
*** Timing NOT met, worst failing slack is -0.254
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 375 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:02:27.3/2:02:35.6 (1.0), mem = 2806.7M
(I,S,L,T): WC_VIEW: 155.042, 45.222, 2.14795, 202.412
*info: 375 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.254 TNS Slack -10.935 Density 60.58
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.108| -9.914|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-0.254| -1.021|
|HEPG      |-0.254| -1.021|
|All Paths |-0.254|-10.935|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.254|   -0.254|  -1.021|  -10.935|    60.58%|   0:00:00.0| 2884.4M|   WC_VIEW|  reg2reg| core_instance_2_sum_1_reg_3_/D                     |
|  -0.136|   -0.136|  -0.767|  -10.681|    60.58%|   0:00:00.0| 2925.6M|   WC_VIEW|  reg2reg| core_instance_2_sum_1_reg_13_/D                    |
|  -0.016|   -0.108|  -0.631|  -10.545|    60.58%|   0:00:00.0| 2925.6M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q9_reg_3_/D                                      |
|  -0.010|   -0.108|  -0.338|  -10.252|    60.58%|   0:00:01.0| 2937.6M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.010|   -0.108|  -0.320|  -10.233|    60.58%|   0:00:01.0| 2975.8M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.002|   -0.108|  -0.062|   -9.976|    60.58%|   0:00:00.0| 2975.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q4_reg_2_/D                                      |
|  -0.002|   -0.108|  -0.010|   -9.924|    60.59%|   0:00:07.0| 3072.4M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_6__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q14_reg_11_/D                                    |
|   0.000|   -0.108|   0.000|   -9.914|    60.59%|   0:00:00.0| 3072.4M|        NA|       NA| NA                                                 |
|   0.000|   -0.108|   0.000|   -9.914|    60.59%|   0:00:00.0| 3072.4M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.4 real=0:00:09.0 mem=3072.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.108|   -0.108|  -9.914|   -9.914|    60.59%|   0:00:01.0| 3072.4M|   WC_VIEW|  default| pmem_out2[142]                                     |
|  -0.080|   -0.080|  -9.510|   -9.510|    60.59%|   0:00:10.0| 3110.6M|   WC_VIEW|  default| pmem_out2[62]                                      |
|  -0.080|   -0.080|  -9.453|   -9.453|    60.60%|   0:00:11.0| 3106.6M|   WC_VIEW|  default| pmem_out2[62]                                      |
|  -0.081|   -0.081|  -9.604|   -9.604|    60.60%|   0:00:05.0| 3106.6M|   WC_VIEW|  default| core_instance_2_pmem_rd_d_reg/Q                    |
|  -0.081|   -0.081|  -9.582|   -9.582|    60.60%|   0:00:02.0| 3106.6M|   WC_VIEW|  default| pmem_out2[62]                                      |
|  -0.081|   -0.081|  -9.581|   -9.581|    60.60%|   0:00:00.0| 3106.6M|   WC_VIEW|  default| pmem_out2[62]                                      |
|  -0.081|   -0.081|  -9.581|   -9.581|    60.60%|   0:00:01.0| 3125.7M|   WC_VIEW|  default| pmem_out2[62]                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.1 real=0:00:30.0 mem=3125.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:39.7 real=0:00:39.0 mem=3125.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-9.581|
|reg2cgate | 0.025| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-9.581|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.081 TNS Slack -9.581 Density 60.60
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 33 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-9.612|
|reg2cgate | 0.025| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-9.612|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 47 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:40.9 real=0:00:41.0 mem=3125.7M) ***
(I,S,L,T): WC_VIEW: 155.075, 45.2353, 2.14988, 202.461
*** SetupOpt [finish] : cpu/real = 0:00:55.4/0:00:55.3 (1.0), totSession cpu/real = 2:03:22.7/2:03:30.9 (1.0), mem = 3106.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:03:23 mem=3106.6M) ***
Move report: Detail placement moves 13 insts, mean move: 3.75 um, max move: 9.40 um
	Max move on inst (U19798): (585.20, 13.60) --> (579.40, 10.00)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3106.6MB
Summary Report:
Instances move: 13 (out of 60654 movable)
Instances flipped: 0
Mean displacement: 3.75 um
Max displacement: 9.40 um (Instance: U19798) (585.2, 13.6) -> (579.4, 10)
	Length: 17 sites, height: 1 rows, site name: core, cell type: NR2XD3
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3106.6MB
*** Finished refinePlace (2:03:25 mem=3106.6M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 375 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:03:25.7/2:03:33.9 (1.0), mem = 2933.6M
(I,S,L,T): WC_VIEW: 155.075, 45.2353, 2.14988, 202.461
*info: 375 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.081 TNS Slack -9.612 Density 60.60
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-9.612|
|reg2cgate | 0.025| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-9.612|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.081|   -0.081|  -9.612|   -9.612|    60.60%|   0:00:00.0| 2957.4M|   WC_VIEW|  default| pmem_out2[62]                                      |
|  -0.081|   -0.081|  -9.310|   -9.310|    60.61%|   0:00:03.0| 3036.8M|   WC_VIEW|  default| pmem_out2[152]                                     |
|  -0.081|   -0.081|  -9.245|   -9.245|    60.61%|   0:00:01.0| 3055.9M|   WC_VIEW|  default| pmem_out2[119]                                     |
|  -0.081|   -0.081|  -9.166|   -9.166|    60.62%|   0:00:01.0| 3055.9M|   WC_VIEW|  default| pmem_out2[47]                                      |
|  -0.081|   -0.081|  -9.093|   -9.093|    60.62%|   0:00:00.0| 3055.9M|   WC_VIEW|  default| pmem_out2[47]                                      |
|  -0.081|   -0.081|  -9.064|   -9.064|    60.62%|   0:00:01.0| 3055.9M|   WC_VIEW|  default| pmem_out2[42]                                      |
|  -0.081|   -0.081|  -9.051|   -9.051|    60.62%|   0:00:00.0| 3055.9M|   WC_VIEW|  default| pmem_out2[42]                                      |
|  -0.081|   -0.081|  -9.039|   -9.039|    60.62%|   0:00:00.0| 3055.9M|   WC_VIEW|  default| pmem_out2[42]                                      |
|  -0.081|   -0.081|  -8.986|   -8.986|    60.63%|   0:00:00.0| 3074.9M|   WC_VIEW|  default| pmem_out2[109]                                     |
|  -0.081|   -0.081|  -8.986|   -8.986|    60.63%|   0:00:00.0| 3074.9M|   WC_VIEW|  default| pmem_out2[62]                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:06.0 mem=3074.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:06.0 mem=3074.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.986|
|reg2cgate | 0.025| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-8.986|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.081 TNS Slack -8.986 Density 60.63
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 48 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-9.086|
|reg2cgate | 0.025| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-9.086|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 47 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:07.5 real=0:00:07.0 mem=3074.9M) ***
(I,S,L,T): WC_VIEW: 155.165, 45.2468, 2.15437, 202.566
*** SetupOpt [finish] : cpu/real = 0:00:20.8/0:00:20.7 (1.0), totSession cpu/real = 2:03:46.4/2:03:54.6 (1.0), mem = 3055.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:03:47 mem=3055.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3055.9MB
Summary Report:
Instances move: 0 (out of 60669 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3055.9MB
*** Finished refinePlace (2:03:49 mem=3055.9M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:03:39, real = 0:03:38, mem = 2555.2M, totSessionCpu=2:03:50 **
** Profile ** Start :  cpu=0:00:00.0, mem=2931.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2931.6M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=2941.6M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2941.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  |  0.000  |  0.025  | -0.081  |
|           TNS (ns):| -9.086  |  0.000  |  0.000  | -9.086  |
|    Violating Paths:|   207   |    0    |    0    |   207   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.632%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2941.6M
Info: 375 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2558.00MB/4135.20MB/2752.36MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2558.00MB/4135.20MB/2752.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2558.00MB/4135.20MB/2752.36MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 13:42:57 (2023-Mar-18 20:42:57 GMT)
2023-Mar-18 13:42:57 (2023-Mar-18 20:42:57 GMT): 10%
2023-Mar-18 13:42:57 (2023-Mar-18 20:42:57 GMT): 20%
2023-Mar-18 13:42:57 (2023-Mar-18 20:42:57 GMT): 30%
2023-Mar-18 13:42:57 (2023-Mar-18 20:42:57 GMT): 40%
2023-Mar-18 13:42:58 (2023-Mar-18 20:42:58 GMT): 50%
2023-Mar-18 13:42:58 (2023-Mar-18 20:42:58 GMT): 60%
2023-Mar-18 13:42:58 (2023-Mar-18 20:42:58 GMT): 70%
2023-Mar-18 13:42:58 (2023-Mar-18 20:42:58 GMT): 80%
2023-Mar-18 13:42:58 (2023-Mar-18 20:42:58 GMT): 90%

Finished Levelizing
2023-Mar-18 13:42:58 (2023-Mar-18 20:42:58 GMT)

Starting Activity Propagation
2023-Mar-18 13:42:58 (2023-Mar-18 20:42:58 GMT)
2023-Mar-18 13:42:59 (2023-Mar-18 20:42:59 GMT): 10%
2023-Mar-18 13:42:59 (2023-Mar-18 20:42:59 GMT): 20%

Finished Activity Propagation
2023-Mar-18 13:43:00 (2023-Mar-18 20:43:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=2560.47MB/4135.20MB/2752.36MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 13:43:00 (2023-Mar-18 20:43:00 GMT)
 ... Calculating switching power
2023-Mar-18 13:43:01 (2023-Mar-18 20:43:01 GMT): 10%
2023-Mar-18 13:43:01 (2023-Mar-18 20:43:01 GMT): 20%
2023-Mar-18 13:43:01 (2023-Mar-18 20:43:01 GMT): 30%
2023-Mar-18 13:43:01 (2023-Mar-18 20:43:01 GMT): 40%
2023-Mar-18 13:43:01 (2023-Mar-18 20:43:01 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 13:43:02 (2023-Mar-18 20:43:02 GMT): 60%
2023-Mar-18 13:43:02 (2023-Mar-18 20:43:02 GMT): 70%
2023-Mar-18 13:43:03 (2023-Mar-18 20:43:03 GMT): 80%
2023-Mar-18 13:43:04 (2023-Mar-18 20:43:04 GMT): 90%

Finished Calculating power
2023-Mar-18 13:43:05 (2023-Mar-18 20:43:05 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2560.81MB/4135.20MB/2752.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2560.81MB/4135.20MB/2752.36MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:08, mem(process/total/peak)=2560.81MB/4135.20MB/2752.36MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2560.81MB/4135.20MB/2752.36MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 13:43:05 (2023-Mar-18 20:43:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      160.49595085 	   70.5551%
Total Switching Power:      64.68729801 	   28.4370%
Total Leakage Power:         2.29280595 	    1.0079%
Total Power:               227.47605449
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         122.6       5.716       1.228       129.5       56.94
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   6.405e-07
Combinational                      31.04       39.53           1       71.57       31.46
Clock (Combinational)              6.871       19.44     0.06498       26.38        11.6
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              160.5       64.69       2.293       227.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      160.5       64.69       2.293       227.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               3.407       9.849     0.03249       13.29       5.842
clk1                               3.463       9.592      0.0325       13.09       5.754
-----------------------------------------------------------------------------------------
Total                              6.871       19.44     0.06498       26.38        11.6
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00365 (CKBD16):           0.1649
*              Highest Leakage Power:               FE_RC_874_0 (ND3D8):        0.0002678
*                Total Cap:      3.99716e-10 F
*                Total instances in design: 60957
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2576.52MB/4142.20MB/2752.36MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:04:04.3/2:04:12.3 (1.0), mem = 2967.7M
(I,S,L,T): WC_VIEW: 155.163, 45.2456, 2.15437, 202.563
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.081  TNS Slack -9.086 Density 60.63
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.63%|        -|  -0.081|  -9.086|   0:00:00.0| 2967.7M|
|    60.15%|     9827|  -0.081|  -9.059|   0:01:58.0| 3077.4M|
|    60.09%|     2255|  -0.081|  -9.059|   0:00:34.0| 3077.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.081  TNS Slack -9.059 Density 60.09
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 47 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:02:40) (real = 0:02:39) **
(I,S,L,T): WC_VIEW: 154.038, 44.1888, 2.08225, 200.309
*** PowerOpt [finish] : cpu/real = 0:02:40.5/0:02:40.2 (1.0), totSession cpu/real = 2:06:44.8/2:06:52.6 (1.0), mem = 3077.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:06:45 mem=3077.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3077.4MB
Summary Report:
Instances move: 0 (out of 60669 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3077.4MB
*** Finished refinePlace (2:06:47 mem=3077.4M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:06:36, real = 0:06:35, mem = 2605.7M, totSessionCpu=2:06:47 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 375 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:06:49.5/2:06:57.3 (1.0), mem = 3036.1M
(I,S,L,T): WC_VIEW: 154.038, 44.1888, 2.08225, 200.309
Info: 375 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.081 TNS Slack -9.059 Density 60.09
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-9.059|
|reg2cgate | 0.025| 0.000|
|reg2reg   |-0.000|-0.000|
|HEPG      |-0.000|-0.000|
|All Paths |-0.081|-9.059|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.000|   -0.081|  -0.000|   -9.059|    60.09%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| core_instance_2_mac_array_instance_col_idx_7__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_mac_8in_instance_product2_reg_reg_7_/D    |
|   0.000|   -0.081|   0.000|   -9.059|    60.09%|   0:00:01.0| 3105.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=3105.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=3105.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-9.059|
|reg2cgate | 0.025| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-9.059|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.081 TNS Slack -9.059 Density 60.09
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 198 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-9.059|
|reg2cgate | 0.025| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-9.059|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 47 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=3105.6M) ***
(I,S,L,T): WC_VIEW: 154.038, 44.1888, 2.08225, 200.309
*** SetupOpt [finish] : cpu/real = 0:00:14.5/0:00:14.5 (1.0), totSession cpu/real = 2:07:04.1/2:07:11.8 (1.0), mem = 3096.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:07:04 mem=3096.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3096.1MB
Summary Report:
Instances move: 0 (out of 60669 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3096.1MB
*** Finished refinePlace (2:07:06 mem=3096.1M) ***
End: GigaOpt Optimization in WNS mode
End: GigaOpt WNS recovery
Skipping post route harden opt
GigaOpt: Skipping TNS recovery
Finish postRoute recovery in powerReclaim mode (cpu=0:00:19, real=0:00:19, mem=3050.07M, totSessionCpu=2:07:07).
**optDesign ... cpu = 0:06:55, real = 0:06:54, mem = 2604.1M, totSessionCpu=2:07:07 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2604.16MB/4243.67MB/2752.36MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2604.16MB/4243.67MB/2752.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2604.16MB/4243.67MB/2752.36MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 13:46:10 (2023-Mar-18 20:46:10 GMT)
2023-Mar-18 13:46:10 (2023-Mar-18 20:46:10 GMT): 10%
2023-Mar-18 13:46:10 (2023-Mar-18 20:46:10 GMT): 20%
2023-Mar-18 13:46:10 (2023-Mar-18 20:46:10 GMT): 30%
2023-Mar-18 13:46:10 (2023-Mar-18 20:46:10 GMT): 40%
2023-Mar-18 13:46:11 (2023-Mar-18 20:46:11 GMT): 50%
2023-Mar-18 13:46:11 (2023-Mar-18 20:46:11 GMT): 60%
2023-Mar-18 13:46:11 (2023-Mar-18 20:46:11 GMT): 70%
2023-Mar-18 13:46:11 (2023-Mar-18 20:46:11 GMT): 80%
2023-Mar-18 13:46:11 (2023-Mar-18 20:46:11 GMT): 90%

Finished Levelizing
2023-Mar-18 13:46:11 (2023-Mar-18 20:46:11 GMT)

Starting Activity Propagation
2023-Mar-18 13:46:11 (2023-Mar-18 20:46:11 GMT)
2023-Mar-18 13:46:12 (2023-Mar-18 20:46:12 GMT): 10%
2023-Mar-18 13:46:12 (2023-Mar-18 20:46:12 GMT): 20%

Finished Activity Propagation
2023-Mar-18 13:46:13 (2023-Mar-18 20:46:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=2606.80MB/4243.67MB/2752.36MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 13:46:13 (2023-Mar-18 20:46:13 GMT)
 ... Calculating switching power
2023-Mar-18 13:46:14 (2023-Mar-18 20:46:14 GMT): 10%
2023-Mar-18 13:46:14 (2023-Mar-18 20:46:14 GMT): 20%
2023-Mar-18 13:46:14 (2023-Mar-18 20:46:14 GMT): 30%
2023-Mar-18 13:46:14 (2023-Mar-18 20:46:14 GMT): 40%
2023-Mar-18 13:46:14 (2023-Mar-18 20:46:14 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 13:46:15 (2023-Mar-18 20:46:15 GMT): 60%
2023-Mar-18 13:46:15 (2023-Mar-18 20:46:15 GMT): 70%
2023-Mar-18 13:46:16 (2023-Mar-18 20:46:16 GMT): 80%
2023-Mar-18 13:46:17 (2023-Mar-18 20:46:17 GMT): 90%

Finished Calculating power
2023-Mar-18 13:46:18 (2023-Mar-18 20:46:18 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2606.81MB/4243.67MB/2752.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2606.81MB/4243.67MB/2752.36MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=2606.81MB/4243.67MB/2752.36MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2606.81MB/4243.67MB/2752.36MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 13:46:18 (2023-Mar-18 20:46:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      159.37326556 	   70.7691%
Total Switching Power:      63.62765180 	   28.2536%
Total Leakage Power:         2.20087321 	    0.9773%
Total Power:               225.20179025
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         122.7       5.618       1.226       129.5       57.52
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06    6.47e-07
Combinational                      29.81       38.57        0.91       69.29       30.77
Clock (Combinational)              6.871       19.44     0.06498       26.37       11.71
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              159.4       63.63       2.201       225.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      159.4       63.63       2.201       225.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               3.407       9.848     0.03249       13.29         5.9
clk1                               3.463       9.591      0.0325       13.09       5.811
-----------------------------------------------------------------------------------------
Total                              6.871       19.44     0.06498       26.37       11.71
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00365 (CKBD16):           0.1649
*              Highest Leakage Power:               FE_RC_874_0 (ND3D8):        0.0002678
*                Total Cap:      3.91764e-10 F
*                Total instances in design: 60957
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2623.73MB/4255.92MB/2752.36MB)

** Power Reclaim End WNS Slack -0.081  TNS Slack -9.059 
End: Power Optimization (cpu=0:03:13, real=0:03:13, mem=2932.24M, totSessionCpu=2:07:18).
**optDesign ... cpu = 0:07:06, real = 0:07:05, mem = 2572.4M, totSessionCpu=2:07:18 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:07:21 mem=2935.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:16.2 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:18.5 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 62671. 
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:30.1 real=0:00:30.0 totSessionCpu=0:01:49 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:33.3 real=0:00:33.0 totSessionCpu=0:01:49 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/coe_eosdata_5fWe9A/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:37.5 real=0:00:38.0 totSessionCpu=0:01:54 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:37.5/0:00:37.3 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:36.5 real=0:00:38.0 totSessionCpu=2:07:57 mem=2935.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2935.0M
** Profile ** Overall slacks :  cpu=0:00:01.6, mem=2945.0M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/coe_eosdata_5fWe9A/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2945.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=2945.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2945.0M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  |  0.000  |  0.025  | -0.081  |
|           TNS (ns):| -9.058  |  0.000  |  0.000  | -9.058  |
|    Violating Paths:|   206   |    0    |    0    |   206   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.032  |  0.167  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:07:50, real = 0:07:50, mem = 2561.7M, totSessionCpu=2:08:01 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:08:01.1/2:08:10.2 (1.0), mem = 2930.0M
(I,S,L,T): WC_VIEW: 154.038, 44.1888, 2.08225, 200.309
*info: Run optDesign holdfix with 1 thread.
Info: 375 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

(I,S,L,T): WC_VIEW: 154.038, 44.1888, 2.08225, 200.309
*** HoldOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 2:08:03.9/2:08:12.9 (1.0), mem = 2938.0M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:07:52, real = 0:07:53, mem = 2562.3M, totSessionCpu=2:08:04 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2938.02M, totSessionCpu=2:08:06).
**optDesign ... cpu = 0:07:55, real = 0:07:55, mem = 2568.6M, totSessionCpu=2:08:06 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 62898.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.0000
        slack threshold: 1.4500
GigaOpt: 350 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1875 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.081 ns

Start Layer Assignment ...
WNS(-0.081ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 5 cadidates out of 62898.
Total Assign Layers on 0 Nets (cpu 0:00:01.1).
GigaOpt: setting up router preferences
        design wns: -0.0806
        slack threshold: 1.3694
GigaOpt: 75 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1875 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3016.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=3016.2M
** Profile ** Overall slacks :  cpu=0:00:01.6, mem=3016.2M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3016.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  |  0.000  |  0.025  | -0.081  |
|           TNS (ns):| -9.058  |  0.000  |  0.000  | -9.058  |
|    Violating Paths:|   206   |    0    |    0    |   206   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3016.2M
**optDesign ... cpu = 0:08:02, real = 0:08:02, mem = 2513.4M, totSessionCpu=2:08:14 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 51
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 51

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sat Mar 18 13:47:18 2023
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[38] of net inst1[38] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[37] of net inst1[37] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[36] of net inst1[36] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[35] of net inst1[35] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[34] of net inst1[34] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[33] of net inst1[33] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[32] of net inst1[32] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[31] of net inst1[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[30] of net inst1[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[29] of net inst1[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[38] of net inst2[38] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[37] of net inst2[37] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[36] of net inst2[36] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[35] of net inst2[35] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[34] of net inst2[34] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[33] of net inst2[33] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[32] of net inst2[32] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[31] of net inst2[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[30] of net inst2[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[29] of net inst2[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=62898)
#Processed 5839 dirty instances, 206 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(5802 insts marked dirty, reset pre-exisiting dirty flag on 8567 insts, 15090 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar 18 13:47:22 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62896 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2331.51 (MB), peak = 2753.52 (MB)
#Merging special wires: starts on Sat Mar 18 13:47:27 2023 with memory = 2333.00 (MB), peak = 2753.52 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.7 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 463.40000 225.00000 ) on M1 for NET CTS_149. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 462.60000 217.80000 ) on M1 for NET CTS_149. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 462.40000 214.20000 ) on M1 for NET CTS_149. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 447.60000 162.20000 ) on M1 for NET CTS_149. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 499.20000 228.60000 ) on M1 for NET CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 659.60000 12.60000 ) on M1 for NET CTS_136. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 660.60000 11.00000 ) on M1 for NET CTS_136. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 422.32000 425.09000 ) on M1 for NET CTS_193. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 442.92000 414.29000 ) on M1 for NET CTS_193. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 510.99500 196.20000 ) on M1 for NET CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 505.79500 169.40000 ) on M1 for NET CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 486.19500 165.80000 ) on M1 for NET CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 582.19500 151.40000 ) on M1 for NET CTS_157. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 587.00000 145.80000 ) on M1 for NET CTS_157. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 581.99500 142.20000 ) on M1 for NET CTS_157. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 582.59500 140.60000 ) on M1 for NET CTS_157. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 585.20000 135.00000 ) on M1 for NET CTS_157. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 579.60000 133.40000 ) on M1 for NET CTS_157. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 457.20000 122.60000 ) on M1 for NET CTS_148. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 446.60000 122.60000 ) on M1 for NET CTS_148. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#15088 routed nets are extracted.
#    5247 (8.34%) extracted nets are partially routed.
#47538 routed net(s) are imported.
#272 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 62898.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Mar 18 13:47:29 2023
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 19.35 (MB)
#Total memory = 2341.20 (MB)
#Peak memory = 2753.52 (MB)
#
#
#Start global routing on Sat Mar 18 13:47:29 2023
#
#
#Start global routing initialization on Sat Mar 18 13:47:29 2023
#
#Number of eco nets is 5251
#
#Start global routing data preparation on Sat Mar 18 13:47:29 2023
#
#Start routing resource analysis on Sat Mar 18 13:47:30 2023
#
#Routing resource analysis is done on Sat Mar 18 13:47:33 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3754          80       65536    64.52%
#  M2             V        3758          84       65536     0.88%
#  M3             H        3834           0       65536     0.07%
#  M4             V        3225         617       65536     1.55%
#  M5             H        3834           0       65536     0.00%
#  M6             V        3842           0       65536     0.00%
#  M7             H         958           0       65536     0.00%
#  M8             V         960           0       65536     0.00%
#  --------------------------------------------------------------
#  Total                  24165       2.54%      524288     8.38%
#
#  800 nets (1.27%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar 18 13:47:33 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2351.42 (MB), peak = 2753.52 (MB)
#
#
#Global routing initialization is done on Sat Mar 18 13:47:33 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2353.30 (MB), peak = 2753.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2405.04 (MB), peak = 2753.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2411.90 (MB), peak = 2753.52 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2411.95 (MB), peak = 2753.52 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2434.20 (MB), peak = 2753.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 272 (skipped).
#Total number of routable nets = 62626.
#Total number of nets in the design = 62898.
#
#5251 routable nets have only global wires.
#57375 routable nets have only detail routed wires.
#280 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#568 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                261           19                19            4971  
#-------------------------------------------------------------------------------
#        Total                261           19                19            4971  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                800           47                46           61778  
#-------------------------------------------------------------------------------
#        Total                800           47                46           61778  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1           13(0.04%)      0(0.00%)      0(0.00%)   (0.04%)
#  M2           15(0.02%)      0(0.00%)      1(0.00%)   (0.02%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     28(0.01%)      0(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 800
#Total wire length = 1290289 um.
#Total half perimeter of net bounding box = 1043861 um.
#Total wire length on LAYER M1 = 20811 um.
#Total wire length on LAYER M2 = 413589 um.
#Total wire length on LAYER M3 = 494845 um.
#Total wire length on LAYER M4 = 300149 um.
#Total wire length on LAYER M5 = 51643 um.
#Total wire length on LAYER M6 = 2233 um.
#Total wire length on LAYER M7 = 2473 um.
#Total wire length on LAYER M8 = 4547 um.
#Total number of vias = 445241
#Total number of multi-cut vias = 289317 ( 65.0%)
#Total number of single cut vias = 155924 ( 35.0%)
#Up-Via Summary (total 445241):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            153901 ( 69.0%)     69106 ( 31.0%)     223007
# M2              1795 (  1.1%)    167613 ( 98.9%)     169408
# M3                77 (  0.2%)     48103 ( 99.8%)      48180
# M4                44 (  1.2%)      3572 ( 98.8%)       3616
# M5                31 (  5.8%)       508 ( 94.2%)        539
# M6                46 ( 16.7%)       230 ( 83.3%)        276
# M7                30 ( 14.0%)       185 ( 86.0%)        215
#-----------------------------------------------------------
#               155924 ( 35.0%)    289317 ( 65.0%)     445241 
#
#Total number of involved priority nets 31
#Maximum src to sink distance for priority net 178.8
#Average of max src_to_sink distance for priority net 73.7
#Average of ave src_to_sink distance for priority net 38.0
#Max overcon = 4 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 93.59 (MB)
#Total memory = 2434.82 (MB)
#Peak memory = 2753.52 (MB)
#
#Finished global routing on Sat Mar 18 13:47:41 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2367.94 (MB), peak = 2753.52 (MB)
#Start Track Assignment.
#Done with 589 horizontal wires in 2 hboxes and 267 vertical wires in 2 hboxes.
#Done with 15 horizontal wires in 2 hboxes and 11 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 800
#Total wire length = 1292685 um.
#Total half perimeter of net bounding box = 1043861 um.
#Total wire length on LAYER M1 = 21231 um.
#Total wire length on LAYER M2 = 414526 um.
#Total wire length on LAYER M3 = 495826 um.
#Total wire length on LAYER M4 = 300164 um.
#Total wire length on LAYER M5 = 51643 um.
#Total wire length on LAYER M6 = 2240 um.
#Total wire length on LAYER M7 = 2494 um.
#Total wire length on LAYER M8 = 4561 um.
#Total number of vias = 445241
#Total number of multi-cut vias = 289317 ( 65.0%)
#Total number of single cut vias = 155924 ( 35.0%)
#Up-Via Summary (total 445241):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            153901 ( 69.0%)     69106 ( 31.0%)     223007
# M2              1795 (  1.1%)    167613 ( 98.9%)     169408
# M3                77 (  0.2%)     48103 ( 99.8%)      48180
# M4                44 (  1.2%)      3572 ( 98.8%)       3616
# M5                31 (  5.8%)       508 ( 94.2%)        539
# M6                46 ( 16.7%)       230 ( 83.3%)        276
# M7                30 ( 14.0%)       185 ( 86.0%)        215
#-----------------------------------------------------------
#               155924 ( 35.0%)    289317 ( 65.0%)     445241 
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2480.28 (MB), peak = 2753.52 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	5         2         15        3         25        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 159.88 (MB)
#Total memory = 2481.73 (MB)
#Peak memory = 2753.52 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 24.6% of the total area was rechecked for DRC, and 45.5% required routing.
#   number of violations = 205
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           14        2        7       15        0       38
#	M2           22       13      123        0        9      167
#	Totals       36       15      130       15        9      205
#5802 out of 60957 instances (9.5%) need to be verified(marked ipoed), dirty area = 2.9%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 205
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           14        2        7       15        0       38
#	M2           22       13      123        0        9      167
#	Totals       36       15      130       15        9      205
#cpu time = 00:02:24, elapsed time = 00:02:24, memory = 2484.18 (MB), peak = 2753.52 (MB)
#start 1st optimization iteration ...
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            5        0        0        5
#	M2            2        1        2        5
#	Totals        7        1        2       10
#    number of process antenna violations = 1
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2530.84 (MB), peak = 2753.52 (MB)
#start 2nd optimization iteration ...
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            5        0        0        5
#	M2            2        1        2        5
#	Totals        7        1        2       10
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2530.36 (MB), peak = 2753.52 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2531.80 (MB), peak = 2753.52 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 800
#Total wire length = 1291555 um.
#Total half perimeter of net bounding box = 1043861 um.
#Total wire length on LAYER M1 = 21025 um.
#Total wire length on LAYER M2 = 412619 um.
#Total wire length on LAYER M3 = 495934 um.
#Total wire length on LAYER M4 = 301088 um.
#Total wire length on LAYER M5 = 51679 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449644
#Total number of multi-cut vias = 280813 ( 62.5%)
#Total number of single cut vias = 168831 ( 37.5%)
#Up-Via Summary (total 449644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158560 ( 70.8%)     65277 ( 29.2%)     223837
# M2              8779 (  5.1%)    163539 ( 94.9%)     172318
# M3              1317 (  2.7%)     47562 ( 97.3%)      48879
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168831 ( 37.5%)    280813 ( 62.5%)     449644 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:40
#Elapsed time = 00:02:40
#Increased memory = -102.06 (MB)
#Total memory = 2379.67 (MB)
#Peak memory = 2753.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2381.21 (MB), peak = 2753.52 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 800
#Total wire length = 1291555 um.
#Total half perimeter of net bounding box = 1043861 um.
#Total wire length on LAYER M1 = 21025 um.
#Total wire length on LAYER M2 = 412619 um.
#Total wire length on LAYER M3 = 495934 um.
#Total wire length on LAYER M4 = 301088 um.
#Total wire length on LAYER M5 = 51679 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449644
#Total number of multi-cut vias = 280813 ( 62.5%)
#Total number of single cut vias = 168831 ( 37.5%)
#Up-Via Summary (total 449644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158560 ( 70.8%)     65277 ( 29.2%)     223837
# M2              8779 (  5.1%)    163539 ( 94.9%)     172318
# M3              1317 (  2.7%)     47562 ( 97.3%)      48879
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168831 ( 37.5%)    280813 ( 62.5%)     449644 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 800
#Total wire length = 1291555 um.
#Total half perimeter of net bounding box = 1043861 um.
#Total wire length on LAYER M1 = 21025 um.
#Total wire length on LAYER M2 = 412619 um.
#Total wire length on LAYER M3 = 495934 um.
#Total wire length on LAYER M4 = 301088 um.
#Total wire length on LAYER M5 = 51679 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449644
#Total number of multi-cut vias = 280813 ( 62.5%)
#Total number of single cut vias = 168831 ( 37.5%)
#Up-Via Summary (total 449644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158560 ( 70.8%)     65277 ( 29.2%)     223837
# M2              8779 (  5.1%)    163539 ( 94.9%)     172318
# M3              1317 (  2.7%)     47562 ( 97.3%)      48879
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168831 ( 37.5%)    280813 ( 62.5%)     449644 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 18 13:50:42 2023
#
#
#Start Post Route Wire Spread.
#Done with 1015 horizontal wires in 4 hboxes and 895 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 800
#Total wire length = 1291973 um.
#Total half perimeter of net bounding box = 1043861 um.
#Total wire length on LAYER M1 = 21025 um.
#Total wire length on LAYER M2 = 412743 um.
#Total wire length on LAYER M3 = 496142 um.
#Total wire length on LAYER M4 = 301172 um.
#Total wire length on LAYER M5 = 51682 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449644
#Total number of multi-cut vias = 280813 ( 62.5%)
#Total number of single cut vias = 168831 ( 37.5%)
#Up-Via Summary (total 449644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158560 ( 70.8%)     65277 ( 29.2%)     223837
# M2              8779 (  5.1%)    163539 ( 94.9%)     172318
# M3              1317 (  2.7%)     47562 ( 97.3%)      48879
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168831 ( 37.5%)    280813 ( 62.5%)     449644 
#
#   number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2466.48 (MB), peak = 2753.52 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 800
#Total wire length = 1291973 um.
#Total half perimeter of net bounding box = 1043861 um.
#Total wire length on LAYER M1 = 21025 um.
#Total wire length on LAYER M2 = 412743 um.
#Total wire length on LAYER M3 = 496142 um.
#Total wire length on LAYER M4 = 301172 um.
#Total wire length on LAYER M5 = 51682 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449644
#Total number of multi-cut vias = 280813 ( 62.5%)
#Total number of single cut vias = 168831 ( 37.5%)
#Up-Via Summary (total 449644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158560 ( 70.8%)     65277 ( 29.2%)     223837
# M2              8779 (  5.1%)    163539 ( 94.9%)     172318
# M3              1317 (  2.7%)     47562 ( 97.3%)      48879
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168831 ( 37.5%)    280813 ( 62.5%)     449644 
#
#detailRoute Statistics:
#Cpu time = 00:03:03
#Elapsed time = 00:03:03
#Increased memory = -102.81 (MB)
#Total memory = 2378.92 (MB)
#Peak memory = 2753.52 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:03:40
#Elapsed time = 00:03:40
#Increased memory = -219.18 (MB)
#Total memory = 2294.22 (MB)
#Peak memory = 2753.52 (MB)
#Number of warnings = 41
#Total number of warnings = 110
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 13:50:58 2023
#
**optDesign ... cpu = 0:11:43, real = 0:11:43, mem = 2244.4M, totSessionCpu=2:11:54 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60957 and nets=62898 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/fullchip_2668_30MNcP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2801.2M)
Extracted 10.0003% (CPU Time= 0:00:02.5  MEM= 2879.4M)
Extracted 20.0002% (CPU Time= 0:00:03.2  MEM= 2879.4M)
Extracted 30.0003% (CPU Time= 0:00:03.7  MEM= 2879.4M)
Extracted 40.0002% (CPU Time= 0:00:04.6  MEM= 2883.4M)
Extracted 50.0003% (CPU Time= 0:00:06.9  MEM= 2883.4M)
Extracted 60.0003% (CPU Time= 0:00:07.6  MEM= 2883.4M)
Extracted 70.0002% (CPU Time= 0:00:08.1  MEM= 2883.4M)
Extracted 80.0003% (CPU Time= 0:00:08.7  MEM= 2883.4M)
Extracted 90.0002% (CPU Time= 0:00:09.6  MEM= 2883.4M)
Extracted 100% (CPU Time= 0:00:12.2  MEM= 2883.4M)
Number of Extracted Resistors     : 1147440
Number of Extracted Ground Cap.   : 1132480
Number of Extracted Coupling Cap. : 1842688
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2852.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.9  Real Time: 0:00:15.0  MEM: 2852.094M)
**optDesign ... cpu = 0:12:00, real = 0:11:58, mem = 2243.8M, totSessionCpu=2:12:11 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2813.7)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2873 CPU=0:00:17.3 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=2873 CPU=0:00:19.8 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2873.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2873.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2834.11)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62671. 
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  9.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2840.27 CPU=0:00:04.8 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2840.27 CPU=0:00:05.1 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:38.9 real=0:00:39.0 totSessionCpu=2:12:50 mem=2840.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=2840.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2840.3M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=2840.3M
** Profile ** DRVs :  cpu=0:00:01.4, mem=2855.5M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  | -0.001  |  0.026  | -0.081  |
|           TNS (ns):| -8.997  | -0.001  |  0.000  | -8.996  |
|    Violating Paths:|   200   |    2    |    0    |   198   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2855.5M
**optDesign ... cpu = 0:12:42, real = 0:12:41, mem = 2396.5M, totSessionCpu=2:12:54 **
**optDesign ... cpu = 0:12:42, real = 0:12:41, mem = 2396.5M, totSessionCpu=2:12:54 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.081
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 375 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:12:54.3/2:13:01.5 (1.0), mem = 2817.5M
(I,S,L,T): WC_VIEW: 154.039, 44.2005, 2.08225, 200.321
*info: 375 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.081 TNS Slack -8.997 Density 60.09
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.996|
|reg2cgate | 0.026| 0.000|
|reg2reg   |-0.001|-0.001|
|HEPG      |-0.001|-0.001|
|All Paths |-0.081|-8.997|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.001|   -0.081|  -0.001|   -8.997|    60.09%|   0:00:00.0| 2977.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_5_/D         |
|  -0.001|   -0.081|  -0.001|   -8.997|    60.09%|   0:00:00.0| 2977.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_5_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2977.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=2977.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.996|
|reg2cgate | 0.026| 0.000|
|reg2reg   |-0.001|-0.001|
|HEPG      |-0.001|-0.001|
|All Paths |-0.081|-8.997|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.996|
|reg2cgate | 0.026| 0.000|
|reg2reg   |-0.001|-0.001|
|HEPG      |-0.001|-0.001|
|All Paths |-0.081|-8.997|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 47 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2977.6M) ***
(I,S,L,T): WC_VIEW: 154.039, 44.2005, 2.08225, 200.321
*** SetupOpt [finish] : cpu/real = 0:00:15.6/0:00:15.5 (1.0), totSession cpu/real = 2:13:09.9/2:13:17.0 (1.0), mem = 2958.5M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:12:59, real = 0:12:57, mem = 2597.2M, totSessionCpu=2:13:10 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2915.26M, totSessionCpu=2:13:12).
**optDesign ... cpu = 0:13:01, real = 0:12:59, mem = 2597.3M, totSessionCpu=2:13:12 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2597.69MB/4109.33MB/2752.36MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2597.69MB/4109.33MB/2752.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2597.69MB/4109.33MB/2752.36MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 13:52:19 (2023-Mar-18 20:52:19 GMT)
2023-Mar-18 13:52:19 (2023-Mar-18 20:52:19 GMT): 10%
2023-Mar-18 13:52:19 (2023-Mar-18 20:52:19 GMT): 20%
2023-Mar-18 13:52:19 (2023-Mar-18 20:52:19 GMT): 30%
2023-Mar-18 13:52:19 (2023-Mar-18 20:52:19 GMT): 40%
2023-Mar-18 13:52:19 (2023-Mar-18 20:52:19 GMT): 50%
2023-Mar-18 13:52:19 (2023-Mar-18 20:52:19 GMT): 60%
2023-Mar-18 13:52:19 (2023-Mar-18 20:52:19 GMT): 70%
2023-Mar-18 13:52:19 (2023-Mar-18 20:52:19 GMT): 80%
2023-Mar-18 13:52:19 (2023-Mar-18 20:52:19 GMT): 90%

Finished Levelizing
2023-Mar-18 13:52:20 (2023-Mar-18 20:52:20 GMT)

Starting Activity Propagation
2023-Mar-18 13:52:20 (2023-Mar-18 20:52:20 GMT)
2023-Mar-18 13:52:20 (2023-Mar-18 20:52:20 GMT): 10%
2023-Mar-18 13:52:21 (2023-Mar-18 20:52:21 GMT): 20%

Finished Activity Propagation
2023-Mar-18 13:52:22 (2023-Mar-18 20:52:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2600.45MB/4110.59MB/2752.36MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 13:52:22 (2023-Mar-18 20:52:22 GMT)
 ... Calculating switching power
2023-Mar-18 13:52:22 (2023-Mar-18 20:52:22 GMT): 10%
2023-Mar-18 13:52:22 (2023-Mar-18 20:52:22 GMT): 20%
2023-Mar-18 13:52:22 (2023-Mar-18 20:52:22 GMT): 30%
2023-Mar-18 13:52:22 (2023-Mar-18 20:52:22 GMT): 40%
2023-Mar-18 13:52:23 (2023-Mar-18 20:52:23 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 13:52:23 (2023-Mar-18 20:52:23 GMT): 60%
2023-Mar-18 13:52:24 (2023-Mar-18 20:52:24 GMT): 70%
2023-Mar-18 13:52:25 (2023-Mar-18 20:52:25 GMT): 80%
2023-Mar-18 13:52:25 (2023-Mar-18 20:52:25 GMT): 90%

Finished Calculating power
2023-Mar-18 13:52:26 (2023-Mar-18 20:52:26 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2600.79MB/4110.59MB/2752.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2600.79MB/4110.59MB/2752.36MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:08, mem(process/total/peak)=2600.79MB/4110.59MB/2752.36MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2600.79MB/4110.59MB/2752.36MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 13:52:26 (2023-Mar-18 20:52:26 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      159.37336163 	   70.7658%
Total Switching Power:      63.63804058 	   28.2569%
Total Leakage Power:         2.20087321 	    0.9772%
Total Power:               225.21227510
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         122.7        5.62       1.226       129.5       57.52
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   6.469e-07
Combinational                      29.81       38.58        0.91        69.3       30.77
Clock (Combinational)              6.871       19.44     0.06498       26.37       11.71
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              159.4       63.64       2.201       225.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      159.4       63.64       2.201       225.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               3.407       9.848     0.03249       13.29         5.9
clk1                               3.463        9.59      0.0325       13.09        5.81
-----------------------------------------------------------------------------------------
Total                              6.871       19.44     0.06498       26.37       11.71
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2615.92MB/4122.84MB/2752.36MB)


Output file is ./timingReports/fullchip_postRoute.power.
**optDesign ... cpu = 0:13:15, real = 0:13:13, mem = 2593.0M, totSessionCpu=2:13:26 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:13:15, real = 0:13:13, mem = 2589.6M, totSessionCpu=2:13:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=2918.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=2918.8M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:16.1 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:18.4 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 62671. 
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:30.5 real=0:00:30.0 totSessionCpu=0:02:26 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:32.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:35.5/0:00:35.4 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:35.8, mem=2928.8M
** Profile ** Total reports :  cpu=0:00:00.4, mem=2920.8M
** Profile ** DRVs :  cpu=0:00:02.9, mem=2918.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  | -0.001  |  0.026  | -0.081  |
|           TNS (ns):| -8.997  | -0.001  |  0.000  | -8.996  |
|    Violating Paths:|   200   |    2    |    0    |   198   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.032  |  0.167  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2918.8M
**optDesign ... cpu = 0:13:54, real = 0:13:55, mem = 2569.0M, totSessionCpu=2:14:06 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2493.2M, totSessionCpu=2:14:06 **
**WARN: (IMPOPT-576):	20 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	inst1[38] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[37] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[36] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[34] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[33] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[32] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[38] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[37] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[36] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[34] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[33] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[32] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-18 13:53:21 (2023-Mar-18 20:53:21 GMT)
2023-Mar-18 13:53:22 (2023-Mar-18 20:53:22 GMT): 10%
2023-Mar-18 13:53:22 (2023-Mar-18 20:53:22 GMT): 20%

Finished Activity Propagation
2023-Mar-18 13:53:23 (2023-Mar-18 20:53:23 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 2566.8M, totSessionCpu=2:14:25 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2908.4M, init mem=2908.4M)
*info: Placed = 60957          (Fixed = 288)
*info: Unplaced = 0           
Placement Density:60.09%(302545/503471)
Placement Density (including fixed std cells):60.09%(302545/503471)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=2902.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 60957

Instance distribution across the VT partitions:

 LVT : inst = 13272 (21.8%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 13272 (21.8%)

 HVT : inst = 47685 (78.2%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 47685 (78.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60957 and nets=62898 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/fullchip_2668_30MNcP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2880.4M)
Extracted 10.0003% (CPU Time= 0:00:02.7  MEM= 2958.6M)
Extracted 20.0002% (CPU Time= 0:00:03.4  MEM= 2958.6M)
Extracted 30.0003% (CPU Time= 0:00:04.0  MEM= 2958.6M)
Extracted 40.0002% (CPU Time= 0:00:04.9  MEM= 2962.6M)
Extracted 50.0003% (CPU Time= 0:00:07.1  MEM= 2962.6M)
Extracted 60.0003% (CPU Time= 0:00:07.8  MEM= 2962.6M)
Extracted 70.0002% (CPU Time= 0:00:08.4  MEM= 2962.6M)
Extracted 80.0003% (CPU Time= 0:00:09.0  MEM= 2962.6M)
Extracted 90.0002% (CPU Time= 0:00:09.9  MEM= 2962.6M)
Extracted 100% (CPU Time= 0:00:12.5  MEM= 2962.6M)
Number of Extracted Resistors     : 1147440
Number of Extracted Ground Cap.   : 1132480
Number of Extracted Coupling Cap. : 1842688
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2931.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.2  Real Time: 0:00:16.0  MEM: 2931.344M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2911.62)
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2961.37 CPU=0:00:17.5 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=2961.37 CPU=0:00:19.2 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2961.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2961.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2885.49)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62671. 
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  9.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2891.64 CPU=0:00:05.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2891.64 CPU=0:00:05.4 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:37.2 real=0:00:37.0 totSessionCpu=2:15:23 mem=2891.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=2891.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2891.6M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=2891.6M
** Profile ** DRVs :  cpu=0:00:01.4, mem=2906.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  | -0.001  |  0.026  | -0.081  |
|           TNS (ns):| -8.997  | -0.001  |  0.000  | -8.996  |
|    Violating Paths:|   200   |    2    |    0    |   198   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2906.9M
**optDesign ... cpu = 0:01:20, real = 0:01:19, mem = 2430.4M, totSessionCpu=2:15:27 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       375 (unrouted=0, trialRouted=0, noStatus=0, routed=375, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62523 (unrouted=272, trialRouted=0, noStatus=0, routed=62251, fixed=0, [crossesIlmBoundary=0, tooFewTerms=252, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 373 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 503470.800um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    AN2D4             5          library set    {AN2D4 CKAN2D1}
    CKAN2D1          19          library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       10284
      Delay constrained sinks:     10284
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       10284
      Delay constrained sinks:     10284
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 10284 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock DAG stats PRO initial state:
    cell counts      : b=341, i=8, icg=0, nicg=0, l=24, total=373
    cell areas       : b=2828.880um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=62.640um^2, total=2954.880um^2
    cell capacitance : b=1.547pF, i=0.129pF, icg=0.000pF, nicg=0.000pF, l=0.024pF, total=1.701pF
    sink capacitance : count=20568, total=18.459pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.491pF, leaf=13.007pF, total=14.498pF
    wire lengths     : top=0.000um, trunk=11324.540um, leaf=80689.780um, total=92014.320um
    hp wire lengths  : top=0.000um, trunk=8750.800um, leaf=23839.600um, total=32590.400um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=141 avg=0.041ns sd=0.023ns min=0.014ns max=0.085ns {102 <= 0.063ns, 38 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=234 avg=0.087ns sd=0.014ns min=0.024ns max=0.102ns {9 <= 0.063ns, 42 <= 0.084ns, 152 <= 0.094ns, 27 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 10 CKBD16: 217 BUFFD12: 3 CKBD12: 37 CKBD8: 14 CKBD6: 7 CKBD4: 7 CKBD3: 11 CKBD2: 12 BUFFD1: 17 CKBD1: 4 BUFFD0: 1 CKBD0: 1 
     Invs: CKND16: 8 
   Logics: AN2D4: 5 CKAN2D1: 19 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.276, max=0.430, avg=0.369, sd=0.052], skew [0.154 vs 0.057*], 57.8% {0.371, 0.428} (wid=0.044 ws=0.035) (gid=0.410 gs=0.156)
    skew_group clk2/CON: insertion delay [min=0.353, max=0.567, avg=0.480, sd=0.066], skew [0.214 vs 0.057*], 42.9% {0.504, 0.561} (wid=0.052 ws=0.033) (gid=0.529 gs=0.203)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.6 real=0:00:01.6)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 375, tested: 375, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=341, i=8, icg=0, nicg=0, l=24, total=373
    cell areas       : b=2828.880um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=62.640um^2, total=2954.880um^2
    cell capacitance : b=1.547pF, i=0.129pF, icg=0.000pF, nicg=0.000pF, l=0.024pF, total=1.701pF
    sink capacitance : count=20568, total=18.459pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.491pF, leaf=13.007pF, total=14.498pF
    wire lengths     : top=0.000um, trunk=11324.540um, leaf=80689.780um, total=92014.320um
    hp wire lengths  : top=0.000um, trunk=8750.800um, leaf=23839.600um, total=32590.400um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=141 avg=0.041ns sd=0.023ns min=0.014ns max=0.085ns {102 <= 0.063ns, 38 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=234 avg=0.087ns sd=0.014ns min=0.024ns max=0.102ns {9 <= 0.063ns, 42 <= 0.084ns, 152 <= 0.094ns, 27 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 10 CKBD16: 217 BUFFD12: 3 CKBD12: 37 CKBD8: 14 CKBD6: 7 CKBD4: 7 CKBD3: 11 CKBD2: 12 BUFFD1: 17 CKBD1: 4 BUFFD0: 1 CKBD0: 1 
     Invs: CKND16: 8 
   Logics: AN2D4: 5 CKAN2D1: 19 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.276, max=0.430, avg=0.369, sd=0.052], skew [0.154 vs 0.057*], 57.8% {0.371, 0.428} (wid=0.044 ws=0.035) (gid=0.410 gs=0.156)
    skew_group clk2/CON: insertion delay [min=0.353, max=0.567, avg=0.480, sd=0.066], skew [0.214 vs 0.057*], 42.9% {0.504, 0.561} (wid=0.052 ws=0.033) (gid=0.529 gs=0.203)
  Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock DAG stats PRO final:
    cell counts      : b=341, i=8, icg=0, nicg=0, l=24, total=373
    cell areas       : b=2828.880um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=62.640um^2, total=2954.880um^2
    cell capacitance : b=1.547pF, i=0.129pF, icg=0.000pF, nicg=0.000pF, l=0.024pF, total=1.701pF
    sink capacitance : count=20568, total=18.459pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.491pF, leaf=13.007pF, total=14.498pF
    wire lengths     : top=0.000um, trunk=11324.540um, leaf=80689.780um, total=92014.320um
    hp wire lengths  : top=0.000um, trunk=8750.800um, leaf=23839.600um, total=32590.400um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=141 avg=0.041ns sd=0.023ns min=0.014ns max=0.085ns {102 <= 0.063ns, 38 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=234 avg=0.087ns sd=0.014ns min=0.024ns max=0.102ns {9 <= 0.063ns, 42 <= 0.084ns, 152 <= 0.094ns, 27 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 10 CKBD16: 217 BUFFD12: 3 CKBD12: 37 CKBD8: 14 CKBD6: 7 CKBD4: 7 CKBD3: 11 CKBD2: 12 BUFFD1: 17 CKBD1: 4 BUFFD0: 1 CKBD0: 1 
     Invs: CKND16: 8 
   Logics: AN2D4: 5 CKAN2D1: 19 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.276, max=0.430, avg=0.369, sd=0.052], skew [0.154 vs 0.057*], 57.8% {0.371, 0.428} (wid=0.044 ws=0.035) (gid=0.410 gs=0.156)
    skew_group clk2/CON: insertion delay [min=0.353, max=0.567, avg=0.480, sd=0.066], skew [0.214 vs 0.057*], 42.9% {0.504, 0.561} (wid=0.052 ws=0.033) (gid=0.529 gs=0.203)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       375 (unrouted=0, trialRouted=0, noStatus=0, routed=375, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62523 (unrouted=272, trialRouted=0, noStatus=0, routed=62251, fixed=0, [crossesIlmBoundary=0, tooFewTerms=252, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:09.0 real=0:00:09.0)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 2879.00M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 375 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:15:44.0/2:15:51.8 (1.0), mem = 2879.0M
(I,S,L,T): WC_VIEW: 154.039, 44.2005, 2.08225, 200.321
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    14|    -0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -0.08|    -9.00|       0|       0|       0|  60.09|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.08|    -9.00|       0|       0|       1|  60.09| 0:00:00.0|  3039.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.08|    -9.00|       0|       0|       0|  60.09| 0:00:00.0|  3039.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 47 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.6 real=0:00:05.0 mem=3039.1M) ***

(I,S,L,T): WC_VIEW: 154.037, 44.2005, 2.08226, 200.32
*** DrvOpt [finish] : cpu/real = 0:00:12.2/0:00:12.2 (1.0), totSession cpu/real = 2:15:56.2/2:16:04.0 (1.0), mem = 3020.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:15:56 mem=3020.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3020.0MB
Summary Report:
Instances move: 0 (out of 60669 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3020.0MB
*** Finished refinePlace (2:15:58 mem=3020.0M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:53, real = 0:01:51, mem = 2601.0M, totSessionCpu=2:15:59 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:15, Mem = 2963.00M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2963.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=2963.0M
** Profile ** Overall slacks :  cpu=0:00:01.6, mem=2973.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2973.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.25min real=0.25min mem=2963.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  | -0.001  |  0.026  | -0.081  |
|           TNS (ns):| -8.995  | -0.001  |  0.000  | -8.994  |
|    Violating Paths:|   201   |    3    |    0    |   198   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2973.0M
**optDesign ... cpu = 0:01:56, real = 0:01:54, mem = 2596.8M, totSessionCpu=2:16:02 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:58, real = 0:01:56, mem = 2553.9M, totSessionCpu=2:16:04 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:02, mem=2950.47M, totSessionCpu=2:16:05).
**optDesign ... cpu = 0:01:59, real = 0:01:58, mem = 2554.2M, totSessionCpu=2:16:05 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=2950.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2950.5M
** Profile ** Overall slacks :  cpu=0:00:01.7, mem=2960.5M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2960.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  | -0.001  |  0.026  | -0.081  |
|           TNS (ns):| -8.995  | -0.001  |  0.000  | -8.994  |
|    Violating Paths:|   201   |    3    |    0    |   198   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2960.5M
**optDesign ... cpu = 0:02:04, real = 0:02:02, mem = 2554.8M, totSessionCpu=2:16:10 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sat Mar 18 13:55:12 2023
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[38] of net inst1[38] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[37] of net inst1[37] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[36] of net inst1[36] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[35] of net inst1[35] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[34] of net inst1[34] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[33] of net inst1[33] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[32] of net inst1[32] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[31] of net inst1[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[30] of net inst1[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[29] of net inst1[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[38] of net inst2[38] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[37] of net inst2[37] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[36] of net inst2[36] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[35] of net inst2[35] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[34] of net inst2[34] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[33] of net inst2[33] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[32] of net inst2[32] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[31] of net inst2[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[30] of net inst2[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[29] of net inst2[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=62898)
#Processed 1 dirty instance, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 4 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar 18 13:55:17 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62896 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2474.98 (MB), peak = 2753.52 (MB)
#Merging special wires: starts on Sat Mar 18 13:55:21 2023 with memory = 2476.55 (MB), peak = 2753.52 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.7 GB
#
#Connectivity extraction summary:
#2 routed nets are extracted.
#62624 routed net(s) are imported.
#272 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 62898.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Mar 18 13:55:22 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 11.45 (MB)
#Total memory = 2477.30 (MB)
#Peak memory = 2753.52 (MB)
#
#
#Start global routing on Sat Mar 18 13:55:22 2023
#
#
#Start global routing initialization on Sat Mar 18 13:55:22 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 11.46 (MB)
#Total memory = 2477.32 (MB)
#Peak memory = 2753.52 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.1% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#1 out of 60957 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2506.99 (MB), peak = 2753.52 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 800
#Total wire length = 1291973 um.
#Total half perimeter of net bounding box = 1043861 um.
#Total wire length on LAYER M1 = 21025 um.
#Total wire length on LAYER M2 = 412743 um.
#Total wire length on LAYER M3 = 496142 um.
#Total wire length on LAYER M4 = 301172 um.
#Total wire length on LAYER M5 = 51682 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449644
#Total number of multi-cut vias = 280813 ( 62.5%)
#Total number of single cut vias = 168831 ( 37.5%)
#Up-Via Summary (total 449644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158560 ( 70.8%)     65277 ( 29.2%)     223837
# M2              8779 (  5.1%)    163539 ( 94.9%)     172318
# M3              1317 (  2.7%)     47562 ( 97.3%)      48879
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168831 ( 37.5%)    280813 ( 62.5%)     449644 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 10.98 (MB)
#Total memory = 2488.30 (MB)
#Peak memory = 2753.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2494.74 (MB), peak = 2753.52 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 800
#Total wire length = 1291973 um.
#Total half perimeter of net bounding box = 1043861 um.
#Total wire length on LAYER M1 = 21025 um.
#Total wire length on LAYER M2 = 412743 um.
#Total wire length on LAYER M3 = 496142 um.
#Total wire length on LAYER M4 = 301172 um.
#Total wire length on LAYER M5 = 51682 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449644
#Total number of multi-cut vias = 280813 ( 62.5%)
#Total number of single cut vias = 168831 ( 37.5%)
#Up-Via Summary (total 449644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158560 ( 70.8%)     65277 ( 29.2%)     223837
# M2              8779 (  5.1%)    163539 ( 94.9%)     172318
# M3              1317 (  2.7%)     47562 ( 97.3%)      48879
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168831 ( 37.5%)    280813 ( 62.5%)     449644 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 800
#Total wire length = 1291973 um.
#Total half perimeter of net bounding box = 1043861 um.
#Total wire length on LAYER M1 = 21025 um.
#Total wire length on LAYER M2 = 412743 um.
#Total wire length on LAYER M3 = 496142 um.
#Total wire length on LAYER M4 = 301172 um.
#Total wire length on LAYER M5 = 51682 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449644
#Total number of multi-cut vias = 280813 ( 62.5%)
#Total number of single cut vias = 168831 ( 37.5%)
#Up-Via Summary (total 449644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158560 ( 70.8%)     65277 ( 29.2%)     223837
# M2              8779 (  5.1%)    163539 ( 94.9%)     172318
# M3              1317 (  2.7%)     47562 ( 97.3%)      48879
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168831 ( 37.5%)    280813 ( 62.5%)     449644 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 17.78 (MB)
#Total memory = 2495.10 (MB)
#Peak memory = 2753.52 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = -111.52 (MB)
#Total memory = 2443.31 (MB)
#Peak memory = 2753.52 (MB)
#Number of warnings = 21
#Total number of warnings = 131
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 13:55:41 2023
#
**optDesign ... cpu = 0:02:33, real = 0:02:31, mem = 2386.6M, totSessionCpu=2:16:39 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60957 and nets=62898 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/fullchip_2668_30MNcP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2918.8M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 2997.0M)
Extracted 20.0003% (CPU Time= 0:00:03.2  MEM= 2997.0M)
Extracted 30.0002% (CPU Time= 0:00:03.8  MEM= 2997.0M)
Extracted 40.0003% (CPU Time= 0:00:04.7  MEM= 3001.0M)
Extracted 50.0002% (CPU Time= 0:00:07.0  MEM= 3001.0M)
Extracted 60.0003% (CPU Time= 0:00:07.7  MEM= 3001.0M)
Extracted 70.0002% (CPU Time= 0:00:08.3  MEM= 3001.0M)
Extracted 80.0003% (CPU Time= 0:00:08.8  MEM= 3001.0M)
Extracted 90.0002% (CPU Time= 0:00:09.8  MEM= 3001.0M)
Extracted 100% (CPU Time= 0:00:12.4  MEM= 3001.0M)
Number of Extracted Resistors     : 1145992
Number of Extracted Ground Cap.   : 1131031
Number of Extracted Coupling Cap. : 1838500
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2969.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.1  Real Time: 0:00:16.0  MEM: 2969.766M)
**optDesign ... cpu = 0:02:50, real = 0:02:47, mem = 2395.1M, totSessionCpu=2:16:56 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2938.62)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2997.91 CPU=0:00:17.1 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=2997.91 CPU=0:00:19.7 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2997.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2997.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2959.03)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62671. 
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  9.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2965.18 CPU=0:00:04.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2965.18 CPU=0:00:05.2 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:38.7 real=0:00:39.0 totSessionCpu=2:17:35 mem=2965.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=2965.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2965.2M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=2965.2M
** Profile ** DRVs :  cpu=0:00:01.4, mem=2980.4M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  | -0.001  |  0.026  | -0.081  |
|           TNS (ns):| -8.998  | -0.001  |  0.000  | -8.996  |
|    Violating Paths:|   200   |    2    |    0    |   198   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2980.4M
**optDesign ... cpu = 0:03:32, real = 0:03:29, mem = 2532.6M, totSessionCpu=2:17:38 **
**optDesign ... cpu = 0:03:32, real = 0:03:29, mem = 2532.6M, totSessionCpu=2:17:38 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:36, real = 0:03:33, mem = 2527.3M, totSessionCpu=2:17:42 **
** Profile ** Start :  cpu=0:00:00.0, mem=2942.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2942.5M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=2952.5M
** Profile ** Total reports :  cpu=0:00:00.4, mem=2944.5M
** Profile ** DRVs :  cpu=0:00:03.0, mem=2942.5M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  | -0.001  |  0.026  | -0.081  |
|           TNS (ns):| -8.998  | -0.001  |  0.000  | -8.996  |
|    Violating Paths:|   200   |    2    |    0    |   198   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2942.5M
**optDesign ... cpu = 0:03:41, real = 0:03:39, mem = 2525.8M, totSessionCpu=2:17:48 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2444.7M, totSessionCpu=2:17:48 **
**WARN: (IMPOPT-576):	20 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	inst1[38] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[37] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[36] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[34] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[33] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[32] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst1[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[38] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[37] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[36] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[34] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[33] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[32] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	inst2[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-18 13:57:00 (2023-Mar-18 20:57:00 GMT)
2023-Mar-18 13:57:00 (2023-Mar-18 20:57:00 GMT): 10%
2023-Mar-18 13:57:00 (2023-Mar-18 20:57:00 GMT): 20%
2023-Mar-18 13:57:00 (2023-Mar-18 20:57:00 GMT): 30%
2023-Mar-18 13:57:00 (2023-Mar-18 20:57:00 GMT): 40%
2023-Mar-18 13:57:00 (2023-Mar-18 20:57:00 GMT): 50%
2023-Mar-18 13:57:00 (2023-Mar-18 20:57:00 GMT): 60%
2023-Mar-18 13:57:00 (2023-Mar-18 20:57:00 GMT): 70%
2023-Mar-18 13:57:00 (2023-Mar-18 20:57:00 GMT): 80%
2023-Mar-18 13:57:00 (2023-Mar-18 20:57:00 GMT): 90%

Finished Levelizing
2023-Mar-18 13:57:01 (2023-Mar-18 20:57:01 GMT)

Starting Activity Propagation
2023-Mar-18 13:57:01 (2023-Mar-18 20:57:01 GMT)
2023-Mar-18 13:57:02 (2023-Mar-18 20:57:02 GMT): 10%
2023-Mar-18 13:57:02 (2023-Mar-18 20:57:02 GMT): 20%

Finished Activity Propagation
2023-Mar-18 13:57:03 (2023-Mar-18 20:57:03 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 2528.4M, totSessionCpu=2:18:07 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2945.1M, init mem=2945.1M)
*info: Placed = 60957          (Fixed = 288)
*info: Unplaced = 0           
Placement Density:60.09%(302545/503471)
Placement Density (including fixed std cells):60.09%(302545/503471)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=2939.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 60957

Instance distribution across the VT partitions:

 LVT : inst = 13273 (21.8%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 13273 (21.8%)

 HVT : inst = 47684 (78.2%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 47684 (78.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60957 and nets=62898 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/fullchip_2668_30MNcP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2932.1M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 3010.3M)
Extracted 20.0003% (CPU Time= 0:00:03.3  MEM= 3010.3M)
Extracted 30.0002% (CPU Time= 0:00:03.8  MEM= 3010.3M)
Extracted 40.0003% (CPU Time= 0:00:04.8  MEM= 3014.3M)
Extracted 50.0002% (CPU Time= 0:00:07.1  MEM= 3014.3M)
Extracted 60.0003% (CPU Time= 0:00:07.7  MEM= 3014.3M)
Extracted 70.0002% (CPU Time= 0:00:08.3  MEM= 3014.3M)
Extracted 80.0003% (CPU Time= 0:00:09.0  MEM= 3014.3M)
Extracted 90.0002% (CPU Time= 0:00:09.9  MEM= 3014.3M)
Extracted 100% (CPU Time= 0:00:12.5  MEM= 3014.3M)
Number of Extracted Resistors     : 1145992
Number of Extracted Ground Cap.   : 1131031
Number of Extracted Coupling Cap. : 1838500
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2983.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.3  Real Time: 0:00:15.0  MEM: 2983.016M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 62671. 
Total number of fetched objects 62671
End delay calculation. (MEM=0 CPU=0:00:10.2 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.9 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:16.0 totSessionCpu=0:02:45 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:18.7 real=0:00:19.0 totSessionCpu=0:02:45 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:21.0/0:00:20.9 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2963.29)
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3013.04 CPU=0:00:17.2 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=3013.04 CPU=0:00:18.9 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3013.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3013.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2936.16)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62671. 
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  9.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2942.31 CPU=0:00:04.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2942.31 CPU=0:00:05.2 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:35.4 real=0:00:36.0 totSessionCpu=2:19:26 mem=2942.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=2942.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2942.3M
** Profile ** Overall slacks :  cpu=0:00:01.6, mem=2942.3M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2957.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  | -0.001  |  0.026  | -0.081  |
|           TNS (ns):| -8.998  | -0.001  |  0.000  | -8.996  |
|    Violating Paths:|   200   |    2    |    0    |   198   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:41, real = 0:01:40, mem = 2525.7M, totSessionCpu=2:19:29 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -0.081
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 375 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:19:35.1/2:19:41.5 (1.0), mem = 2919.6M
(I,S,L,T): WC_VIEW: 154.037, 44.2033, 2.08226, 200.323
*info: 375 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.081 TNS Slack -8.998 Density 60.09
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.996|
|reg2cgate | 0.026| 0.000|
|reg2reg   |-0.001|-0.001|
|HEPG      |-0.001|-0.001|
|All Paths |-0.081|-8.998|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.001|   -0.081|  -0.001|   -8.998|    60.09%|   0:00:00.0| 3076.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_5_/D         |
|   0.000|   -0.081|   0.000|   -8.996|    60.09%|   0:00:00.0| 3114.7M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3114.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=3114.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.996|
|reg2cgate | 0.026| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-8.996|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.081 TNS Slack -8.996 Density 60.09
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.996|
|reg2cgate | 0.026| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-8.996|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 47 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=3114.7M) ***
(I,S,L,T): WC_VIEW: 154.038, 44.2036, 2.08228, 200.324
*** SetupOpt [finish] : cpu/real = 0:00:18.1/0:00:18.1 (1.0), totSession cpu/real = 2:19:53.2/2:19:59.6 (1.0), mem = 3095.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:19:53 mem=3095.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3095.6MB
Summary Report:
Instances move: 0 (out of 60669 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3095.6MB
*** Finished refinePlace (2:19:55 mem=3095.6M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 375 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:19:56.1/2:20:02.5 (1.0), mem = 3052.6M
(I,S,L,T): WC_VIEW: 154.038, 44.2036, 2.08228, 200.324
*info: 375 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.081 TNS Slack -8.996 Density 60.09
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.996|
|reg2cgate | 0.026| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-8.996|
+----------+------+------+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3076.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.996|
|reg2cgate | 0.026| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-8.996|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.996|
|reg2cgate | 0.026| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-8.996|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 47 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=3076.4M) ***
(I,S,L,T): WC_VIEW: 154.038, 44.2036, 2.08228, 200.324
*** SetupOpt [finish] : cpu/real = 0:00:14.2/0:00:14.1 (1.0), totSession cpu/real = 2:20:10.3/2:20:16.7 (1.0), mem = 3057.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:20:11 mem=3057.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3069.4MB
Summary Report:
Instances move: 0 (out of 60669 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3069.4MB
*** Finished refinePlace (2:20:13 mem=3069.4M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 62898.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.0000
        slack threshold: 1.4500
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1875 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.081 ns

Start Layer Assignment ...
WNS(-0.081ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 4 cadidates out of 62898.
Total Assign Layers on 0 Nets (cpu 0:00:01.0).
GigaOpt: setting up router preferences
        design wns: -0.0806
        slack threshold: 1.3694
GigaOpt: 3 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1875 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3127.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=3127.2M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=3127.2M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3127.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  |  0.000  |  0.026  | -0.081  |
|           TNS (ns):| -8.996  |  0.000  |  0.000  | -8.996  |
|    Violating Paths:|   198   |    0    |    0    |   198   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3127.2M
**optDesign ... cpu = 0:02:33, real = 0:02:32, mem = 2682.4M, totSessionCpu=2:20:21 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sat Mar 18 13:59:22 2023
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[38] of net inst1[38] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[37] of net inst1[37] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[36] of net inst1[36] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[35] of net inst1[35] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[34] of net inst1[34] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[33] of net inst1[33] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[32] of net inst1[32] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[31] of net inst1[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[30] of net inst1[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst1[29] of net inst1[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[38] of net inst2[38] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[37] of net inst2[37] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[36] of net inst2[36] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[35] of net inst2[35] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[34] of net inst2[34] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[33] of net inst2[33] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[32] of net inst2[32] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[31] of net inst2[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[30] of net inst2[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/inst2[29] of net inst2[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=62898)
#Processed 2 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 5 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar 18 13:59:27 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62896 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2490.00 (MB), peak = 2799.85 (MB)
#Merging special wires: starts on Sat Mar 18 13:59:30 2023 with memory = 2491.36 (MB), peak = 2799.85 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.7 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 715.72000 424.90000 ) on M1 for NET n15744. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 716.50500 425.17500 ) on M1 for NET n15751. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 716.51500 424.80500 ) on M1 for NET n15737. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#3 routed nets are extracted.
#    3 (0.00%) extracted nets are partially routed.
#62623 routed net(s) are imported.
#272 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 62898.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Mar 18 13:59:31 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 11.59 (MB)
#Total memory = 2492.11 (MB)
#Peak memory = 2799.85 (MB)
#
#
#Start global routing on Sat Mar 18 13:59:31 2023
#
#
#Start global routing initialization on Sat Mar 18 13:59:31 2023
#
#Number of eco nets is 3
#
#Start global routing data preparation on Sat Mar 18 13:59:31 2023
#
#Start routing resource analysis on Sat Mar 18 13:59:32 2023
#
#Routing resource analysis is done on Sat Mar 18 13:59:35 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3754          80       65536    64.52%
#  M2             V        3758          84       65536     0.88%
#  M3             H        3834           0       65536     0.07%
#  M4             V        3225         617       65536     1.55%
#  M5             H        3834           0       65536     0.00%
#  M6             V        3842           0       65536     0.00%
#  M7             H         958           0       65536     0.00%
#  M8             V         960           0       65536     0.00%
#  --------------------------------------------------------------
#  Total                  24165       2.54%      524288     8.38%
#
#  805 nets (1.28%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar 18 13:59:35 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2502.91 (MB), peak = 2799.85 (MB)
#
#
#Global routing initialization is done on Sat Mar 18 13:59:35 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2504.18 (MB), peak = 2799.85 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2507.66 (MB), peak = 2799.85 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2507.68 (MB), peak = 2799.85 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2512.80 (MB), peak = 2799.85 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 272 (skipped).
#Total number of routable nets = 62626.
#Total number of nets in the design = 62898.
#
#3 routable nets have only global wires.
#62623 routable nets have only detail routed wires.
#853 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               3  
#-----------------------------
#        Total               3  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                805           47                46           61773  
#-------------------------------------------------------------------------------
#        Total                805           47                46           61773  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 805
#Total wire length = 1291988 um.
#Total half perimeter of net bounding box = 1043867 um.
#Total wire length on LAYER M1 = 21025 um.
#Total wire length on LAYER M2 = 412743 um.
#Total wire length on LAYER M3 = 496156 um.
#Total wire length on LAYER M4 = 301172 um.
#Total wire length on LAYER M5 = 51682 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449647
#Total number of multi-cut vias = 280811 ( 62.5%)
#Total number of single cut vias = 168836 ( 37.5%)
#Up-Via Summary (total 449647):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158561 ( 70.8%)     65276 ( 29.2%)     223837
# M2              8783 (  5.1%)    163538 ( 94.9%)     172321
# M3              1317 (  2.7%)     47562 ( 97.3%)      48879
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168836 ( 37.5%)    280811 ( 62.5%)     449647 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 21.30 (MB)
#Total memory = 2513.43 (MB)
#Peak memory = 2799.85 (MB)
#
#Finished global routing on Sat Mar 18 13:59:39 2023
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2505.22 (MB), peak = 2799.85 (MB)
#Start Track Assignment.
#Done with 3 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 805
#Total wire length = 1291995 um.
#Total half perimeter of net bounding box = 1043867 um.
#Total wire length on LAYER M1 = 21026 um.
#Total wire length on LAYER M2 = 412747 um.
#Total wire length on LAYER M3 = 496159 um.
#Total wire length on LAYER M4 = 301172 um.
#Total wire length on LAYER M5 = 51682 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449647
#Total number of multi-cut vias = 280811 ( 62.5%)
#Total number of single cut vias = 168836 ( 37.5%)
#Up-Via Summary (total 449647):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158561 ( 70.8%)     65276 ( 29.2%)     223837
# M2              8783 (  5.1%)    163538 ( 94.9%)     172321
# M3              1317 (  2.7%)     47562 ( 97.3%)      48879
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168836 ( 37.5%)    280811 ( 62.5%)     449647 
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2623.72 (MB), peak = 2799.85 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 144.49 (MB)
#Total memory = 2625.02 (MB)
#Peak memory = 2799.85 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 0.1% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	          Short      Mar   Totals
#	M1            0        0        0
#	M2            1        1        2
#	Totals        1        1        2
#1 out of 60957 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 2
#
#    By Layer and Type :
#	          Short      Mar   Totals
#	M1            0        0        0
#	M2            1        1        2
#	Totals        1        1        2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2640.00 (MB), peak = 2799.85 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2640.14 (MB), peak = 2799.85 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 805
#Total wire length = 1291984 um.
#Total half perimeter of net bounding box = 1043867 um.
#Total wire length on LAYER M1 = 21025 um.
#Total wire length on LAYER M2 = 412740 um.
#Total wire length on LAYER M3 = 496151 um.
#Total wire length on LAYER M4 = 301178 um.
#Total wire length on LAYER M5 = 51682 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449648
#Total number of multi-cut vias = 280803 ( 62.4%)
#Total number of single cut vias = 168845 ( 37.6%)
#Up-Via Summary (total 449648):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158564 ( 70.8%)     65273 ( 29.2%)     223837
# M2              8786 (  5.1%)    163534 ( 94.9%)     172320
# M3              1320 (  2.7%)     47561 ( 97.3%)      48881
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168845 ( 37.6%)    280803 ( 62.4%)     449648 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -114.37 (MB)
#Total memory = 2510.80 (MB)
#Peak memory = 2799.85 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2512.35 (MB), peak = 2799.85 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 805
#Total wire length = 1291984 um.
#Total half perimeter of net bounding box = 1043867 um.
#Total wire length on LAYER M1 = 21025 um.
#Total wire length on LAYER M2 = 412740 um.
#Total wire length on LAYER M3 = 496151 um.
#Total wire length on LAYER M4 = 301178 um.
#Total wire length on LAYER M5 = 51682 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449648
#Total number of multi-cut vias = 280803 ( 62.4%)
#Total number of single cut vias = 168845 ( 37.6%)
#Up-Via Summary (total 449648):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158564 ( 70.8%)     65273 ( 29.2%)     223837
# M2              8786 (  5.1%)    163534 ( 94.9%)     172320
# M3              1320 (  2.7%)     47561 ( 97.3%)      48881
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168845 ( 37.6%)    280803 ( 62.4%)     449648 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 805
#Total wire length = 1291984 um.
#Total half perimeter of net bounding box = 1043867 um.
#Total wire length on LAYER M1 = 21025 um.
#Total wire length on LAYER M2 = 412740 um.
#Total wire length on LAYER M3 = 496151 um.
#Total wire length on LAYER M4 = 301178 um.
#Total wire length on LAYER M5 = 51682 um.
#Total wire length on LAYER M6 = 2248 um.
#Total wire length on LAYER M7 = 2425 um.
#Total wire length on LAYER M8 = 4536 um.
#Total number of vias = 449648
#Total number of multi-cut vias = 280803 ( 62.4%)
#Total number of single cut vias = 168845 ( 37.6%)
#Up-Via Summary (total 449648):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158564 ( 70.8%)     65273 ( 29.2%)     223837
# M2              8786 (  5.1%)    163534 ( 94.9%)     172320
# M3              1320 (  2.7%)     47561 ( 97.3%)      48881
# M4               105 (  2.9%)      3519 ( 97.1%)       3624
# M5                 4 (  0.8%)       519 ( 99.2%)        523
# M6                38 ( 14.8%)       218 ( 85.2%)        256
# M7                28 ( 13.5%)       179 ( 86.5%)        207
#-----------------------------------------------------------
#               168845 ( 37.6%)    280803 ( 62.4%)     449648 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = -112.38 (MB)
#Total memory = 2512.79 (MB)
#Peak memory = 2799.85 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:45
#Increased memory = -217.40 (MB)
#Total memory = 2465.03 (MB)
#Peak memory = 2799.85 (MB)
#Number of warnings = 23
#Total number of warnings = 154
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 14:00:08 2023
#
**optDesign ... cpu = 0:03:19, real = 0:03:18, mem = 2415.7M, totSessionCpu=2:21:07 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60957 and nets=62898 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/fullchip_2668_30MNcP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2929.3M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 3007.5M)
Extracted 20.0003% (CPU Time= 0:00:03.2  MEM= 3007.5M)
Extracted 30.0002% (CPU Time= 0:00:03.8  MEM= 3007.5M)
Extracted 40.0003% (CPU Time= 0:00:04.7  MEM= 3011.5M)
Extracted 50.0002% (CPU Time= 0:00:07.0  MEM= 3011.5M)
Extracted 60.0003% (CPU Time= 0:00:07.7  MEM= 3011.5M)
Extracted 70.0002% (CPU Time= 0:00:08.3  MEM= 3011.5M)
Extracted 80.0003% (CPU Time= 0:00:08.9  MEM= 3011.5M)
Extracted 90.0002% (CPU Time= 0:00:09.8  MEM= 3011.5M)
Extracted 100% (CPU Time= 0:00:12.4  MEM= 3011.5M)
Number of Extracted Resistors     : 1145997
Number of Extracted Ground Cap.   : 1131035
Number of Extracted Coupling Cap. : 1838500
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2980.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.2  Real Time: 0:00:16.0  MEM: 2980.211M)
**optDesign ... cpu = 0:03:36, real = 0:03:34, mem = 2413.9M, totSessionCpu=2:21:24 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2947.06)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3006.36 CPU=0:00:17.6 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=3006.36 CPU=0:00:20.3 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3006.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 3006.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2965.47)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62671. 
Total number of fetched objects 62671
AAE_INFO-618: Total number of nets in the design is 62898,  9.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2971.62 CPU=0:00:04.8 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2971.62 CPU=0:00:05.2 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:39.4 real=0:00:39.0 totSessionCpu=2:22:04 mem=2971.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=2971.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2971.6M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=2971.6M
** Profile ** DRVs :  cpu=0:00:01.4, mem=2986.9M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  |  0.000  |  0.026  | -0.081  |
|           TNS (ns):| -8.996  |  0.000  |  0.000  | -8.996  |
|    Violating Paths:|   198   |    0    |    0    |   198   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2986.9M
**optDesign ... cpu = 0:04:19, real = 0:04:17, mem = 2552.1M, totSessionCpu=2:22:07 **
**optDesign ... cpu = 0:04:19, real = 0:04:17, mem = 2552.1M, totSessionCpu=2:22:07 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.081
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 375 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:22:07.9/2:22:12.5 (1.0), mem = 2948.9M
(I,S,L,T): WC_VIEW: 154.038, 44.204, 2.08228, 200.324
*info: 375 clock nets excluded
*info: 2 special nets excluded.
*info: 246 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.081 TNS Slack -8.996 Density 60.09
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.996|
|reg2cgate | 0.026| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-8.996|
+----------+------+------+

Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=3104.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.996|
|reg2cgate | 0.026| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-8.996|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.081|-8.996|
|reg2cgate | 0.026| 0.000|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.081|-8.996|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 375 constrained nets 
Layer 7 has 47 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=3104.3M) ***
(I,S,L,T): WC_VIEW: 154.038, 44.204, 2.08228, 200.324
*** SetupOpt [finish] : cpu/real = 0:00:15.5/0:00:15.5 (1.0), totSession cpu/real = 2:22:23.4/2:22:28.0 (1.0), mem = 3085.2M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:04:36, real = 0:04:33, mem = 2758.1M, totSessionCpu=2:22:23 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3068.93M, totSessionCpu=2:22:25).
**optDesign ... cpu = 0:04:38, real = 0:04:35, mem = 2758.1M, totSessionCpu=2:22:25 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:41, real = 0:04:39, mem = 2745.8M, totSessionCpu=2:22:29 **
** Profile ** Start :  cpu=0:00:00.0, mem=3068.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=3068.9M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=3078.9M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3070.9M
** Profile ** DRVs :  cpu=0:00:03.2, mem=3068.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.081  |  0.000  |  0.026  | -0.081  |
|           TNS (ns):| -8.996  |  0.000  |  0.000  | -8.996  |
|    Violating Paths:|   198   |    0    |    0    |   198   |
|          All Paths:|  39618  |  38874  |   24    |  8116   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.092%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3068.9M
**optDesign ... cpu = 0:04:47, real = 0:04:45, mem = 2729.9M, totSessionCpu=2:22:35 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/18 14:01:35, mem=2652.1M)
% Begin Save ccopt configuration ... (date=03/18 14:01:36, mem=2652.1M)
% End Save ccopt configuration ... (date=03/18 14:01:36, total cpu=0:00:00.7, real=0:00:01.0, peak res=2652.4M, current mem=2652.4M)
% Begin Save netlist data ... (date=03/18 14:01:37, mem=2652.4M)
Writing Binary DB to route.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/18 14:01:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=2652.4M, current mem=2652.4M)
Saving congestion map file route.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/18 14:01:37, mem=2653.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/18 14:01:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=2653.2M, current mem=2653.2M)
Saving scheduling_file.cts.2668 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/18 14:01:38, mem=2657.7M)
% End Save clock tree data ... (date=03/18 14:01:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=2657.7M, current mem=2657.7M)
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/18 14:01:39, mem=2657.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/18 14:01:39, total cpu=0:00:00.3, real=0:00:00.0, peak res=2657.8M, current mem=2657.8M)
Saving PG file route.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3008.9M) ***
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/18 14:01:40, mem=2657.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/18 14:01:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=2657.8M, current mem=2657.8M)
% Begin Save routing data ... (date=03/18 14:01:40, mem=2657.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=3008.9M) ***
% End Save routing data ... (date=03/18 14:01:41, total cpu=0:00:00.9, real=0:00:01.0, peak res=2658.1M, current mem=2658.1M)
Saving property file route.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3011.9M) ***
#Saving pin access data to file route.enc.dat.tmp/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/18 14:01:42, mem=2658.1M)
% End Save power constraints data ... (date=03/18 14:01:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2658.1M, current mem=2658.1M)
Cmin Cmax
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=03/18 14:01:44, total cpu=0:00:06.7, real=0:00:08.0, peak res=2658.4M, current mem=2658.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 3003.9) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 34.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 15
  Overlap     : 0
End Summary

  Verification Complete : 15 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:34.4  MEM: 138.5M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Mar 18 14:02:18 2023

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (768.4000, 767.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin inst1[38] of net inst1[38] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst1[37] of net inst1[37] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst1[36] of net inst1[36] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst1[35] of net inst1[35] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst1[34] of net inst1[34] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst1[33] of net inst1[33] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst1[32] of net inst1[32] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst1[31] of net inst1[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst1[30] of net inst1[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst1[29] of net inst1[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst2[38] of net inst2[38] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst2[37] of net inst2[37] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst2[36] of net inst2[36] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst2[35] of net inst2[35] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst2[34] of net inst2[34] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst2[33] of net inst2[33] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst2[32] of net inst2[32] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst2[31] of net inst2[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst2[30] of net inst2[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst2[29] of net inst2[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**** 14:02:19 **** Processed 5000 nets.
**** 14:02:20 **** Processed 10000 nets.
**** 14:02:20 **** Processed 15000 nets.
**** 14:02:20 **** Processed 20000 nets.
**** 14:02:20 **** Processed 25000 nets.
**** 14:02:20 **** Processed 30000 nets.
**** 14:02:21 **** Processed 35000 nets.
**** 14:02:21 **** Processed 40000 nets.
**** 14:02:21 **** Processed 45000 nets.
**** 14:02:21 **** Processed 50000 nets.
**** 14:02:21 **** Processed 55000 nets.
**** 14:02:22 **** Processed 60000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Mar 18 14:02:23 2023
Time Elapsed: 0:00:05.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.2  MEM: -0.359M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2869.17MB/4336.36MB/2869.17MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2869.17MB/4336.36MB/2869.17MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2869.17MB/4336.36MB/2869.17MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 14:02:28 (2023-Mar-18 21:02:28 GMT)
2023-Mar-18 14:02:28 (2023-Mar-18 21:02:28 GMT): 10%
2023-Mar-18 14:02:28 (2023-Mar-18 21:02:28 GMT): 20%
2023-Mar-18 14:02:28 (2023-Mar-18 21:02:28 GMT): 30%
2023-Mar-18 14:02:28 (2023-Mar-18 21:02:28 GMT): 40%
2023-Mar-18 14:02:28 (2023-Mar-18 21:02:28 GMT): 50%
2023-Mar-18 14:02:28 (2023-Mar-18 21:02:28 GMT): 60%
2023-Mar-18 14:02:28 (2023-Mar-18 21:02:28 GMT): 70%
2023-Mar-18 14:02:28 (2023-Mar-18 21:02:28 GMT): 80%
2023-Mar-18 14:02:28 (2023-Mar-18 21:02:28 GMT): 90%

Finished Levelizing
2023-Mar-18 14:02:28 (2023-Mar-18 21:02:28 GMT)

Starting Activity Propagation
2023-Mar-18 14:02:28 (2023-Mar-18 21:02:28 GMT)
2023-Mar-18 14:02:29 (2023-Mar-18 21:02:29 GMT): 10%
2023-Mar-18 14:02:30 (2023-Mar-18 21:02:30 GMT): 20%

Finished Activity Propagation
2023-Mar-18 14:02:31 (2023-Mar-18 21:02:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2869.30MB/4336.36MB/2869.30MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 14:02:31 (2023-Mar-18 21:02:31 GMT)
 ... Calculating switching power
2023-Mar-18 14:02:31 (2023-Mar-18 21:02:31 GMT): 10%
2023-Mar-18 14:02:31 (2023-Mar-18 21:02:31 GMT): 20%
2023-Mar-18 14:02:31 (2023-Mar-18 21:02:31 GMT): 30%
2023-Mar-18 14:02:31 (2023-Mar-18 21:02:31 GMT): 40%
2023-Mar-18 14:02:31 (2023-Mar-18 21:02:31 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 14:02:32 (2023-Mar-18 21:02:32 GMT): 60%
2023-Mar-18 14:02:33 (2023-Mar-18 21:02:33 GMT): 70%
2023-Mar-18 14:02:34 (2023-Mar-18 21:02:34 GMT): 80%
2023-Mar-18 14:02:34 (2023-Mar-18 21:02:34 GMT): 90%

Finished Calculating power
2023-Mar-18 14:02:35 (2023-Mar-18 21:02:35 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2869.64MB/4336.36MB/2869.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2869.64MB/4336.36MB/2869.64MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=2869.64MB/4336.36MB/2869.64MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2869.64MB/4336.36MB/2869.64MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      159.37345668 	   70.7644%
Total Switching Power:      63.64268607 	   28.2584%
Total Leakage Power:         2.20091595 	    0.9772%
Total Power:               225.21705839
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2870.07MB/4336.36MB/2870.07MB)


Output file is .//fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          60957

Ports/Pins                           510
    metal layer M2                   384
    metal layer M3                   126

Nets                              695339
    metal layer M1                 22459
    metal layer M2                392760
    metal layer M3                217459
    metal layer M4                 58630
    metal layer M5                  3067
    metal layer M6                   420
    metal layer M7                   383
    metal layer M8                   161

    Via Instances                 449648

Special Nets                        1464
    metal layer M1                  1420
    metal layer M2                     4
    metal layer M4                    40

    Via Instances                  24248

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               63158
    metal layer M1                  4304
    metal layer M2                 45551
    metal layer M3                 12452
    metal layer M4                   777
    metal layer M5                    67
    metal layer M6                     3
    metal layer M7                     2
    metal layer M8                     2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Sat Mar 18 14:02:39 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Sat Mar 18 14:02:41 2023 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/fullchip_2668_30MNcP.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/fullchip_2668_30MNcP.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/.mmmcC5ZGYq/modes/CON/CON.sdc' ...
Current (total cpu=2:23:41, real=2:23:51, peak res=2876.4M, current mem=2324.7M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2340.8M, current mem=2340.8M)
Current (total cpu=2:23:41, real=2:23:51, peak res=2876.4M, current mem=2340.8M)
Reading latency file '/tmp/innovus_temp_2668_ieng6-ece-04.ucsd.edu_rkarki_jeTx81/.mmmcC5ZGYq/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=2907.85 CPU=0:00:00.1 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2944.75)
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Stack trace:
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x12e84e86]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(syStackTrace+0xb7)[0x12e85308]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484ebc4]
/lib64/libpthread.so.0(+0xf630)[0x7f7328bcc630]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z19peIsRCSourceCoupledv+0x2c)[0xc85e06c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z10esiMain_MTP7dbsCellPvP25dcsFactorizedDelayCalcMgr+0xfef)[0xf46946f]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z6dcMainP7dbsCellP8_IO_FILEP25dcsFactorizedDelayCalcMgr+0x179)[0xcddf5a9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16cteComputeDelaysP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x5e1)[0x5dda911]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16esiUpdateSIDelayP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x206)[0xf4515f6]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z28cteComputeAndInsertDelayMainv+0x21d)[0x5ddaf9d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK19ctesDelayCalculator22computeAndInsertDelaysEP11TADbContext+0x1fb)[0x5e6376b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x5e722c8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0x15d4e6e9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0x8eb)[0x13044bab]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x1d0)[0x1304b260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0xf44f430]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xd05)[0xf4504e5]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x76d)[0xf46645d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0xaea)[0x13044daa]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0x7b)[0x1304866b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x3e4)[0x143f5a64]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x188)[0x151b45e8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xa7d)[0x151a39ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x80)[0x18b0c5b0]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf4)[0x18baf624]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x38)[0x18baf788]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x33d)[0x490d4ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc7)[0xf807d27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3c)[0x10920c3c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0x109291c1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0x10938a1b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0x1093873c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xe0)[0x1091d260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18c13cf7]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x87)[0x18bd5747]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x129)[0x18bd5a49]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x6a)[0x7f732d62e23a]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xea)[0x7f732c7d70ca]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x84)[0x7f732c7df954]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x177)[0x7f732d62d897]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x281)[0x48ef5e1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x177)[0x18bd0287]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x4a47df3]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(main+0x10b)[0x3fdb69b]
/lib64/libc.so.6(__libc_start_main+0xf5)[0x7f7327fe4555]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484b9c1]
========================================
               pstack
========================================
Thread 18 (Thread 0x7f7324379700 (LWP 2755)):
#0  0x00007f73280b7b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7f731caed700 (LWP 2757)):
#0  0x00007f7328bcb9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7f731c2ec700 (LWP 2758)):
#0  0x00007f73280b7b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7f731baeb700 (LWP 2761)):
#0  0x00007f7328bcbe9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7f731a8e2700 (LWP 2765)):
#0  0x00007f73280879fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f7328087894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7f7319dc9700 (LWP 2792)):
#0  0x00007f73280b5ddd in poll () from /lib64/libc.so.6
#1  0x00007f7329ac0022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f7329ac1c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f7319e1ea59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f732c5fa17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7f7313603700 (LWP 2793)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7f7312e02700 (LWP 2794)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7f7312601700 (LWP 2795)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7f7311e00700 (LWP 2796)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7f73115ff700 (LWP 2798)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7f7310dfe700 (LWP 2799)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7f73105fd700 (LWP 2800)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7f730fdfc700 (LWP 2801)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7f730eb6d700 (LWP 2829)):
#0  0x00007f7328bcc3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7f72f77ad700 (LWP 2856)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f732c5fafbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f732c246e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f732c5fa17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7f72c869c700 (LWP 3271)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f73280c0b0d in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7f7331b91400 (LWP 2668)):
#0  0x00007f7328087659 in waitpid () from /lib64/libc.so.6
#1  0x00007f7328004f62 in do_system () from /lib64/libc.so.6
#2  0x00007f7328005311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018b133f8 in TclEvalEx ()
#35 0x0000000018b13d26 in Tcl_EvalEx ()
#36 0x0000000018b13dcf in TclNREvalObjEx ()
#37 0x0000000018bc95cb in TclNREvalFile ()
#38 0x0000000018b27021 in TclNRSourceObjCmd ()
#39 0x0000000018b10f27 in TclNRRunCallbacks ()
#40 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#41 0x0000000018baf788 in Tcl_RecordAndEval ()
#42 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#43 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#44 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#45 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#46 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#47 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#48 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#49 0x0000000018c13cf7 in FileHandlerEventProc ()
#50 0x0000000018bd5747 in Tcl_ServiceEvent ()
#51 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#52 0x00007f732d62e23a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#53 0x00007f732c7d70ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#54 0x00007f732c7df954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#55 0x00007f732d62d897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#56 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#57 0x0000000018bd0287 in Tcl_MainEx ()
#58 0x0000000004a47df3 in child_main(int, char**) ()
#59 0x0000000003fdb69b in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 3271]
[New LWP 2856]
[New LWP 2829]
[New LWP 2801]
[New LWP 2800]
[New LWP 2799]
[New LWP 2798]
[New LWP 2796]
[New LWP 2795]
[New LWP 2794]
[New LWP 2793]
[New LWP 2792]
[New LWP 2765]
[New LWP 2761]
[New LWP 2758]
[New LWP 2757]
[New LWP 2755]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00007f7328087659 in waitpid () from /lib64/libc.so.6

Thread 18 (Thread 0x7f7324379700 (LWP 2755)):
#0  0x00007f73280b7b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7f731caed700 (LWP 2757)):
#0  0x00007f7328bcb9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7f731c2ec700 (LWP 2758)):
#0  0x00007f73280b7b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7f731baeb700 (LWP 2761)):
#0  0x00007f7328bcbe9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7f731a8e2700 (LWP 2765)):
#0  0x00007f73280879fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f7328087894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7f7319dc9700 (LWP 2792)):
#0  0x00007f73280b5ddd in poll () from /lib64/libc.so.6
#1  0x00007f7329ac0022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f7329ac1c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f7319e1ea59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f732c5fa17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7f7313603700 (LWP 2793)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7f7312e02700 (LWP 2794)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7f7312601700 (LWP 2795)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7f7311e00700 (LWP 2796)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7f73115ff700 (LWP 2798)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7f7310dfe700 (LWP 2799)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7f73105fd700 (LWP 2800)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7f730fdfc700 (LWP 2801)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f73170340b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7317033c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7f730eb6d700 (LWP 2829)):
#0  0x00007f7328bcc3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7f72f77ad700 (LWP 2856)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f732c5fafbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f732c246e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f732c5fa17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7f72c869c700 (LWP 3271)):
#0  0x00007f7328bc8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7328bc4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f73280c0b0d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7f7331b91400 (LWP 2668)):
#0  0x00007f7328087659 in waitpid () from /lib64/libc.so.6
#1  0x00007f7328004f62 in do_system () from /lib64/libc.so.6
#2  0x00007f7328005311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018b133f8 in TclEvalEx ()
#35 0x0000000018b13d26 in Tcl_EvalEx ()
#36 0x0000000018b13dcf in TclNREvalObjEx ()
#37 0x0000000018bc95cb in TclNREvalFile ()
#38 0x0000000018b27021 in TclNRSourceObjCmd ()
#39 0x0000000018b10f27 in TclNRRunCallbacks ()
#40 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#41 0x0000000018baf788 in Tcl_RecordAndEval ()
#42 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#43 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#44 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#45 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#46 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#47 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#48 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#49 0x0000000018c13cf7 in FileHandlerEventProc ()
#50 0x0000000018bd5747 in Tcl_ServiceEvent ()
#51 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#52 0x00007f732d62e23a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#53 0x00007f732c7d70ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#54 0x00007f732c7df954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#55 0x00007f732d62d897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#56 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#57 0x0000000018bd0287 in Tcl_MainEx ()
#58 0x0000000004a47df3 in child_main(int, char**) ()
#59 0x0000000003fdb69b in main ()
A debugging session is active.

	Inferior 1 [process 2668] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 2668) detached]

*** Memory Usage v#1 (Current mem = 2922.754M, initial mem = 283.785M) ***
*** Message Summary: 2544 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=2:23:45, real=2:24:37, mem=2922.8M) ---
