# Connecting-The-Dots-In-RTL-DaybyDay-using-Icarus-verilog_Gtkwave_Yosys-Programming.
#### Upholding the RTL journey

## About

A Digital Book of our Verilog-based RTL designs with testbenches, simulated using Icarus Verilog and GTKWave. This repo upholds the foundational digital logic circuits as part of my VLSI learning journey using open-source tools. 
This repository documents my day by day journey of learning digital design and Verilog HDL from scratch.

## Accomplished

[Day 1 - And Gate](https://github.com/sufiyanalic7/Connecting-The-Dots-In-RTL-DaybyDay-using-Icarus-verilog_Gtkwave_Yosys-Programming./tree/main/DAY%20%3A1%20-%20AND%20GATE)

[Day 2 - OR Gate](https://github.com/sufiyanalic7/Connecting-The-Dots-In-RTL-DaybyDay-using-Icarus-verilog_Gtkwave_Yosys-Programming./tree/main/DAY%3A2%20OR%20GATE)

[Day 3 - Nand Gate](https://github.com/sufiyanalic7/Connecting-The-Dots-In-RTL-DaybyDay-using-Icarus-verilog_Gtkwave_Yosys-Programming./tree/main/DAY%3B3%20NAND%20GATE)

## PROGRESSING TO BUILD
- DAY 3: NAND GATE  
- DAY 4: NOR GATE  
- DAY 5: XOR GATE  
- DAY 6: XNOR GATE  
- DAY 7: INVERTER  
- DAY 8: HALF ADDER  
- DAY 9: FULL ADDER  
- DAY 10: 2*1 MUX  
- DAY 11: 4*1 MUX  
- DAY 12: 1BIT COMPARATOR  
- DAY 13: 4BIT COMPARATOR  
- DAY 14: 2*4 DECODER  
- DAY 15: 4*2 ENCODER  
- DAY 16: 2BIT ALU  
- DAY 17: 4BIT ALU  
- DAY 18: 8BIT ALU  
- DAY 19: RIPPLE CARRY SUBTRACTOR  
- DAY 20: CARRY LOOK AHEAD ADDER  
- DAY 21: 4BIT ADDER SUBTRACTOR  
- DAY 22: DLATCH  
- DAY 23: D FLIP-FLOP  
- DAY 24: 4BIT BINARY UP COUNTER  
- DAY 25: UP/DOWN COUNTER  
- DAY 26: RING COUNTER  
- DAY 27: JOHNSON COUNTER  
- DAY 28: BCD COUNTER  
- DAY 29: MOD-N COUNTER  
- DAY 30: CLOCK DIVIDER  
- DAY 31: MEALY FSM  
- DAY 32: MOORE FSM
