/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Zin */
.set Zin__0__DR, CYREG_GPIO_PRT2_DR
.set Zin__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Zin__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Zin__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Zin__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Zin__0__HSIOM_MASK, 0x000000F0
.set Zin__0__HSIOM_SHIFT, 4
.set Zin__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Zin__0__INTR, CYREG_GPIO_PRT2_INTR
.set Zin__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Zin__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Zin__0__MASK, 0x02
.set Zin__0__PC, CYREG_GPIO_PRT2_PC
.set Zin__0__PC2, CYREG_GPIO_PRT2_PC2
.set Zin__0__PORT, 2
.set Zin__0__PS, CYREG_GPIO_PRT2_PS
.set Zin__0__SHIFT, 1
.set Zin__DR, CYREG_GPIO_PRT2_DR
.set Zin__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Zin__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Zin__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Zin__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Zin__INTR, CYREG_GPIO_PRT2_INTR
.set Zin__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Zin__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Zin__MASK, 0x02
.set Zin__PC, CYREG_GPIO_PRT2_PC
.set Zin__PC2, CYREG_GPIO_PRT2_PC2
.set Zin__PORT, 2
.set Zin__PS, CYREG_GPIO_PRT2_PS
.set Zin__SHIFT, 1

/* Iout */
.set Iout__0__DR, CYREG_GPIO_PRT2_DR
.set Iout__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Iout__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Iout__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Iout__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Iout__0__HSIOM_MASK, 0x00000F00
.set Iout__0__HSIOM_SHIFT, 8
.set Iout__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Iout__0__INTR, CYREG_GPIO_PRT2_INTR
.set Iout__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Iout__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Iout__0__MASK, 0x04
.set Iout__0__PC, CYREG_GPIO_PRT2_PC
.set Iout__0__PC2, CYREG_GPIO_PRT2_PC2
.set Iout__0__PORT, 2
.set Iout__0__PS, CYREG_GPIO_PRT2_PS
.set Iout__0__SHIFT, 2
.set Iout__DR, CYREG_GPIO_PRT2_DR
.set Iout__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Iout__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Iout__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Iout__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Iout__INTR, CYREG_GPIO_PRT2_INTR
.set Iout__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Iout__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Iout__MASK, 0x04
.set Iout__PC, CYREG_GPIO_PRT2_PC
.set Iout__PC2, CYREG_GPIO_PRT2_PC2
.set Iout__PORT, 2
.set Iout__PS, CYREG_GPIO_PRT2_PS
.set Iout__SHIFT, 2

/* Vout */
.set Vout__0__DR, CYREG_GPIO_PRT1_DR
.set Vout__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Vout__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Vout__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Vout__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Vout__0__HSIOM_MASK, 0x00000F00
.set Vout__0__HSIOM_SHIFT, 8
.set Vout__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Vout__0__INTR, CYREG_GPIO_PRT1_INTR
.set Vout__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Vout__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Vout__0__MASK, 0x04
.set Vout__0__PC, CYREG_GPIO_PRT1_PC
.set Vout__0__PC2, CYREG_GPIO_PRT1_PC2
.set Vout__0__PORT, 1
.set Vout__0__PS, CYREG_GPIO_PRT1_PS
.set Vout__0__SHIFT, 2
.set Vout__DR, CYREG_GPIO_PRT1_DR
.set Vout__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Vout__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Vout__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Vout__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Vout__INTR, CYREG_GPIO_PRT1_INTR
.set Vout__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Vout__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Vout__MASK, 0x04
.set Vout__PC, CYREG_GPIO_PRT1_PC
.set Vout__PC2, CYREG_GPIO_PRT1_PC2
.set Vout__PORT, 1
.set Vout__PS, CYREG_GPIO_PRT1_PS
.set Vout__SHIFT, 2

/* Vref */
.set Vref__0__DR, CYREG_GPIO_PRT2_DR
.set Vref__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Vref__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Vref__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Vref__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Vref__0__HSIOM_MASK, 0x0000F000
.set Vref__0__HSIOM_SHIFT, 12
.set Vref__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Vref__0__INTR, CYREG_GPIO_PRT2_INTR
.set Vref__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Vref__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Vref__0__MASK, 0x08
.set Vref__0__PC, CYREG_GPIO_PRT2_PC
.set Vref__0__PC2, CYREG_GPIO_PRT2_PC2
.set Vref__0__PORT, 2
.set Vref__0__PS, CYREG_GPIO_PRT2_PS
.set Vref__0__SHIFT, 3
.set Vref__DR, CYREG_GPIO_PRT2_DR
.set Vref__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Vref__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Vref__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Vref__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Vref__INTR, CYREG_GPIO_PRT2_INTR
.set Vref__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Vref__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Vref__MASK, 0x08
.set Vref__PC, CYREG_GPIO_PRT2_PC
.set Vref__PC2, CYREG_GPIO_PRT2_PC2
.set Vref__PORT, 2
.set Vref__PS, CYREG_GPIO_PRT2_PS
.set Vref__SHIFT, 3

/* Zout */
.set Zout__0__DR, CYREG_GPIO_PRT1_DR
.set Zout__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Zout__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Zout__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Zout__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Zout__0__HSIOM_MASK, 0x000000F0
.set Zout__0__HSIOM_SHIFT, 4
.set Zout__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Zout__0__INTR, CYREG_GPIO_PRT1_INTR
.set Zout__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Zout__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Zout__0__MASK, 0x02
.set Zout__0__PC, CYREG_GPIO_PRT1_PC
.set Zout__0__PC2, CYREG_GPIO_PRT1_PC2
.set Zout__0__PORT, 1
.set Zout__0__PS, CYREG_GPIO_PRT1_PS
.set Zout__0__SHIFT, 1
.set Zout__DR, CYREG_GPIO_PRT1_DR
.set Zout__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Zout__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Zout__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Zout__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Zout__INTR, CYREG_GPIO_PRT1_INTR
.set Zout__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Zout__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Zout__MASK, 0x02
.set Zout__PC, CYREG_GPIO_PRT1_PC
.set Zout__PC2, CYREG_GPIO_PRT1_PC2
.set Zout__PORT, 1
.set Zout__PS, CYREG_GPIO_PRT1_PS
.set Zout__SHIFT, 1

/* Opamp_TIA */
.set Opamp_TIA_cy_psoc4_abuf__COMP_STAT, CYREG_CTB0_COMP_STAT
.set Opamp_TIA_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Opamp_TIA_cy_psoc4_abuf__CTB_CTB_CTRL, CYREG_CTB0_CTB_CTRL
.set Opamp_TIA_cy_psoc4_abuf__INTR, CYREG_CTB0_INTR
.set Opamp_TIA_cy_psoc4_abuf__INTR_MASK, CYREG_CTB0_INTR_MASK
.set Opamp_TIA_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Opamp_TIA_cy_psoc4_abuf__INTR_MASKED, CYREG_CTB0_INTR_MASKED
.set Opamp_TIA_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Opamp_TIA_cy_psoc4_abuf__INTR_SET, CYREG_CTB0_INTR_SET
.set Opamp_TIA_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set Opamp_TIA_cy_psoc4_abuf__INTR_SHIFT, 0
.set Opamp_TIA_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTB0_OA0_COMP_TRIM
.set Opamp_TIA_cy_psoc4_abuf__OA_NUMBER, 0
.set Opamp_TIA_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTB0_OA0_OFFSET_TRIM
.set Opamp_TIA_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTB0_OA_RES0_CTRL
.set Opamp_TIA_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM
.set Opamp_TIA_cy_psoc4_abuf__OA_SW, CYREG_CTB0_OA0_SW
.set Opamp_TIA_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTB0_OA0_SW_CLEAR

/* IDAC7_Sink */
.set IDAC7_Sink_cy_psoc4_idac__CONFIG, CYREG_CSD_CONFIG
.set IDAC7_Sink_cy_psoc4_idac__IDAC, CYREG_CSD_IDACB
.set IDAC7_Sink_cy_psoc4_idac__POSITION, 1

/* Opamp_Vout */
.set Opamp_Vout_cy_psoc4_abuf__COMP_STAT, CYREG_CTB1_COMP_STAT
.set Opamp_Vout_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Opamp_Vout_cy_psoc4_abuf__CTB_CTB_CTRL, CYREG_CTB1_CTB_CTRL
.set Opamp_Vout_cy_psoc4_abuf__INTR, CYREG_CTB1_INTR
.set Opamp_Vout_cy_psoc4_abuf__INTR_MASK, CYREG_CTB1_INTR_MASK
.set Opamp_Vout_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Opamp_Vout_cy_psoc4_abuf__INTR_MASKED, CYREG_CTB1_INTR_MASKED
.set Opamp_Vout_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Opamp_Vout_cy_psoc4_abuf__INTR_SET, CYREG_CTB1_INTR_SET
.set Opamp_Vout_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set Opamp_Vout_cy_psoc4_abuf__INTR_SHIFT, 0
.set Opamp_Vout_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTB1_OA0_COMP_TRIM
.set Opamp_Vout_cy_psoc4_abuf__OA_NUMBER, 0
.set Opamp_Vout_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTB1_OA0_OFFSET_TRIM
.set Opamp_Vout_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTB1_OA_RES0_CTRL
.set Opamp_Vout_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTB1_OA0_SLOPE_OFFSET_TRIM
.set Opamp_Vout_cy_psoc4_abuf__OA_SW, CYREG_CTB1_OA0_SW
.set Opamp_Vout_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTB1_OA0_SW_CLEAR

/* Opamp_Vref */
.set Opamp_Vref_cy_psoc4_abuf__COMP_STAT, CYREG_CTB0_COMP_STAT
.set Opamp_Vref_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set Opamp_Vref_cy_psoc4_abuf__CTB_CTB_CTRL, CYREG_CTB0_CTB_CTRL
.set Opamp_Vref_cy_psoc4_abuf__INTR, CYREG_CTB0_INTR
.set Opamp_Vref_cy_psoc4_abuf__INTR_MASK, CYREG_CTB0_INTR_MASK
.set Opamp_Vref_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set Opamp_Vref_cy_psoc4_abuf__INTR_MASKED, CYREG_CTB0_INTR_MASKED
.set Opamp_Vref_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set Opamp_Vref_cy_psoc4_abuf__INTR_SET, CYREG_CTB0_INTR_SET
.set Opamp_Vref_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set Opamp_Vref_cy_psoc4_abuf__INTR_SHIFT, 1
.set Opamp_Vref_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTB0_OA1_COMP_TRIM
.set Opamp_Vref_cy_psoc4_abuf__OA_NUMBER, 1
.set Opamp_Vref_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTB0_OA1_OFFSET_TRIM
.set Opamp_Vref_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTB0_OA_RES1_CTRL
.set Opamp_Vref_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTB0_OA1_SLOPE_OFFSET_TRIM
.set Opamp_Vref_cy_psoc4_abuf__OA_SW, CYREG_CTB0_OA1_SW
.set Opamp_Vref_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTB0_OA1_SW_CLEAR

/* Int_Ext_Clk */
.set Int_Ext_Clk__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set Int_Ext_Clk__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set Int_Ext_Clk__INTC_MASK, 0x08
.set Int_Ext_Clk__INTC_NUMBER, 3
.set Int_Ext_Clk__INTC_PRIOR_MASK, 0xC0000000
.set Int_Ext_Clk__INTC_PRIOR_NUM, 3
.set Int_Ext_Clk__INTC_PRIOR_REG, CYREG_CM0P_IPR0
.set Int_Ext_Clk__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set Int_Ext_Clk__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* Pin_Ext_Clk */
.set Pin_Ext_Clk__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_Ext_Clk__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Ext_Clk__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Ext_Clk__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Ext_Clk__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_Ext_Clk__0__HSIOM_MASK, 0x0000F000
.set Pin_Ext_Clk__0__HSIOM_SHIFT, 12
.set Pin_Ext_Clk__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Ext_Clk__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Ext_Clk__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Ext_Clk__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Ext_Clk__0__MASK, 0x08
.set Pin_Ext_Clk__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_Ext_Clk__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Ext_Clk__0__PORT, 3
.set Pin_Ext_Clk__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_Ext_Clk__0__SHIFT, 3
.set Pin_Ext_Clk__DR, CYREG_GPIO_PRT3_DR
.set Pin_Ext_Clk__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Ext_Clk__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Ext_Clk__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Ext_Clk__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Ext_Clk__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Ext_Clk__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Ext_Clk__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Ext_Clk__MASK, 0x08
.set Pin_Ext_Clk__PC, CYREG_GPIO_PRT3_PC
.set Pin_Ext_Clk__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Ext_Clk__PORT, 3
.set Pin_Ext_Clk__PS, CYREG_GPIO_PRT3_PS
.set Pin_Ext_Clk__SHIFT, 3
.set Pin_Ext_Clk__SNAP, CYREG_GPIO_PRT3_INTR

/* IDAC7_Source */
.set IDAC7_Source_cy_psoc4_idac__CONFIG, CYREG_CSD_CONFIG
.set IDAC7_Source_cy_psoc4_idac__IDAC, CYREG_CSD_IDACA
.set IDAC7_Source_cy_psoc4_idac__POSITION, 0

/* Miscellaneous */
.set CyDesignWideVoltageReference_PRB_REF, CYREG_PASS_PRB_REF0
.set CYDEV_BANDGAP_REF_GAIN, 1
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1C0221AC
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4I
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4I_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 12
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PRB_VDDA_SLEEP, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_SYSTEM_PRB_SOURCE, 1
.set CYDEV_SYSTEM_PRB_VALUE, 7
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3000
.set CYDEV_VDDD_MV, 3000
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
.set CYIPBLOCK_m0s8csdv2_VERSION, 2
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8pass4b_VERSION, 1
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
