INFO-FLOW: Workspace /home/shubham/HLS_Exercises/axilite_polar/solution1 opened at Wed Jan 22 16:16:31 IST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.13 sec.
Execute   set_part xczu9eg-ffvb1156-2-e -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu9eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'axilite_polar/.settings/axilitepolar.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling axilite_polar/.settings/axilitepolar.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted axilite_polar/.settings/axilitepolar.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "axilite_polar/.settings/axilitepolar.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot" -I "/home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp" 
INFO-FLOW: exec /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E axilite_polar/.settings/axilitepolar.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot -I /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp
Command       clang done; 0.86 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot" -I "/home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp"  -o "/home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot -I /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp -o /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/useless.bc
Command       clang done; 0.9 sec.
INFO-FLOW: Done: GCC PP time: 1.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp std=gnu++98 -directive=/home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp std=gnu++98 -directive=/home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/xilinx-dataflow-lawyer.axilitepolar.pp.0.cpp.diag.yml /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/xilinx-dataflow-lawyer.axilitepolar.pp.0.cpp.out.log 2> /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/xilinx-dataflow-lawyer.axilitepolar.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/tidy-3.1.axilitepolar.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/tidy-3.1.axilitepolar.pp.0.cpp.out.log 2> /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/tidy-3.1.axilitepolar.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/xilinx-legacy-rewriter.axilitepolar.pp.0.cpp.out.log 2> /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/xilinx-legacy-rewriter.axilitepolar.pp.0.cpp.err.log 
Command       tidy_31 done; 0.19 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.3 seconds per iteration
INFO-FLOW: Pragma Handling...
WARNING: [HLS 200-41] Resource core 'AXI4M' on port '&addr' is deprecated. Please use the interface directive to specify the AXI interface.
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.16 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot" -I "/home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.bc" 
INFO-FLOW: exec /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot -I /home/shubham/Xilinx2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.bc
Command       clang done; 0.91 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/axilitepolar.g.bc -hls-opt -except-internalize PutValue -L/home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.44 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 437.961 ; gain = 0.090 ; free physical = 299 ; free virtual = 10966
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 437.961 ; gain = 0.090 ; free physical = 299 ; free virtual = 10966
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/a.pp.bc -o /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/shubham/Xilinx2018.3/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.44 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top PutValue -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/a.g.0.bc -o /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 438.008 ; gain = 0.137 ; free physical = 294 ; free virtual = 10962
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/a.g.1.bc -o /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/shubham/HLS_Exercises/axilite_polar/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
ERROR: [SYNCHK 200-61] axilite_polar/.settings/axilitepolar.cpp:14: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
Command         transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command       opt_and_import_c done; error code: 2; 0.53 sec.
Command     elaborate done; error code: 2; 4.42 sec.
Command   csynth_design done; error code: 2; 4.42 sec.
Command ap_source done; error code: 1; 4.59 sec.
Execute cleanup_all 
