// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AXI4RAM(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_echo_real_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [63:0] _mem_ext_R0_data;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire        auto_in_aw_valid_0 = auto_in_aw_valid;
  wire [3:0]  auto_in_aw_bits_id_0 = auto_in_aw_bits_id;
  wire [31:0] auto_in_aw_bits_addr_0 = auto_in_aw_bits_addr;
  wire [7:0]  auto_in_aw_bits_len_0 = auto_in_aw_bits_len;
  wire [2:0]  auto_in_aw_bits_size_0 = auto_in_aw_bits_size;
  wire [1:0]  auto_in_aw_bits_burst_0 = auto_in_aw_bits_burst;
  wire        auto_in_aw_bits_lock_0 = auto_in_aw_bits_lock;
  wire [3:0]  auto_in_aw_bits_cache_0 = auto_in_aw_bits_cache;
  wire [2:0]  auto_in_aw_bits_prot_0 = auto_in_aw_bits_prot;
  wire [3:0]  auto_in_aw_bits_qos_0 = auto_in_aw_bits_qos;
  wire        auto_in_aw_bits_echo_real_last_0 = auto_in_aw_bits_echo_real_last;
  wire        auto_in_w_valid_0 = auto_in_w_valid;
  wire [63:0] auto_in_w_bits_data_0 = auto_in_w_bits_data;
  wire [7:0]  auto_in_w_bits_strb_0 = auto_in_w_bits_strb;
  wire        auto_in_w_bits_last_0 = auto_in_w_bits_last;
  wire        auto_in_b_ready_0 = auto_in_b_ready;
  wire        auto_in_ar_valid_0 = auto_in_ar_valid;
  wire [3:0]  auto_in_ar_bits_id_0 = auto_in_ar_bits_id;
  wire [31:0] auto_in_ar_bits_addr_0 = auto_in_ar_bits_addr;
  wire [7:0]  auto_in_ar_bits_len_0 = auto_in_ar_bits_len;
  wire [2:0]  auto_in_ar_bits_size_0 = auto_in_ar_bits_size;
  wire [1:0]  auto_in_ar_bits_burst_0 = auto_in_ar_bits_burst;
  wire        auto_in_ar_bits_lock_0 = auto_in_ar_bits_lock;
  wire [3:0]  auto_in_ar_bits_cache_0 = auto_in_ar_bits_cache;
  wire [2:0]  auto_in_ar_bits_prot_0 = auto_in_ar_bits_prot;
  wire [3:0]  auto_in_ar_bits_qos_0 = auto_in_ar_bits_qos;
  wire        auto_in_ar_bits_echo_real_last_0 = auto_in_ar_bits_echo_real_last;
  wire        auto_in_r_ready_0 = auto_in_r_ready;
  wire        auto_in_r_bits_last = 1'h1;
  wire        nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_bits_last = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_valid = auto_in_aw_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_id = auto_in_aw_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_aw_bits_addr = auto_in_aw_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_aw_bits_len = auto_in_aw_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_aw_bits_size = auto_in_aw_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_aw_bits_burst = auto_in_aw_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_bits_lock = auto_in_aw_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_cache = auto_in_aw_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_aw_bits_prot = auto_in_aw_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_qos = auto_in_aw_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_bits_echo_real_last = auto_in_aw_bits_echo_real_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_valid = auto_in_w_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_w_bits_data = auto_in_w_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_w_bits_strb = auto_in_w_bits_strb_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_bits_last = auto_in_w_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_ready = auto_in_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_valid = auto_in_ar_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_id = auto_in_ar_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_ar_bits_addr = auto_in_ar_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_ar_bits_len = auto_in_ar_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_ar_bits_size = auto_in_ar_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_ar_bits_burst = auto_in_ar_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_bits_lock = auto_in_ar_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_cache = auto_in_ar_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_ar_bits_prot = auto_in_ar_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_qos = auto_in_ar_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_bits_echo_real_last = auto_in_ar_bits_echo_real_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_ready = auto_in_r_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_aw_ready_0 = nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_w_ready_0 = nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_b_valid_0 = nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  auto_in_b_bits_id_0 = nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_b_bits_resp_0 = nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_b_bits_echo_real_last_0 = nodeIn_b_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_ar_ready_0 = nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_r_valid_0 = nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  auto_in_r_bits_id_0 = nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_in_r_bits_data_0 = nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_r_bits_resp_0 = nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_r_bits_echo_real_last_0 = nodeIn_r_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  wdata_0;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]  wdata_1;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]  wdata_2;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]  wdata_3;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]  wdata_4;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]  wdata_5;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]  wdata_6;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]  wdata_7;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [1:0]  r_addr_lo_lo_lo_hi = nodeIn_ar_bits_addr[5:4];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  r_addr_lo_lo_lo = {r_addr_lo_lo_lo_hi, nodeIn_ar_bits_addr[3]};	// src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  r_addr_lo_lo_hi_lo = nodeIn_ar_bits_addr[7:6];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  r_addr_lo_lo_hi_hi = nodeIn_ar_bits_addr[9:8];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  r_addr_lo_lo_hi = {r_addr_lo_lo_hi_hi, r_addr_lo_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [6:0]  r_addr_lo_lo = {r_addr_lo_lo_hi, r_addr_lo_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [1:0]  r_addr_lo_hi_lo_hi = nodeIn_ar_bits_addr[12:11];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  r_addr_lo_hi_lo = {r_addr_lo_hi_lo_hi, nodeIn_ar_bits_addr[10]};	// src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  r_addr_lo_hi_hi_lo = nodeIn_ar_bits_addr[14:13];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  r_addr_lo_hi_hi_hi = nodeIn_ar_bits_addr[16:15];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  r_addr_lo_hi_hi = {r_addr_lo_hi_hi_hi, r_addr_lo_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [6:0]  r_addr_lo_hi = {r_addr_lo_hi_hi, r_addr_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [13:0] r_addr_lo = {r_addr_lo_hi, r_addr_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [1:0]  r_addr_hi_lo_lo_hi = nodeIn_ar_bits_addr[19:18];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  r_addr_hi_lo_lo = {r_addr_hi_lo_lo_hi, nodeIn_ar_bits_addr[17]};	// src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  r_addr_hi_lo_hi_lo = nodeIn_ar_bits_addr[21:20];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  r_addr_hi_lo_hi_hi = nodeIn_ar_bits_addr[23:22];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  r_addr_hi_lo_hi = {r_addr_hi_lo_hi_hi, r_addr_hi_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [6:0]  r_addr_hi_lo = {r_addr_hi_lo_hi, r_addr_hi_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [1:0]  r_addr_hi_hi_lo_hi = nodeIn_ar_bits_addr[26:25];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  r_addr_hi_hi_lo = {r_addr_hi_hi_lo_hi, nodeIn_ar_bits_addr[24]};	// src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  r_addr_hi_hi_hi_lo = nodeIn_ar_bits_addr[28:27];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  r_addr_hi_hi_hi_hi = nodeIn_ar_bits_addr[30:29];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  r_addr_hi_hi_hi = {r_addr_hi_hi_hi_hi, r_addr_hi_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [6:0]  r_addr_hi_hi = {r_addr_hi_hi_hi, r_addr_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [13:0] r_addr_hi = {r_addr_hi_hi, r_addr_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [27:0] r_addr = {r_addr_hi, r_addr_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [1:0]  w_addr_lo_lo_lo_hi = nodeIn_aw_bits_addr[5:4];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  w_addr_lo_lo_lo = {w_addr_lo_lo_lo_hi, nodeIn_aw_bits_addr[3]};	// src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  w_addr_lo_lo_hi_lo = nodeIn_aw_bits_addr[7:6];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  w_addr_lo_lo_hi_hi = nodeIn_aw_bits_addr[9:8];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  w_addr_lo_lo_hi = {w_addr_lo_lo_hi_hi, w_addr_lo_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [6:0]  w_addr_lo_lo = {w_addr_lo_lo_hi, w_addr_lo_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [1:0]  w_addr_lo_hi_lo_hi = nodeIn_aw_bits_addr[12:11];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  w_addr_lo_hi_lo = {w_addr_lo_hi_lo_hi, nodeIn_aw_bits_addr[10]};	// src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  w_addr_lo_hi_hi_lo = nodeIn_aw_bits_addr[14:13];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  w_addr_lo_hi_hi_hi = nodeIn_aw_bits_addr[16:15];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  w_addr_lo_hi_hi = {w_addr_lo_hi_hi_hi, w_addr_lo_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [6:0]  w_addr_lo_hi = {w_addr_lo_hi_hi, w_addr_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [13:0] w_addr_lo = {w_addr_lo_hi, w_addr_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [1:0]  w_addr_hi_lo_lo_hi = nodeIn_aw_bits_addr[19:18];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  w_addr_hi_lo_lo = {w_addr_hi_lo_lo_hi, nodeIn_aw_bits_addr[17]};	// src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  w_addr_hi_lo_hi_lo = nodeIn_aw_bits_addr[21:20];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  w_addr_hi_lo_hi_hi = nodeIn_aw_bits_addr[23:22];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  w_addr_hi_lo_hi = {w_addr_hi_lo_hi_hi, w_addr_hi_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [6:0]  w_addr_hi_lo = {w_addr_hi_lo_hi, w_addr_hi_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [1:0]  w_addr_hi_hi_lo_hi = nodeIn_aw_bits_addr[26:25];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  w_addr_hi_hi_lo = {w_addr_hi_hi_lo_hi, nodeIn_aw_bits_addr[24]};	// src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  w_addr_hi_hi_hi_lo = nodeIn_aw_bits_addr[28:27];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  w_addr_hi_hi_hi_hi = nodeIn_aw_bits_addr[30:29];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  w_addr_hi_hi_hi = {w_addr_hi_hi_hi_hi, w_addr_hi_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [6:0]  w_addr_hi_hi = {w_addr_hi_hi_hi, w_addr_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [13:0] w_addr_hi = {w_addr_hi_hi, w_addr_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [27:0] w_addr = {w_addr_hi, w_addr_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire        r_sel0 = nodeIn_ar_bits_addr[31];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:59
  wire        w_sel0 = nodeIn_aw_bits_addr[31];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:59
  reg         w_full;	// src/main/scala/amba/axi4/SRAM.scala:70:25
  assign nodeIn_b_valid = w_full;	// src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg  [3:0]  w_id;	// src/main/scala/amba/axi4/SRAM.scala:71:21
  assign nodeIn_b_bits_id = w_id;	// src/main/scala/amba/axi4/SRAM.scala:71:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg         w_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:72:21
  assign nodeIn_b_bits_echo_real_last = w_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:72:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg         r_sel1;	// src/main/scala/amba/axi4/SRAM.scala:73:25
  reg         w_sel1;	// src/main/scala/amba/axi4/SRAM.scala:74:25
  wire        _GEN = nodeIn_aw_ready & nodeIn_aw_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_0 = nodeIn_w_bits_data[7:0];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_1 = nodeIn_w_bits_data[15:8];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_2 = nodeIn_w_bits_data[23:16];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_3 = nodeIn_w_bits_data[31:24];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_4 = nodeIn_w_bits_data[39:32];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_5 = nodeIn_w_bits_data[47:40];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_6 = nodeIn_w_bits_data[55:48];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_7 = nodeIn_w_bits_data[63:56];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_aw_ready = nodeIn_w_valid & (nodeIn_b_ready | ~w_full);	// src/main/scala/amba/axi4/SRAM.scala:70:25, :92:{32,47,50}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_w_ready = nodeIn_aw_valid & (nodeIn_b_ready | ~w_full);	// src/main/scala/amba/axi4/SRAM.scala:70:25, :92:50, :93:{32,47}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_b_bits_resp = w_sel1 ? 2'h0 : 2'h3;	// src/main/scala/amba/axi4/SRAM.scala:74:25, :96:26, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg         r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25
  assign nodeIn_r_valid = r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg  [3:0]  r_id;	// src/main/scala/amba/axi4/SRAM.scala:100:21
  assign nodeIn_r_bits_id = r_id;	// src/main/scala/amba/axi4/SRAM.scala:100:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg         r_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:101:21
  assign nodeIn_r_bits_echo_real_last = r_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:101:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        ren = nodeIn_ar_ready & nodeIn_ar_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg         rdata_REG;	// src/main/scala/util/package.scala:92:91
  reg  [7:0]  rdata_r_0;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_1;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_2;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_3;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_4;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_5;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_6;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_7;	// src/main/scala/util/package.scala:80:63
  wire [7:0]  rdata_0 = rdata_REG ? _mem_ext_R0_data[7:0] : rdata_r_0;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]  rdata_1 = rdata_REG ? _mem_ext_R0_data[15:8] : rdata_r_1;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]  rdata_2 = rdata_REG ? _mem_ext_R0_data[23:16] : rdata_r_2;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]  rdata_3 = rdata_REG ? _mem_ext_R0_data[31:24] : rdata_r_3;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]  rdata_4 = rdata_REG ? _mem_ext_R0_data[39:32] : rdata_r_4;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]  rdata_5 = rdata_REG ? _mem_ext_R0_data[47:40] : rdata_r_5;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]  rdata_6 = rdata_REG ? _mem_ext_R0_data[55:48] : rdata_r_6;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]  rdata_7 = rdata_REG ? _mem_ext_R0_data[63:56] : rdata_r_7;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  assign nodeIn_ar_ready = nodeIn_r_ready | ~r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25, :117:{31,34}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_r_bits_resp = r_sel1 ? 2'h0 : 2'h3;	// src/main/scala/amba/axi4/SRAM.scala:73:25, :120:26, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [15:0] nodeIn_r_bits_data_lo_lo = {rdata_1, rdata_0};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0] nodeIn_r_bits_data_lo_hi = {rdata_3, rdata_2};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0] nodeIn_r_bits_data_lo =
    {nodeIn_r_bits_data_lo_hi, nodeIn_r_bits_data_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0] nodeIn_r_bits_data_hi_lo = {rdata_5, rdata_4};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0] nodeIn_r_bits_data_hi_hi = {rdata_7, rdata_6};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0] nodeIn_r_bits_data_hi =
    {nodeIn_r_bits_data_hi_hi, nodeIn_r_bits_data_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  assign nodeIn_r_bits_data = {nodeIn_r_bits_data_hi, nodeIn_r_bits_data_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/diplomacy/Nodes.scala:1214:17
  always @(posedge clock) begin
    if (reset) begin
      w_full <= 1'h0;	// src/main/scala/amba/axi4/SRAM.scala:70:25
      r_full <= 1'h0;	// src/main/scala/amba/axi4/SRAM.scala:99:25
    end
    else begin
      w_full <= _GEN | ~(nodeIn_b_ready & nodeIn_b_valid) & w_full;	// src/main/scala/amba/axi4/SRAM.scala:70:25, :76:{23,32}, :77:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
      r_full <= ren | ~(nodeIn_r_ready & nodeIn_r_valid) & r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25, :103:{23,32}, :104:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
    end
    if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      w_id <= nodeIn_aw_bits_id;	// src/main/scala/amba/axi4/SRAM.scala:71:21, src/main/scala/diplomacy/Nodes.scala:1214:17
      w_echo_real_last <= nodeIn_aw_bits_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:72:21, src/main/scala/diplomacy/Nodes.scala:1214:17
    end
    r_sel1 <= r_sel0;	// src/main/scala/amba/axi4/SRAM.scala:73:25, src/main/scala/diplomacy/Parameters.scala:137:59
    w_sel1 <= w_sel0;	// src/main/scala/amba/axi4/SRAM.scala:74:25, src/main/scala/diplomacy/Parameters.scala:137:59
    if (ren) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      r_id <= nodeIn_ar_bits_id;	// src/main/scala/amba/axi4/SRAM.scala:100:21, src/main/scala/diplomacy/Nodes.scala:1214:17
      r_echo_real_last <= nodeIn_ar_bits_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:101:21, src/main/scala/diplomacy/Nodes.scala:1214:17
    end
    rdata_REG <= ren;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/package.scala:92:91
    if (rdata_REG) begin	// src/main/scala/util/package.scala:92:91
      rdata_r_0 <= _mem_ext_R0_data[7:0];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_1 <= _mem_ext_R0_data[15:8];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_2 <= _mem_ext_R0_data[23:16];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_3 <= _mem_ext_R0_data[31:24];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_4 <= _mem_ext_R0_data[39:32];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_5 <= _mem_ext_R0_data[47:40];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_6 <= _mem_ext_R0_data[55:48];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_7 <= _mem_ext_R0_data[63:56];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:2];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        w_full = _RANDOM[2'h0][0];	// src/main/scala/amba/axi4/SRAM.scala:70:25
        w_id = _RANDOM[2'h0][4:1];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :71:21
        w_echo_real_last = _RANDOM[2'h0][5];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :72:21
        r_sel1 = _RANDOM[2'h0][6];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :73:25
        w_sel1 = _RANDOM[2'h0][7];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :74:25
        r_full = _RANDOM[2'h0][8];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :99:25
        r_id = _RANDOM[2'h0][12:9];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :100:21
        r_echo_real_last = _RANDOM[2'h0][13];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :101:21
        rdata_REG = _RANDOM[2'h0][14];	// src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/util/package.scala:92:91
        rdata_r_0 = _RANDOM[2'h0][22:15];	// src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/util/package.scala:80:63
        rdata_r_1 = _RANDOM[2'h0][30:23];	// src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/util/package.scala:80:63
        rdata_r_2 = {_RANDOM[2'h0][31], _RANDOM[2'h1][6:0]};	// src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/util/package.scala:80:63
        rdata_r_3 = _RANDOM[2'h1][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_4 = _RANDOM[2'h1][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_5 = _RANDOM[2'h1][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_6 = {_RANDOM[2'h1][31], _RANDOM[2'h2][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_7 = _RANDOM[2'h2][14:7];	// src/main/scala/util/package.scala:80:63
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_268435456x64 mem_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .R0_addr (r_addr),	// src/main/scala/amba/axi4/SRAM.scala:65:21
    .R0_en   (ren),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (w_addr),	// src/main/scala/amba/axi4/SRAM.scala:66:21
    .W0_en   (_GEN & w_sel0),	// src/main/scala/amba/axi4/SRAM.scala:86:22, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:137:59
    .W0_clk  (clock),
    .W0_data ({wdata_7, wdata_6, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_0}),	// src/main/scala/amba/axi4/SRAM.scala:85:45, src/main/scala/util/DescribedSRAM.scala:17:26
    .W0_mask (nodeIn_w_bits_strb)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  assign auto_in_aw_ready = auto_in_aw_ready_0;
  assign auto_in_w_ready = auto_in_w_ready_0;
  assign auto_in_b_valid = auto_in_b_valid_0;
  assign auto_in_b_bits_id = auto_in_b_bits_id_0;
  assign auto_in_b_bits_resp = auto_in_b_bits_resp_0;
  assign auto_in_b_bits_echo_real_last = auto_in_b_bits_echo_real_last_0;
  assign auto_in_ar_ready = auto_in_ar_ready_0;
  assign auto_in_r_valid = auto_in_r_valid_0;
  assign auto_in_r_bits_id = auto_in_r_bits_id_0;
  assign auto_in_r_bits_data = auto_in_r_bits_data_0;
  assign auto_in_r_bits_resp = auto_in_r_bits_resp_0;
  assign auto_in_r_bits_echo_real_last = auto_in_r_bits_echo_real_last_0;
endmodule

