
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 457.688 ; gain = 103.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE_Block_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:74]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb_MulnS_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb_MulnS_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE_Block_s' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeRepl1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 26'b00000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 26'b00000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 26'b00000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 26'b00000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 26'b00000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 26'b00000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 26'b00000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 26'b00000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 26'b00000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 26'b00000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 26'b00000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 26'b00000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 26'b00000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 26'b00000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 26'b00000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 26'b00000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 26'b00000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 26'b00000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 26'b00000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 26'b00000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 26'b00000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 26'b00001000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 26'b00010000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 26'b00100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 26'b01000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 26'b10000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:75]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:339]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeRedEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRedEe.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeRedEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRedEe.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRedEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_Block_codeRedEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRedEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeRedEe_ram' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRedEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeRedEe' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRedEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeReeOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeReeOg.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeReeOg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeReeOg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeReeOg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_Block_codeReeOg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeReeOg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeReeOg_ram' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeReeOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeReeOg' (10#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeReeOg.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1457]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1841]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeRepl1_1' (11#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (12#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeRepl1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:74]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:437]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeRefYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRefYi.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4608 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeRefYi_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRefYi.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4608 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRefYi.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_Block_codeRefYi_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRefYi.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeRefYi_ram' (13#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRefYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeRefYi' (14#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRefYi.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeReg8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeReg8j.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeReg8j_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeReg8j.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeReg8j.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_Block_codeReg8j_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeReg8j.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeReg8j_ram' (15#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeReg8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeReg8j' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeReg8j.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdhbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_ama_addmuladdhbi.v:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdhbi_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_ama_addmuladdhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdhbi_DSP48_1' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_ama_addmuladdhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdhbi' (18#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_ama_addmuladdhbi.v:54]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:1955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2197]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2199]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2213]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2231]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2235]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2245]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2255]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2265]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2277]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2337]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2349]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2397]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2425]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeRepl1' (19#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (20#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_Block_codeRepl1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:74]
INFO: [Synth 8-6157] synthesizing module 'Pool_Block_codeReibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeReibs.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_Block_codeReibs_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeReibs.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeReibs.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_Block_codeReibs_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeReibs.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_Block_codeReibs_ram' (21#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeReibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_Block_codeReibs' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeReibs.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:1190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:1210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:1212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:1224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:1228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:1230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:1236]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:1294]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:1296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:1306]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:1350]
INFO: [Synth 8-6155] done synthesizing module 'Pool_Block_codeRepl1' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeRepl173' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:73]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:596]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeRepljbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepljbC.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12288 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeRepljbC_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepljbC.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 12288 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepljbC.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_Block_codeRepljbC_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepljbC.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeRepljbC_ram' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepljbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeRepljbC' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepljbC.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplvdy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplvdy.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplvdy_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplvdy.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplvdy.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_Block_codeReplvdy_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplvdy.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplvdy_ram' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplvdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplvdy' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplvdy.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_8nsHfu' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_8nsHfu_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:70]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_8nsHfu_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_8nsHfu_div_u' (29#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_8nsHfu_div' (30#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_8nsHfu' (31#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_1232_16_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mux_1232_16_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_1232_16_1_1' (32#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mux_1232_16_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14ns_IfE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_14ns_IfE.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14ns_IfE_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_14ns_IfE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14ns_IfE_DSP48_2' (33#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_14ns_IfE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14ns_IfE' (34#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_14ns_IfE.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_JfO' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_11ns_JfO.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_JfO_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_11ns_JfO.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_JfO_DSP48_3' (35#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_11ns_JfO.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_JfO' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_11ns_JfO.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:3287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:3575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:3583]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:3589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:3593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:3645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:3661]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2121]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex7_reg_1782_pp2_iter20_reg_reg' and it is trimmed from '11' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2092]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeRepl173' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:10]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeRepl152' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:73]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:505]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplKfY' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplKfY.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 240 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplKfY_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplKfY.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 240 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplKfY.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_Block_codeReplKfY_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplKfY.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplKfY_ram' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplKfY.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplKfY' (40#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplKfY.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplLf8' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplLf8.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 260 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplLf8_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplLf8.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 260 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplLf8.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_Block_codeReplLf8_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplLf8.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplLf8_ram' (41#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplLf8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplLf8' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplLf8.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplPgM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplPgM.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplPgM_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplPgM.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplPgM.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_Block_codeReplPgM_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplPgM.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplPgM_ram' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplPgM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplPgM' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplPgM.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplQgW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplQgW.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplQgW_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplQgW.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 26 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplQgW.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_Block_codeReplQgW_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplQgW.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplQgW_ram' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplQgW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplQgW' (46#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeReplQgW.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_UhA' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_UhA_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:70]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_UhA_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:10]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter cal_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_UhA_div_u' (47#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_UhA_div' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_UhA' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_VhK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_VhK_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_VhK_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_VhK_div_u' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_VhK_div' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_VhK' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_WhU' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_10ns_WhU.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_WhU_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_10ns_WhU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_WhU_DSP48_4' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_10ns_WhU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_WhU' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_10ns_WhU.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nXh4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mac_muladd_4nXh4.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nXh4_DSP48_5' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mac_muladd_4nXh4.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nXh4_DSP48_5' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mac_muladd_4nXh4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nXh4' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mac_muladd_4nXh4.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:2581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:2855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:2863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:2869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:2873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:2917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:2929]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex3_reg_1342_pp2_iter17_reg_reg' and it is trimmed from '7' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1804]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex3_reg_1342_pp2_iter16_reg_reg' and it is trimmed from '7' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1803]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeRepl152' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:10]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER_Block' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_MASTER_Block.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_MASTER_Block.v:76]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER_Block' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_MASTER_Block.v:10]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/fifo_w16_d1000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1000_A' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/fifo_w16_d1000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d5000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/fifo_w16_d5000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d5000_A' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/fifo_w16_d5000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/fifo_w16_d2000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2000_A' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/fifo_w16_d2000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d500_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/fifo_w16_d500_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d500_A' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/fifo_w16_d500_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_Yie' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_Conv_1_Yie.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_Yie_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_Conv_1_Yie.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_Yie_shiftReg' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_Conv_1_Yie.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_Yie' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_Conv_1_Yie.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16Zio' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_Conv_16Zio.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16Zio_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_Conv_16Zio.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16Zio_shiftReg' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_Conv_16Zio.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16Zio' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_Conv_16Zio.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_320iy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_Pool_320iy.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_320iy_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_Pool_320iy.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_320iy_shiftReg' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_Pool_320iy.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_320iy' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_Pool_320iy.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_11521iI' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_FC_11521iI.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_11521iI_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_FC_11521iI.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_11521iI_shiftReg' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_FC_11521iI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_11521iI' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_FC_11521iI.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_2iS' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_FC_128_2iS.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_2iS_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_FC_128_2iS.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_2iS_shiftReg' (73#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_FC_128_2iS.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_2iS' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_FC_128_2iS.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA3i2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_AXI_DMA3i2.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA3i2_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_AXI_DMA3i2.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA3i2_shiftReg' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_AXI_DMA3i2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA3i2' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/start_for_AXI_DMA3i2.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_mul_mul_16s_1cud_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_32s_32s_3bkb has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mac_muladd_4nXh4_DSP48_5 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_10ns_WhU_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_urem_8ns_6ns_VhK_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_7ns_6ns_UhA_div_u has unconnected port reset
WARNING: [Synth 8-3331] design FC_Block_codeReplQgW has unconnected port reset
WARNING: [Synth 8-3331] design FC_Block_codeReplPgM has unconnected port reset
WARNING: [Synth 8-3331] design FC_Block_codeReplLf8 has unconnected port reset
WARNING: [Synth 8-3331] design FC_Block_codeReplKfY has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mul_mul_11ns_JfO_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_14ns_IfE_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_urem_11ns_8nsHfu_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[31]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[30]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[29]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[28]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[27]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[26]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[25]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[24]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[23]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[22]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[21]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[20]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[19]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[18]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[17]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[16]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[15]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[14]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[13]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[12]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[11]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[10]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[9]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[8]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[7]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[6]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[5]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[4]
WARNING: [Synth 8-3331] design FC_Block_codeReplvdy has unconnected port reset
WARNING: [Synth 8-3331] design FC_Block_codeRepljbC has unconnected port reset
WARNING: [Synth 8-3331] design Pool_Block_codeReibs has unconnected port reset
WARNING: [Synth 8-3331] design cnn_ama_addmuladdhbi_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design Conv_Block_codeReg8j has unconnected port reset
WARNING: [Synth 8-3331] design Conv_Block_codeRefYi has unconnected port reset
WARNING: [Synth 8-3331] design Conv_Block_codeReeOg has unconnected port reset
WARNING: [Synth 8-3331] design Conv_Block_codeRedEe has unconnected port reset
WARNING: [Synth 8-3331] design AXI_DMA_SLAVE_Block_s has unconnected port stream_in_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 583.504 ; gain = 228.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 583.504 ; gain = 228.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 583.504 ; gain = 228.969
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.475 . Memory (MB): peak = 961.820 ; gain = 6.625
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 961.820 ; gain = 607.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 961.820 ; gain = 607.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 961.820 ; gain = 607.285
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_86_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1815]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_79_reg_1292_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1026]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_81_reg_1297_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1027]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_1281_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1018]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_68_reg_1199_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1012]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_reg_1186_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1006]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_60_reg_1429_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1000]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_88_reg_1424_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1035]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_82_reg_1419_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1_1.v:1034]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_506_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_409_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_48_fu_415_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_464_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten5_fu_638_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_891_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_909_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond8_fu_656_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond7_fu_549_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_543_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_ama_addmuladdhbi.v:39]
WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:2425]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_111_reg_1709_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:1412]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_98_reg_1571_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:1478]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_112_reg_1714_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:1418]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_125_reg_1699_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:1440]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_124_reg_1694_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:1439]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_91_reg_1870_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:1466]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_118_reg_1865_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:1426]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_117_reg_1860_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:1425]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_520_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_526_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_696_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_1138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_790_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten11_fu_802_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_708_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten4_fu_1195_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_857_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_732_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i2_mid2_reg_1550_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Conv_Block_codeRepl1.v:1318]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_937_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:719]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_26_reg_1005_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:651]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_1034_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:701]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_25_reg_1000_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/Pool_Block_codeRepl1.v:650]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_492_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_698_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_570_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_314_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_14ns_IfE.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_14ns_IfE.v:20]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_11ns_JfO.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_11ns_JfO.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:3661]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_1788_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2237]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul2_reg_1756_reg' and it is trimmed from '30' to '29' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2145]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_reg_2116_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2213]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_37_reg_1721_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2219]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1029_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_25_fu_1035_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1084_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1148_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1476_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_1204_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_10ns_WhU.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_10ns_WhU.v:20]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mac_muladd_4nXh4.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mac_muladd_4nXh4.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mac_muladd_4nXh4.v:32]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1655]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1662]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter3_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1669]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter4_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1676]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter5_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1683]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter6_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1690]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter7_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter7_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1697]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter8_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter8_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1704]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter9_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter9_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1711]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter10_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter10_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1585]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter11_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter11_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1592]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter12_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter12_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1599]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter13_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter13_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1606]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter14_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter14_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1613]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter15_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter15_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1620]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter16_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter16_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1627]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter17_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter17_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1634]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter18_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter18_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1641]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter19_B_V_3_load_phi_reg_583_reg[15:0]' into 'ap_phi_reg_pp2_iter19_A_V_3_load_phi_reg_568_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1648]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter10_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1585]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter11_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1592]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter12_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1599]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter13_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1606]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter14_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1613]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter15_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1620]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter16_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1627]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter17_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1634]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter18_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1641]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter19_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1648]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1655]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1662]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1669]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1676]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1683]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1690]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter7_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1697]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter8_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1704]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter9_B_V_3_load_phi_reg_583_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1711]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:2929]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul5_reg_1322_reg' and it is trimmed from '22' to '20' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1860]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_52_reg_1287_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1933]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_645_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_651_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_700_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_763_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_801_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1038_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond6_fu_819_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_1508_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1939]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_1333_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:1951]
INFO: [Synth 8-5546] ROM "tmp_s_fu_645_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_651_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_700_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_763_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_801_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1038_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond6_fu_819_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_98_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/fifo_w16_d1000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/fifo_w16_d5000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/fifo_w16_d2000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/fifo_w16_d500_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 961.820 ; gain = 607.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 8     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
	   4 Input     14 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 22    
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 14    
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 10    
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 11    
	   3 Input      8 Bit       Adders := 9     
	   4 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 22    
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               32 Bit    Registers := 82    
	               29 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 183   
	               15 Bit    Registers := 15    
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 6     
	               11 Bit    Registers := 68    
	               10 Bit    Registers := 31    
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 85    
	                7 Bit    Registers := 44    
	                6 Bit    Registers := 50    
	                5 Bit    Registers := 51    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 393   
+---Multipliers : 
	                32x32  Multipliers := 9     
+---RAMs : 
	             192K Bit         RAMs := 12    
	              78K Bit         RAMs := 2     
	              72K Bit         RAMs := 1     
	              31K Bit         RAMs := 1     
	              15K Bit         RAMs := 2     
	               7K Bit         RAMs := 1     
	               4K Bit         RAMs := 4     
	               3K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	  28 Input     27 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 3     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 3     
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 5     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 7     
	   3 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 40    
	   3 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 26    
	   2 Input      9 Bit        Muxes := 8     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 27    
	   2 Input      2 Bit        Muxes := 25    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 201   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_mul_32s_32s_3bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module AXI_DMA_SLAVE_Block_s 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 13    
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Conv_Block_codeRedEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_Block_codeReeOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Conv_Block_codeRepl1_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 37    
+---Muxes : 
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module Conv_1_28_16_3_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Conv_Block_codeRefYi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module Conv_Block_codeReg8j_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Conv_Block_codeRepl1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   4 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 5     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 65    
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 30    
Module Conv_16_26_32_3_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Pool_Block_codeReibs_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Pool_Block_codeRepl1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 5     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 21    
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module Pool_32_24_4_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FC_Block_codeRepljbC_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_Block_codeReplvdy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_urem_11ns_8nsHfu_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_8nsHfu_div 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module cnn_mux_1232_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 11    
Module cnn_mul_mul_14ns_IfE_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module cnn_mul_mul_11ns_JfO_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module FC_Block_codeRepl173 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 33    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 21    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 100   
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module FC_1152_128_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FC_Block_codeReplKfY_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module FC_Block_codeReplLf8_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module FC_Block_codeReplPgM_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_Block_codeReplQgW_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_urem_7ns_6ns_UhA_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 7     
+---Registers : 
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 13    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
Module cnn_urem_7ns_6ns_UhA_div 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_8ns_6ns_VhK_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
Module cnn_urem_8ns_6ns_VhK_div 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mul_mul_10ns_WhU_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module cnn_mac_muladd_4nXh4_DSP48_5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FC_Block_codeRepl152 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 33    
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 16    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 86    
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module FC_128_10_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module AXI_DMA_MASTER_Block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w16_d1000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d5000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              78K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d500_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Conv_1_Yie_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_1_Yie 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_16Zio_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_16Zio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Pool_320iy_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Pool_320iy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_11521iI_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_11521iI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_128_2iS_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_128_2iS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AXI_DMA3i2_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMA3i2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_1204_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1029_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1148_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1084_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_25_fu_1035_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1476_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_32_reg_1327_reg[6:0]' into 'tmp_32_reg_1327_reg[6:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:787]
INFO: [Synth 8-4471] merging register 'j_mid2_reg_1489_reg[7:0]' into 'j_mid2_reg_1489_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:802]
WARNING: [Synth 8-6014] Unused sequential element tmp_32_reg_1327_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:787]
WARNING: [Synth 8-6014] Unused sequential element j_mid2_reg_1489_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl152.v:802]
INFO: [Synth 8-5544] ROM "exitcond_fu_763_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_819_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_645_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_700_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_651_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_801_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1038_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5544] ROM "AXI_DMA_SLAVE_Block_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_DMA_SLAVE_Block_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "AXI_DMA_SLAVE_Block_U0/tmp_s_fu_86_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:25]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:25]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:25]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:25]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/b_reg0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/a_reg0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/b_reg0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/a_reg0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/tmp_data_V_4_reg_192_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:498]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/tmp_data_V_1_reg_176_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:268]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/tmp_data_V_2_reg_181_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:486]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:25]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/tmp2_reg_263_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp_data_V_4_reg_192_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp2_reg_263_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp2_reg_263_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp_data_V_4_reg_192_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp2_reg_263_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp2_reg_263_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp2_reg_263_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp2_reg_263_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp2_reg_263_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp2_reg_263_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/tmp1_reg_258_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp_data_V_1_reg_176_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp1_reg_258_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp1_reg_258_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp_data_V_3_reg_186_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp1_reg_258_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp1_reg_258_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp1_reg_258_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp1_reg_258_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp1_reg_258_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp1_reg_258_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/tmp4_reg_239_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp_data_V_5_reg_197_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp4_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp4_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp_data_V_3_reg_186_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp4_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp4_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp4_reg_239_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp4_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp4_reg_239_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp4_reg_239_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/tmp3_reg_234_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp_data_V_2_reg_181_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp3_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp3_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp_data_V_2_reg_181_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp3_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp3_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp3_reg_234_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp3_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp3_reg_234_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_Block_U0/tmp3_reg_234_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-4471] merging register 'Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5544] ROM "Conv_Block_codeRepl1_1_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_1_U0/tmp_s_fu_409_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_1_U0/exitcond_flatten2_fu_891_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_1_U0/exitcond_flatten4_fu_531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_1_U0/tmp_48_fu_415_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_1_U0/exitcond_flatten3_fu_543_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP Conv_Block_codeRepl1_1_U0/tmp2_reg_1151_reg, operation Mode is: (A''*B'')'.
DSP Report: register Conv_Block_codeRepl1_1_U0/tmp_V_67_reg_1117_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp2_reg_1151_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U17/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp2_reg_1151_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/tmp_V_63_reg_1112_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp2_reg_1151_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U17/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp2_reg_1151_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/tmp2_reg_1151_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp2_reg_1151_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U17/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp2_reg_1151_reg.
DSP Report: operator Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U17/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp2_reg_1151_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_1_U0/tmp1_reg_1146_reg, operation Mode is: (A''*B'')'.
DSP Report: register Conv_Block_codeRepl1_1_U0/tmp_V_61_reg_1107_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp1_reg_1146_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp1_reg_1146_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/tmp_V_61_reg_1107_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp1_reg_1146_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp1_reg_1146_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/tmp1_reg_1146_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp1_reg_1146_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp1_reg_1146_reg.
DSP Report: operator Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP Conv_Block_codeRepl1_1_U0/tmp1_reg_1146_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Conv_Block_codeRepl1_1_U0/cnn_mul_32s_32s_3bkb_U15/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1332_reg, operation Mode is: (A''*B'')'.
DSP Report: register Conv_Block_codeRepl1_1_U0/A_V_load_reg_1312_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1332_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1332_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/B_V_load_reg_1317_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1332_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1332_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/r_V_4_reg_1332_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1332_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1332_reg.
DSP Report: operator Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1332_reg.
INFO: [Synth 8-4471] merging register 'Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U26/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U26/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U29/cnn_ama_addmuladdhbi_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_ama_addmuladdhbi.v:39]
INFO: [Synth 8-5544] ROM "Conv_Block_codeRepl1_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/tmp_s_fu_520_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten7_fu_1138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten6_fu_696_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten9_fu_575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/tmp_55_fu_526_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten10_fu_790_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten8_fu_708_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten5_fu_587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP Conv_Block_codeRepl1_U0/tmp2_reg_1494_reg, operation Mode is: (A''*B'')'.
DSP Report: register Conv_Block_codeRepl1_U0/tmp_V_85_reg_1460_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp2_reg_1494_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U27/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp2_reg_1494_reg.
DSP Report: register Conv_Block_codeRepl1_U0/tmp_V_81_reg_1455_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp2_reg_1494_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U27/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp2_reg_1494_reg.
DSP Report: register Conv_Block_codeRepl1_U0/tmp2_reg_1494_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp2_reg_1494_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U27/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp2_reg_1494_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U27/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP Conv_Block_codeRepl1_U0/tmp2_reg_1494_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_U0/tmp1_reg_1489_reg, operation Mode is: (A''*B'')'.
DSP Report: register Conv_Block_codeRepl1_U0/tmp_V_79_reg_1450_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp1_reg_1489_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U26/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp1_reg_1489_reg.
DSP Report: register Conv_Block_codeRepl1_U0/tmp_V_79_reg_1450_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp1_reg_1489_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U26/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp1_reg_1489_reg.
DSP Report: register Conv_Block_codeRepl1_U0/tmp1_reg_1489_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp1_reg_1489_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U26/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp1_reg_1489_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U26/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP Conv_Block_codeRepl1_U0/tmp1_reg_1489_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Conv_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U25/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_U0/tmp_111_reg_1709_reg, operation Mode is: (C'+((D'+A2)*(B:0x1a)')')'.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_111_reg_1709_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U29/cnn_ama_addmuladdhbi_DSP48_1_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_111_reg_1709_reg.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_111_reg_1709_reg.
DSP Report: register C is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_111_reg_1709_reg.
DSP Report: register Conv_Block_codeRepl1_U0/tmp_111_reg_1709_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_111_reg_1709_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U29/cnn_ama_addmuladdhbi_DSP48_1_U/m_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_111_reg_1709_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U29/cnn_ama_addmuladdhbi_DSP48_1_U/ad_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_111_reg_1709_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U29/cnn_ama_addmuladdhbi_DSP48_1_U/p is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_111_reg_1709_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U29/cnn_ama_addmuladdhbi_DSP48_1_U/m is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_111_reg_1709_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U29/cnn_ama_addmuladdhbi_DSP48_1_U/ad is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_111_reg_1709_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_U0/tmp_98_reg_1571_reg, operation Mode is: (C'+((D+A'')*(B:0x1a)')')'.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U28/cnn_ama_addmuladdhbi_DSP48_1_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_98_reg_1571_reg.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_98_reg_1571_reg.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_98_reg_1571_reg.
DSP Report: register C is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_98_reg_1571_reg.
DSP Report: register Conv_Block_codeRepl1_U0/tmp_98_reg_1571_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_98_reg_1571_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U28/cnn_ama_addmuladdhbi_DSP48_1_U/m_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_98_reg_1571_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U28/cnn_ama_addmuladdhbi_DSP48_1_U/ad_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_98_reg_1571_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U28/cnn_ama_addmuladdhbi_DSP48_1_U/p is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_98_reg_1571_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U28/cnn_ama_addmuladdhbi_DSP48_1_U/m is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_98_reg_1571_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U28/cnn_ama_addmuladdhbi_DSP48_1_U/ad is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_98_reg_1571_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_U0/r_V_reg_1749_reg, operation Mode is: (A''*B'')'.
DSP Report: register Conv_Block_codeRepl1_U0/A_V_3_load_reg_1729_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_reg_1749_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U30/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_reg_1749_reg.
DSP Report: register Conv_Block_codeRepl1_U0/B_V_1_load_reg_1734_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_reg_1749_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U30/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_reg_1749_reg.
DSP Report: register Conv_Block_codeRepl1_U0/r_V_reg_1749_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_reg_1749_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U30/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_reg_1749_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U30/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_reg_1749_reg.
INFO: [Synth 8-4471] merging register 'Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U39/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U39/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5544] ROM "Pool_Block_codeRepl1_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pool_Block_codeRepl1_U0/tmp_s_fu_314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pool_Block_codeRepl1_U0/exitcond_flatten1_fu_492_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pool_Block_codeRepl1_U0/exitcond_flatten_fu_365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pool_Block_codeRepl1_U0/exitcond_flatten2_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP Pool_Block_codeRepl1_U0/tmp2_reg_883_reg, operation Mode is: (A''*B'')'.
DSP Report: register Pool_Block_codeRepl1_U0/tmp_V_10_reg_857_reg is absorbed into DSP Pool_Block_codeRepl1_U0/tmp2_reg_883_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U40/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Pool_Block_codeRepl1_U0/tmp2_reg_883_reg.
DSP Report: register Pool_Block_codeRepl1_U0/tmp_V_6_reg_852_reg is absorbed into DSP Pool_Block_codeRepl1_U0/tmp2_reg_883_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U40/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP Pool_Block_codeRepl1_U0/tmp2_reg_883_reg.
DSP Report: register Pool_Block_codeRepl1_U0/tmp2_reg_883_reg is absorbed into DSP Pool_Block_codeRepl1_U0/tmp2_reg_883_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U40/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP Pool_Block_codeRepl1_U0/tmp2_reg_883_reg.
DSP Report: operator Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U40/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP Pool_Block_codeRepl1_U0/tmp2_reg_883_reg.
DSP Report: Generating DSP Pool_Block_codeRepl1_U0/tmp1_reg_878_reg, operation Mode is: (A''*B'')'.
DSP Report: register Pool_Block_codeRepl1_U0/reg_309_reg is absorbed into DSP Pool_Block_codeRepl1_U0/tmp1_reg_878_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U39/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Pool_Block_codeRepl1_U0/tmp1_reg_878_reg.
DSP Report: register Pool_Block_codeRepl1_U0/reg_309_reg is absorbed into DSP Pool_Block_codeRepl1_U0/tmp1_reg_878_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U39/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Pool_Block_codeRepl1_U0/tmp1_reg_878_reg.
DSP Report: register Pool_Block_codeRepl1_U0/tmp1_reg_878_reg is absorbed into DSP Pool_Block_codeRepl1_U0/tmp1_reg_878_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U39/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP Pool_Block_codeRepl1_U0/tmp1_reg_878_reg.
DSP Report: operator Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_1cud_U39/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP Pool_Block_codeRepl1_U0/tmp1_reg_878_reg.
DSP Report: Generating DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_Block_codeRepl1_U0/cnn_mul_32s_32s_3bkb_U38/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-4471] merging register 'FC_Block_codeRepl173_U0/cnn_mul_mul_11ns_JfO_U54/cnn_mul_mul_11ns_JfO_DSP48_3_U/a_reg_reg[10:0]' into 'FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/dividend0_reg[10:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_11ns_JfO.v:19]
INFO: [Synth 8-4471] merging register 'FC_Block_codeRepl173_U0/cnn_mul_mul_11ns_JfO_U56/cnn_mul_mul_11ns_JfO_DSP48_3_U/a_reg_reg[10:0]' into 'FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/dividend0_reg[10:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_11ns_JfO.v:19]
INFO: [Synth 8-4471] merging register 'FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U51/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U51/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter22_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2106]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter21_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2105]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter20_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2104]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter19_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2103]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter18_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2102]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter17_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2101]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter16_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2100]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter15_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2099]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter14_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2098]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter13_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2097]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter12_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2096]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter11_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2095]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter10_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2094]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter9_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2094]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/tmp_52_reg_1777_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/FC_Block_codeRepl173.v:2255]
WARNING: [Synth 8-3936] Found unconnected internal register 'FC_Block_codeRepl173_U0/cnn_mul_mul_14ns_IfE_U53/cnn_mul_mul_14ns_IfE_DSP48_2_U/p_reg_reg' and it is trimmed from '30' to '29' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_14ns_IfE.v:21]
INFO: [Synth 8-5544] ROM "FC_Block_codeRepl173_U0/data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "FC_Block_codeRepl173_U0/tmp_s_fu_1029_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FC_Block_codeRepl173_U0/exitcond_flatten_fu_1458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FC_Block_codeRepl173_U0/exitcond_fu_1148_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FC_Block_codeRepl173_U0/exitcond1_fu_1084_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FC_Block_codeRepl173_U0/tmp_25_fu_1035_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FC_Block_codeRepl173_U0/exitcond_flatten8_fu_1186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FC_Block_codeRepl173_U0/exitcond3_fu_1476_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP FC_Block_codeRepl173_U0/mul2_reg_1756_reg, operation Mode is: ((A:0x5556)'*B2)'.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_14ns_IfE_U53/cnn_mul_mul_14ns_IfE_DSP48_2_U/a_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul2_reg_1756_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_14ns_IfE_U53/cnn_mul_mul_14ns_IfE_DSP48_2_U/b_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul2_reg_1756_reg.
DSP Report: register FC_Block_codeRepl173_U0/mul2_reg_1756_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul2_reg_1756_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_14ns_IfE_U53/cnn_mul_mul_14ns_IfE_DSP48_2_U/p_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul2_reg_1756_reg.
DSP Report: operator FC_Block_codeRepl173_U0/cnn_mul_mul_14ns_IfE_U53/cnn_mul_mul_14ns_IfE_DSP48_2_U/p_reg0 is absorbed into DSP FC_Block_codeRepl173_U0/mul2_reg_1756_reg.
DSP Report: Generating DSP FC_Block_codeRepl173_U0/tmp2_reg_1661_reg, operation Mode is: (A''*B'')'.
DSP Report: register FC_Block_codeRepl173_U0/tmp_V_27_reg_1627_reg is absorbed into DSP FC_Block_codeRepl173_U0/tmp2_reg_1661_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U52/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/tmp2_reg_1661_reg.
DSP Report: register FC_Block_codeRepl173_U0/tmp_V_23_reg_1622_reg is absorbed into DSP FC_Block_codeRepl173_U0/tmp2_reg_1661_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U52/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/tmp2_reg_1661_reg.
DSP Report: register FC_Block_codeRepl173_U0/tmp2_reg_1661_reg is absorbed into DSP FC_Block_codeRepl173_U0/tmp2_reg_1661_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U52/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/tmp2_reg_1661_reg.
DSP Report: operator FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U52/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP FC_Block_codeRepl173_U0/tmp2_reg_1661_reg.
DSP Report: Generating DSP FC_Block_codeRepl173_U0/tmp1_reg_1656_reg, operation Mode is: (A''*B'')'.
DSP Report: register FC_Block_codeRepl173_U0/tmp_V_21_reg_1617_reg is absorbed into DSP FC_Block_codeRepl173_U0/tmp1_reg_1656_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U51/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/tmp1_reg_1656_reg.
DSP Report: register FC_Block_codeRepl173_U0/tmp_V_21_reg_1617_reg is absorbed into DSP FC_Block_codeRepl173_U0/tmp1_reg_1656_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U51/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/tmp1_reg_1656_reg.
DSP Report: register FC_Block_codeRepl173_U0/tmp1_reg_1656_reg is absorbed into DSP FC_Block_codeRepl173_U0/tmp1_reg_1656_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U51/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/tmp1_reg_1656_reg.
DSP Report: operator FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U51/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP FC_Block_codeRepl173_U0/tmp1_reg_1656_reg.
DSP Report: Generating DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP FC_Block_codeRepl173_U0/cnn_mul_32s_32s_3bkb_U46/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP FC_Block_codeRepl173_U0/mul3_reg_1772_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register FC_Block_codeRepl173_U0/tmp_42_reg_1761_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul3_reg_1772_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/dividend0_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul3_reg_1772_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_11ns_JfO_U54/cnn_mul_mul_11ns_JfO_DSP48_3_U/b_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul3_reg_1772_reg.
DSP Report: register FC_Block_codeRepl173_U0/mul3_reg_1772_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul3_reg_1772_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_11ns_JfO_U54/cnn_mul_mul_11ns_JfO_DSP48_3_U/p_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul3_reg_1772_reg.
DSP Report: operator FC_Block_codeRepl173_U0/cnn_mul_mul_11ns_JfO_U54/cnn_mul_mul_11ns_JfO_DSP48_3_U/p_reg0 is absorbed into DSP FC_Block_codeRepl173_U0/mul3_reg_1772_reg.
DSP Report: Generating DSP FC_Block_codeRepl173_U0/r_V_reg_2053_reg, operation Mode is: (A''*B'')'.
DSP Report: register FC_Block_codeRepl173_U0/tmp_24_reg_2038_reg is absorbed into DSP FC_Block_codeRepl173_U0/r_V_reg_2053_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U55/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/r_V_reg_2053_reg.
DSP Report: register FC_Block_codeRepl173_U0/tmp_23_reg_2033_reg is absorbed into DSP FC_Block_codeRepl173_U0/r_V_reg_2053_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U55/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/r_V_reg_2053_reg.
DSP Report: register FC_Block_codeRepl173_U0/r_V_reg_2053_reg is absorbed into DSP FC_Block_codeRepl173_U0/r_V_reg_2053_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U55/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/r_V_reg_2053_reg.
DSP Report: operator FC_Block_codeRepl173_U0/cnn_mul_mul_16s_1cud_U55/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP FC_Block_codeRepl173_U0/r_V_reg_2053_reg.
DSP Report: Generating DSP FC_Block_codeRepl173_U0/mul_reg_2102_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register FC_Block_codeRepl173_U0/j_mid2_reg_2079_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul_reg_2102_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/dividend0_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul_reg_2102_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_11ns_JfO_U56/cnn_mul_mul_11ns_JfO_DSP48_3_U/b_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul_reg_2102_reg.
DSP Report: register FC_Block_codeRepl173_U0/mul_reg_2102_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul_reg_2102_reg.
DSP Report: register FC_Block_codeRepl173_U0/cnn_mul_mul_11ns_JfO_U56/cnn_mul_mul_11ns_JfO_DSP48_3_U/p_reg_reg is absorbed into DSP FC_Block_codeRepl173_U0/mul_reg_2102_reg.
DSP Report: operator FC_Block_codeRepl173_U0/cnn_mul_mul_11ns_JfO_U56/cnn_mul_mul_11ns_JfO_DSP48_3_U/p_reg0 is absorbed into DSP FC_Block_codeRepl173_U0/mul_reg_2102_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U70/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U70/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_mac_muladd_4nXh4_U74/cnn_mac_muladd_4nXh4_DSP48_5_U/a_reg_reg' and it is trimmed from '25' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mac_muladd_4nXh4.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_mul_mul_10ns_WhU_U72/cnn_mul_mul_10ns_WhU_DSP48_4_U/p_reg_reg' and it is trimmed from '22' to '20' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_10ns_WhU.v:21]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_645_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_700_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1020_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_651_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_801_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1038_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP tmp2_reg_1222_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_47_reg_1188_reg is absorbed into DSP tmp2_reg_1222_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U71/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1222_reg.
DSP Report: register tmp_V_43_reg_1183_reg is absorbed into DSP tmp2_reg_1222_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U71/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1222_reg.
DSP Report: register tmp2_reg_1222_reg is absorbed into DSP tmp2_reg_1222_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U71/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1222_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U71/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1222_reg.
DSP Report: Generating DSP tmp1_reg_1217_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_41_reg_1178_reg is absorbed into DSP tmp1_reg_1217_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U70/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1217_reg.
DSP Report: register tmp_V_41_reg_1178_reg is absorbed into DSP tmp1_reg_1217_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U70/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1217_reg.
DSP Report: register tmp1_reg_1217_reg is absorbed into DSP tmp1_reg_1217_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U70/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_1217_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U70/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_1217_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U67/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP r_V_reg_1463_reg, operation Mode is: (A''*B'')'.
DSP Report: register ap_phi_reg_pp2_iter20_B_V_3_load_phi_reg_583_reg is absorbed into DSP r_V_reg_1463_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U73/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_reg_1463_reg.
DSP Report: register ap_phi_reg_pp2_iter20_A_V_3_load_phi_reg_568_reg is absorbed into DSP r_V_reg_1463_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U73/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_reg_1463_reg.
DSP Report: register r_V_reg_1463_reg is absorbed into DSP r_V_reg_1463_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U73/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_reg_1463_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U73/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_reg_1463_reg.
DSP Report: Generating DSP mul5_reg_1322_reg, operation Mode is: ((A:0x667)'*B'')'.
DSP Report: register B is absorbed into DSP mul5_reg_1322_reg.
DSP Report: register cnn_mul_mul_10ns_WhU_U72/cnn_mul_mul_10ns_WhU_DSP48_4_U/a_reg_reg is absorbed into DSP mul5_reg_1322_reg.
DSP Report: register cnn_mul_mul_10ns_WhU_U72/cnn_mul_mul_10ns_WhU_DSP48_4_U/b_reg_reg is absorbed into DSP mul5_reg_1322_reg.
DSP Report: register mul5_reg_1322_reg is absorbed into DSP mul5_reg_1322_reg.
DSP Report: register cnn_mul_mul_10ns_WhU_U72/cnn_mul_mul_10ns_WhU_DSP48_4_U/p_reg_reg is absorbed into DSP mul5_reg_1322_reg.
DSP Report: operator cnn_mul_mul_10ns_WhU_U72/cnn_mul_mul_10ns_WhU_DSP48_4_U/p_reg0 is absorbed into DSP mul5_reg_1322_reg.
DSP Report: Generating DSP tmp_48_reg_1527_reg, operation Mode is: (C'+(A''*(B:0x1a)')')'.
DSP Report: register cnn_mac_muladd_4nXh4_U74/cnn_mac_muladd_4nXh4_DSP48_5_U/b_reg_reg is absorbed into DSP tmp_48_reg_1527_reg.
DSP Report: register A is absorbed into DSP tmp_48_reg_1527_reg.
DSP Report: register A is absorbed into DSP tmp_48_reg_1527_reg.
DSP Report: register C is absorbed into DSP tmp_48_reg_1527_reg.
DSP Report: register tmp_48_reg_1527_reg is absorbed into DSP tmp_48_reg_1527_reg.
DSP Report: register cnn_mac_muladd_4nXh4_U74/cnn_mac_muladd_4nXh4_DSP48_5_U/m_reg_reg is absorbed into DSP tmp_48_reg_1527_reg.
DSP Report: operator cnn_mac_muladd_4nXh4_U74/cnn_mac_muladd_4nXh4_DSP48_5_U/p is absorbed into DSP tmp_48_reg_1527_reg.
DSP Report: operator cnn_mac_muladd_4nXh4_U74/cnn_mac_muladd_4nXh4_DSP48_5_U/m is absorbed into DSP tmp_48_reg_1527_reg.
INFO: [Synth 8-4471] merging register 'AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U92/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' into 'AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U91/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
INFO: [Synth 8-4471] merging register 'AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U90/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U89/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5546] ROM "AXI_DMA_MASTER_Block_U0/tmp_s_fu_98_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/25f2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/tmp3_reg_293_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_MASTER_Block_U0/tmp_V_109_reg_219_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp3_reg_293_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/reg_93_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp3_reg_293_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U92/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp3_reg_293_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U91/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp3_reg_293_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/tmp3_reg_293_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp3_reg_293_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U92/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp3_reg_293_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U92/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp3_reg_293_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/tmp2_reg_288_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_MASTER_Block_U0/tmp_V_109_reg_219_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp2_reg_288_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U91/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp2_reg_288_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/reg_88_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp2_reg_288_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U91/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp2_reg_288_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/tmp2_reg_288_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp2_reg_288_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U91/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp2_reg_288_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U91/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp2_reg_288_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U88/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/tmp6_reg_258_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_MASTER_Block_U0/reg_93_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp6_reg_258_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U90/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp6_reg_258_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/tmp_V_105_reg_207_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp6_reg_258_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U89/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp6_reg_258_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/tmp6_reg_258_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp6_reg_258_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U90/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp6_reg_258_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U90/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp6_reg_258_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/tmp5_reg_253_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_MASTER_Block_U0/tmp_V_106_reg_213_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp5_reg_253_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U89/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp5_reg_253_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/tmp_V_105_reg_207_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp5_reg_253_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U89/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp5_reg_253_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/tmp5_reg_253_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp5_reg_253_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U89/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp5_reg_253_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_1cud_U89/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_Block_U0/tmp5_reg_253_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_MASTER_Block_U0/cnn_mul_32s_32s_3bkb_U87/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3331] design cnn_urem_8ns_6ns_VhK has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_7ns_6ns_UhA has unconnected port reset
WARNING: [Synth 8-3331] design AXI_DMA_SLAVE has unconnected port stream_in_TLAST
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/tmp_62_tr_reg_1741_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/tmp_62_tr_reg_1741_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/tmp_62_tr_reg_1741_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/tmp_62_tr_reg_1741_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/tmp_62_tr_reg_1741_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/tmp_62_tr_reg_1741_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/tmp_62_tr_reg_1741_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][10]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][6]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][7]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_reg[8]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_reg[10]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_reg[9]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_reg[5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_reg[6]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[0]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/divisor0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter5_reg_reg[8]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter5_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter5_reg_reg[10]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter5_reg_reg[9]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter5_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter5_reg_reg[5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter5_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter5_reg_reg[6]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter5_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[1]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[2]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[3]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_reg[4]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_reg[5]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_reg[6]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\arrayNo1_reg_1513_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter6_reg_reg[8]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter6_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter6_reg_reg[10]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter6_reg_reg[9]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter6_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter6_reg_reg[5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter6_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter6_reg_reg[6]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter6_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_pp3_iter3_reg_reg[4]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_pp3_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_pp3_iter3_reg_reg[5]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_pp3_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_pp3_iter3_reg_reg[6]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_pp3_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo2_reg_1338_reg[6]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo2_reg_1338_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo2_reg_1338_reg[5]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo2_reg_1338_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo2_reg_1338_reg[4]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo2_reg_1338_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\arrayNo2_reg_1338_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].divisor_tmp_reg[6][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].divisor_tmp_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter7_reg_reg[8]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter7_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter7_reg_reg[10]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter7_reg_reg[9]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter7_reg_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\Conv_Block_codeRepl1_U0/tmp_104_cast_reg_1610_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\Conv_Block_codeRepl1_U0/tmp_104_cast_reg_1610_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\Conv_Block_codeRepl1_U0/tmp_94_reg_1566_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/tmp_37_reg_1721_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/tmp_37_reg_1721_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/tmp_37_reg_1721_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/tmp_37_reg_1721_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/tmp_37_reg_1721_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/\Conv_Block_codeRepl1_1_U0/tmp_63_reg_1186_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\tmp_52_reg_1287_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\tmp_52_reg_1287_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\tmp_52_reg_1287_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\Pool_Block_codeRepl1_U0/tmp_25_reg_1000_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\Pool_Block_codeRepl1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\Conv_Block_codeRepl1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_DMA_SLAVE_U0/\AXI_DMA_SLAVE_Block_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/\Conv_Block_codeRepl1_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_DMA_MASTER_U0/\AXI_DMA_MASTER_Block_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/divisor_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/divisor_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/divisor_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\arrayNo1_reg_1513_pp3_iter3_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\arrayNo2_reg_1338_pp2_iter7_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\arrayNo2_reg_1338_pp2_iter7_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\arrayNo2_reg_1338_pp2_iter7_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl152_U0 /\arrayNo2_reg_1338_pp2_iter7_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/FC_1152_128_U0/\FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/ap_done_reg_reg) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module AXI_DMA_SLAVE.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:13 . Memory (MB): peak = 973.441 ; gain = 618.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_Block_codeRedEe_ram: | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_Block_codeRefYi_ram: | ram_reg    | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeReplKfY_ram: | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d5000_A:         | mem_reg    | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w16_d5000_A:         | mem_reg    | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w16_d2000_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d500_A:          | mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+---------------------------------+
|Module Name                                 | RTL Object                                                            | Inference      | Size (Depth x Width) | Primitives                      | 
+--------------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+---------------------------------+
|inst/Conv_1_28_16_3_U0                      | Conv_Block_codeRepl1_1_U0/A_V_U/Conv_Block_codeReeOg_ram_U/ram_reg    | User Attribute | 1 K x 16             | RAM64X1D x 13  RAM64M x 65      | 
|inst/Conv_16_26_32_3_U0                     | Conv_Block_codeRepl1_U0/A_V_3_U/Conv_Block_codeReg8j_ram_U/ram_reg    | User Attribute | 16 K x 16            | RAM64X1D x 169  RAM64M x 845    | 
|inst/Pool_32_24_4_U0                        | Pool_Block_codeRepl1_U0/A_V_2_U/Pool_Block_codeReibs_ram_U/ram_reg    | User Attribute | 32 K x 16            | RAM64X1D x 288  RAM64M x 1440   | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_11_U/FC_Block_codeReplvdy_ram_U/ram_reg | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_10_U/FC_Block_codeReplvdy_ram_U/ram_reg | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_9_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_8_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_7_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_6_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_5_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_4_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_3_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_2_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_1_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_0_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/\FC_128_10_U0/FC_Block_codeRepl152_U0  | A_V_3_4_U/FC_Block_codeReplPgM_ram_U/ram_reg                          | User Attribute | 32 x 16              | RAM32M x 3                      | 
|inst/\FC_128_10_U0/FC_Block_codeRepl152_U0  | A_V_3_3_U/FC_Block_codeReplQgW_ram_U/ram_reg                          | User Attribute | 32 x 16              | RAM32M x 3                      | 
|inst/\FC_128_10_U0/FC_Block_codeRepl152_U0  | A_V_3_2_U/FC_Block_codeReplQgW_ram_U/ram_reg                          | User Attribute | 32 x 16              | RAM32M x 3                      | 
|inst/\FC_128_10_U0/FC_Block_codeRepl152_U0  | A_V_3_1_U/FC_Block_codeReplQgW_ram_U/ram_reg                          | User Attribute | 32 x 16              | RAM32M x 3                      | 
|inst/\FC_128_10_U0/FC_Block_codeRepl152_U0  | A_V_3_0_U/FC_Block_codeReplQgW_ram_U/ram_reg                          | User Attribute | 32 x 16              | RAM32M x 3                      | 
+--------------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+---------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AXI_DMA_SLAVE                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A2*B2)'                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_SLAVE                | (PCIN>>17)+(A2*B2)'        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (PCIN+(A''*B'')')'         | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A2*B2)'                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_SLAVE                | (PCIN>>17)+(A2*B2)'        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (PCIN+(A''*B'')')'         | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A2*B2)'                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_1_28_16_3_s             | (PCIN>>17)+(A2*B2)'        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (PCIN+(A''*B'')')'         | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (A2*B2)'                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_16_26_32_3_s            | (PCIN>>17)+(A2*B2)'        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (PCIN+(A''*B'')')'         | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (C'+((D'+A2)*(B:0x1a)')')' | 11     | 14     | 6      | 6      | 14     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|cnn_ama_addmuladdhbi_DSP48_1 | (C'+((D+A'')*(B:0x1a)')')' | 6      | 18     | 6      | 11     | 14     | 2    | 1    | 1    | 0    | 1     | 1    | 1    | 
|Conv_16_26_32_3_s            | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s               | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s               | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s               | (A2*B2)'                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Pool_32_24_4_s               | (PCIN>>17)+(A2*B2)'        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s               | (PCIN+(A''*B'')')'         | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_14ns_IfE_DSP48_2 | ((A:0x5556)'*B2)'          | 14     | 16     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A2*B2)'                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_1152_128_s                | (PCIN>>17)+(A2*B2)'        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (PCIN+(A''*B'')')'         | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | ((A:0xaab)'*B'')'          | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | ((A:0xaab)'*B'')'          | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl152         | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl152         | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl152         | (A2*B2)'                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_Block_codeRepl152         | (PCIN>>17)+(A2*B2)'        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl152         | (PCIN+(A''*B'')')'         | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl152         | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl152         | ((A:0x667)'*B'')'          | 10     | 12     | -      | -      | 20     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_4nXh4_DSP48_5 | (C'+(A''*(B:0x1a)')')'     | 9      | 9      | 7      | -      | 9      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B2)'                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER               | (PCIN>>17)+(A2*B2)'        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (PCIN+(A''*B'')')'         | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B2)'                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER               | (PCIN>>17)+(A2*B2)'        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (PCIN+(A''*B'')')'         | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_1_28_16_3_U0/i_11_0/Conv_Block_codeRepl1_1_U0/B_V_U/Conv_Block_codeRedEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/i_11_0/Conv_Block_codeRepl1_U0/B_V_1_U/Conv_Block_codeRefYi_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/i_11_0/Conv_Block_codeRepl1_U0/B_V_1_U/Conv_Block_codeRefYi_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/i_11_0/Conv_Block_codeRepl1_U0/B_V_1_U/Conv_Block_codeRefYi_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/i_11_0/Conv_Block_codeRepl1_U0/B_V_1_U/Conv_Block_codeRefYi_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_11_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_11_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_11_7/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_11_7/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_11_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_11_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_11_7/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_11_7/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_5_V_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:02:41 . Memory (MB): peak = 1028.160 ; gain = 673.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:02:52 . Memory (MB): peak = 1112.398 ; gain = 757.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_Block_codeRedEe_ram: | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_Block_codeRefYi_ram: | ram_reg    | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_Block_codeReplKfY_ram: | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d5000_A:         | mem_reg    | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w16_d5000_A:         | mem_reg    | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w16_d2000_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d500_A:          | mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+---------------------------------+
|Module Name                                 | RTL Object                                                            | Inference      | Size (Depth x Width) | Primitives                      | 
+--------------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+---------------------------------+
|inst/Conv_1_28_16_3_U0                      | Conv_Block_codeRepl1_1_U0/A_V_U/Conv_Block_codeReeOg_ram_U/ram_reg    | User Attribute | 1 K x 16             | RAM64X1D x 13  RAM64M x 65      | 
|inst/Conv_16_26_32_3_U0                     | Conv_Block_codeRepl1_U0/A_V_3_U/Conv_Block_codeReg8j_ram_U/ram_reg    | User Attribute | 16 K x 16            | RAM64X1D x 169  RAM64M x 845    | 
|inst/Pool_32_24_4_U0                        | Pool_Block_codeRepl1_U0/A_V_2_U/Pool_Block_codeReibs_ram_U/ram_reg    | User Attribute | 32 K x 16            | RAM64X1D x 288  RAM64M x 1440   | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_11_U/FC_Block_codeReplvdy_ram_U/ram_reg | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_10_U/FC_Block_codeReplvdy_ram_U/ram_reg | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_9_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_8_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_7_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_6_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_5_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_4_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_3_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_2_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_1_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/FC_1152_128_U0                         | FC_Block_codeRepl173_U0/A_V_2_0_U/FC_Block_codeReplvdy_ram_U/ram_reg  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/\FC_128_10_U0/FC_Block_codeRepl152_U0  | A_V_3_4_U/FC_Block_codeReplPgM_ram_U/ram_reg                          | User Attribute | 32 x 16              | RAM32M x 3                      | 
|inst/\FC_128_10_U0/FC_Block_codeRepl152_U0  | A_V_3_3_U/FC_Block_codeReplQgW_ram_U/ram_reg                          | User Attribute | 32 x 16              | RAM32M x 3                      | 
|inst/\FC_128_10_U0/FC_Block_codeRepl152_U0  | A_V_3_2_U/FC_Block_codeReplQgW_ram_U/ram_reg                          | User Attribute | 32 x 16              | RAM32M x 3                      | 
|inst/\FC_128_10_U0/FC_Block_codeRepl152_U0  | A_V_3_1_U/FC_Block_codeReplQgW_ram_U/ram_reg                          | User Attribute | 32 x 16              | RAM32M x 3                      | 
|inst/\FC_128_10_U0/FC_Block_codeRepl152_U0  | A_V_3_0_U/FC_Block_codeReplQgW_ram_U/ram_reg                          | User Attribute | 32 x 16              | RAM32M x 3                      | 
+--------------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+---------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_5_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:17 ; elapsed = 00:03:34 . Memory (MB): peak = 1186.723 ; gain = 832.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net connect_5_V_V_dout[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_6130 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_6131 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_6132 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_6133 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_6134 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_6135 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_6136 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_6137 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_6138 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_6139 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_6140 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/FC_Block_codeRepl173_U0/A_V_2_0_load_reg_19130  is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/FC_Block_codeRepl173_U0/ap_enable_reg_pp2_iter21  is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/FC_Block_codeRepl173_U0/B_V_2_0_ce1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net AXI_DMA_SLAVE_U0_stream_out_V_V_din[15] is driving 73 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:23 ; elapsed = 00:03:40 . Memory (MB): peak = 1186.723 ; gain = 832.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:24 ; elapsed = 00:03:40 . Memory (MB): peak = 1186.723 ; gain = 832.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:30 ; elapsed = 00:03:47 . Memory (MB): peak = 1186.723 ; gain = 832.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:30 ; elapsed = 00:03:47 . Memory (MB): peak = 1186.723 ; gain = 832.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:30 ; elapsed = 00:03:47 . Memory (MB): peak = 1186.723 ; gain = 832.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:30 ; elapsed = 00:03:47 . Memory (MB): peak = 1186.723 ; gain = 832.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn         | Conv_1_28_16_3_U0/Conv_Block_codeRepl1_1_U0/exitcond_flatten5_reg_1248_pp1_iter6_reg_reg[0]                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/Conv_Block_codeRepl1_U0/exitcond_flatten9_reg_1522_pp1_iter4_reg_reg[0]                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/Conv_Block_codeRepl1_U0/exitcond_flatten10_reg_1615_pp2_iter9_reg_reg[0]                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].dividend_tmp_reg[6][10]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[6].dividend_tmp_reg[7][10]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[7].dividend_tmp_reg[8][10]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[8].dividend_tmp_reg[9][10]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U47/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[9].dividend_tmp_reg[10][10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].dividend_tmp_reg[6][10]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[6].dividend_tmp_reg[7][10]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[7].dividend_tmp_reg[8][10]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[8].dividend_tmp_reg[9][10]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/cnn_urem_11ns_8nsHfu_U50/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[9].dividend_tmp_reg[10][10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/exitcond_flatten_reg_2070_pp3_iter14_reg_reg[0]                                                                   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/exitcond_flatten8_reg_1726_pp2_iter6_reg_reg[0]                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/exitcond_flatten8_reg_1726_pp2_iter18_reg_reg[0]                                                                  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/exitcond_flatten8_reg_1726_pp2_iter25_reg_reg[0]                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/tmp_52_reg_1777_pp2_iter22_reg_reg[3]                                                                             | 14     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/tmp_39_mid2_v_reg_2085_pp3_iter15_reg_reg[7]                                                                      | 14     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/arrayNo3_reg_2107_pp3_iter16_reg_reg[7]                                                                           | 12     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/loop[3].dividend_tmp_reg[4][6]     | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/loop[4].dividend_tmp_reg[5][6]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_7ns_6ns_UhA_U68/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/loop[5].dividend_tmp_reg[6][6]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[3].dividend_tmp_reg[4][7]     | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[4].dividend_tmp_reg[5][7]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[5].dividend_tmp_reg[6][7]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/cnn_urem_8ns_6ns_VhK_U69/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[6].dividend_tmp_reg[7][7]     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/exitcond_flatten_reg_1480_pp3_iter11_reg_reg[0]                                                                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/exitcond_flatten8_reg_1292_pp2_iter14_reg_reg[0]                                                                    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/exitcond_flatten8_reg_1292_pp2_iter21_reg_reg[0]                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo2_reg_1338_pp2_iter17_reg_reg[2]                                                                             | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/tmp_23_mid2_v_reg_1495_pp3_iter9_reg_reg[3]                                                                         | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/tmp_23_mid2_v_reg_1495_pp3_iter12_reg_reg[3]                                                                        | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/arrayNo1_reg_1513_pp3_iter13_reg_reg[3]                                                                             | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | Conv_1_28_16_3_U0/Conv_Block_codeRepl1_1_U0/ap_CS_fsm_reg[13]                                                                                            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_1_28_16_3_U0/Conv_Block_codeRepl1_1_U0/ap_enable_reg_pp1_iter8_reg                                                                                  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/Conv_Block_codeRepl1_U0/ap_CS_fsm_reg[13]                                                                                             | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/Conv_Block_codeRepl1_U0/ap_enable_reg_pp2_iter11_reg                                                                                  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/Pool_Block_codeRepl1_U0/ap_CS_fsm_reg[13]                                                                                                | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/ap_enable_reg_pp2_iter21_reg                                                                                      | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/ap_CS_fsm_reg[13]                                                                                                 | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl173_U0/ap_enable_reg_pp2_iter27_reg                                                                                      | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/ap_enable_reg_pp2_iter17_reg                                                                                        | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/ap_CS_fsm_reg[13]                                                                                                   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/ap_enable_reg_pp2_iter23_reg                                                                                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl152_U0/ap_enable_reg_pp3_iter13_reg                                                                                        | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   409|
|2     |DSP48E1    |    29|
|3     |DSP48E1_3  |     1|
|4     |DSP48E1_4  |     1|
|5     |DSP48E1_5  |     2|
|6     |DSP48E1_6  |     3|
|7     |DSP48E1_7  |     9|
|8     |DSP48E1_8  |     9|
|9     |DSP48E1_9  |     2|
|10    |LUT1       |   397|
|11    |LUT2       |   617|
|12    |LUT3       |  1063|
|13    |LUT4       |   891|
|14    |LUT5       |   549|
|15    |LUT6       |  3223|
|16    |MUXF7      |   944|
|17    |MUXF8      |   400|
|18    |RAM32M     |    15|
|19    |RAM64M     |  2470|
|20    |RAM64X1D   |   494|
|21    |RAMB18E1_1 |     3|
|22    |RAMB18E1_2 |     6|
|23    |RAMB36E1_2 |     8|
|24    |RAMB36E1_3 |     1|
|25    |RAMB36E1_4 |     4|
|26    |RAMB36E1_5 |    96|
|27    |SRL16E     |    91|
|28    |SRLC32E    |     1|
|29    |FDRE       |  5036|
|30    |FDSE       |    29|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                | 16803|
|2     |  inst                                   |cnn                             | 16803|
|3     |    AXI_DMA_MASTER_U0                    |AXI_DMA_MASTER                  |   652|
|4     |      AXI_DMA_MASTER_Block_U0            |AXI_DMA_MASTER_Block            |   652|
|5     |        cnn_mul_32s_32s_3bkb_U87         |cnn_mul_32s_32s_3bkb_45         |    37|
|6     |          cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_48 |    37|
|7     |        cnn_mul_32s_32s_3bkb_U88         |cnn_mul_32s_32s_3bkb_46         |    37|
|8     |          cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_47 |    37|
|9     |    AXI_DMA_SLAVE_U0                     |AXI_DMA_SLAVE                   |   453|
|10    |      AXI_DMA_SLAVE_Block_U0             |AXI_DMA_SLAVE_Block_s           |   451|
|11    |        cnn_mul_32s_32s_3bkb_U1          |cnn_mul_32s_32s_3bkb_41         |    37|
|12    |          cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_44 |    37|
|13    |        cnn_mul_32s_32s_3bkb_U2          |cnn_mul_32s_32s_3bkb_42         |    37|
|14    |          cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_43 |    37|
|15    |    Conv_16_26_32_3_U0                   |Conv_16_26_32_3_s               |  3741|
|16    |      Conv_Block_codeRepl1_U0            |Conv_Block_codeRepl1            |  3739|
|17    |        A_V_3_U                          |Conv_Block_codeReg8j            |  2488|
|18    |          Conv_Block_codeReg8j_ram_U     |Conv_Block_codeReg8j_ram        |  2488|
|19    |        B_V_1_U                          |Conv_Block_codeRefYi            |     7|
|20    |          Conv_Block_codeRefYi_ram_U     |Conv_Block_codeRefYi_ram        |     7|
|21    |        cnn_mul_32s_32s_3bkb_U25         |cnn_mul_32s_32s_3bkb_39         |    37|
|22    |          cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_40 |    37|
|23    |    Conv_1_28_16_3_U0                    |Conv_1_28_16_3_s                |  1152|
|24    |      Conv_Block_codeRepl1_1_U0          |Conv_Block_codeRepl1_1          |  1150|
|25    |        A_V_U                            |Conv_Block_codeReeOg            |   187|
|26    |          Conv_Block_codeReeOg_ram_U     |Conv_Block_codeReeOg_ram        |   187|
|27    |        B_V_U                            |Conv_Block_codeRedEe            |     4|
|28    |          Conv_Block_codeRedEe_ram_U     |Conv_Block_codeRedEe_ram        |     4|
|29    |        cnn_mul_32s_32s_3bkb_U15         |cnn_mul_32s_32s_3bkb_37         |    37|
|30    |          cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_38 |    37|
|31    |    FC_1152_128_U0                       |FC_1152_128_s                   |  2800|
|32    |      FC_Block_codeRepl173_U0            |FC_Block_codeRepl173            |  2797|
|33    |        A_V_2_0_U                        |FC_Block_codeReplvdy            |    62|
|34    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_36     |    62|
|35    |        A_V_2_10_U                       |FC_Block_codeReplvdy_10         |    62|
|36    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_35     |    62|
|37    |        A_V_2_11_U                       |FC_Block_codeReplvdy_11         |    62|
|38    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_34     |    62|
|39    |        A_V_2_1_U                        |FC_Block_codeReplvdy_12         |    62|
|40    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_33     |    62|
|41    |        A_V_2_2_U                        |FC_Block_codeReplvdy_13         |    62|
|42    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_32     |    62|
|43    |        A_V_2_3_U                        |FC_Block_codeReplvdy_14         |    62|
|44    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_31     |    62|
|45    |        A_V_2_4_U                        |FC_Block_codeReplvdy_15         |    62|
|46    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_30     |    62|
|47    |        A_V_2_5_U                        |FC_Block_codeReplvdy_16         |    62|
|48    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_29     |    62|
|49    |        A_V_2_6_U                        |FC_Block_codeReplvdy_17         |    62|
|50    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_28     |    62|
|51    |        A_V_2_7_U                        |FC_Block_codeReplvdy_18         |    62|
|52    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_27     |    62|
|53    |        A_V_2_8_U                        |FC_Block_codeReplvdy_19         |    63|
|54    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_26     |    63|
|55    |        A_V_2_9_U                        |FC_Block_codeReplvdy_20         |    62|
|56    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram        |    62|
|57    |        cnn_mul_32s_32s_3bkb_U46         |cnn_mul_32s_32s_3bkb_21         |    37|
|58    |          cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_25 |    37|
|59    |        cnn_urem_11ns_8nsHfu_U47         |cnn_urem_11ns_8nsHfu            |   172|
|60    |          cnn_urem_11ns_8nsHfu_div_U     |cnn_urem_11ns_8nsHfu_div_23     |   172|
|61    |            cnn_urem_11ns_8nsHfu_div_u_0 |cnn_urem_11ns_8nsHfu_div_u_24   |   161|
|62    |        cnn_urem_11ns_8nsHfu_U50         |cnn_urem_11ns_8nsHfu_22         |   173|
|63    |          cnn_urem_11ns_8nsHfu_div_U     |cnn_urem_11ns_8nsHfu_div        |   173|
|64    |            cnn_urem_11ns_8nsHfu_div_u_0 |cnn_urem_11ns_8nsHfu_div_u      |   162|
|65    |    FC_128_10_U0                         |FC_128_10_s                     |  1340|
|66    |      FC_Block_codeRepl152_U0            |FC_Block_codeRepl152            |  1331|
|67    |        A_V_3_0_U                        |FC_Block_codeReplQgW            |    21|
|68    |          FC_Block_codeReplQgW_ram_U     |FC_Block_codeReplQgW_ram_9      |    21|
|69    |        A_V_3_1_U                        |FC_Block_codeReplQgW_2          |    20|
|70    |          FC_Block_codeReplQgW_ram_U     |FC_Block_codeReplQgW_ram_8      |    20|
|71    |        A_V_3_2_U                        |FC_Block_codeReplQgW_3          |    20|
|72    |          FC_Block_codeReplQgW_ram_U     |FC_Block_codeReplQgW_ram_7      |    20|
|73    |        A_V_3_3_U                        |FC_Block_codeReplQgW_4          |    52|
|74    |          FC_Block_codeReplQgW_ram_U     |FC_Block_codeReplQgW_ram        |    52|
|75    |        A_V_3_4_U                        |FC_Block_codeReplPgM            |    20|
|76    |          FC_Block_codeReplPgM_ram_U     |FC_Block_codeReplPgM_ram        |    20|
|77    |        B_V_3_4_U                        |FC_Block_codeReplKfY            |    19|
|78    |          FC_Block_codeReplKfY_ram_U     |FC_Block_codeReplKfY_ram        |    19|
|79    |        cnn_mul_32s_32s_3bkb_U67         |cnn_mul_32s_32s_3bkb_5          |    37|
|80    |          cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_6  |    37|
|81    |        cnn_urem_7ns_6ns_UhA_U68         |cnn_urem_7ns_6ns_UhA            |    72|
|82    |          cnn_urem_7ns_6ns_UhA_div_U     |cnn_urem_7ns_6ns_UhA_div        |    72|
|83    |            cnn_urem_7ns_6ns_UhA_div_u_0 |cnn_urem_7ns_6ns_UhA_div_u      |    65|
|84    |        cnn_urem_8ns_6ns_VhK_U69         |cnn_urem_8ns_6ns_VhK            |   100|
|85    |          cnn_urem_8ns_6ns_VhK_div_U     |cnn_urem_8ns_6ns_VhK_div        |   100|
|86    |            cnn_urem_8ns_6ns_VhK_div_u_0 |cnn_urem_8ns_6ns_VhK_div_u      |    92|
|87    |    Pool_32_24_4_U0                      |Pool_32_24_4_s                  |  5545|
|88    |      Pool_Block_codeRepl1_U0            |Pool_Block_codeRepl1            |  5543|
|89    |        A_V_2_U                          |Pool_Block_codeReibs            |  4243|
|90    |          Pool_Block_codeReibs_ram_U     |Pool_Block_codeReibs_ram        |  4243|
|91    |        cnn_mul_32s_32s_3bkb_U38         |cnn_mul_32s_32s_3bkb            |    37|
|92    |          cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0    |    37|
|93    |    connect_0_V_V_U                      |fifo_w16_d1000_A                |   148|
|94    |    connect_1_V_V_U                      |fifo_w16_d5000_A                |   162|
|95    |    connect_2_V_V_U                      |fifo_w16_d5000_A_0              |   185|
|96    |    connect_3_V_V_U                      |fifo_w16_d2000_A                |   152|
|97    |    connect_4_V_V_U                      |fifo_w16_d1000_A_1              |   147|
|98    |    connect_5_V_V_U                      |fifo_w16_d500_A                 |   154|
|99    |    start_for_AXI_DMA3i2_U               |start_for_AXI_DMA3i2            |    10|
|100   |    start_for_Conv_16Zio_U               |start_for_Conv_16Zio            |    10|
|101   |    start_for_Conv_1_Yie_U               |start_for_Conv_1_Yie            |    10|
|102   |    start_for_FC_11521iI_U               |start_for_FC_11521iI            |    10|
|103   |    start_for_FC_128_2iS_U               |start_for_FC_128_2iS            |    11|
|104   |    start_for_Pool_320iy_U               |start_for_Pool_320iy            |    10|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:30 ; elapsed = 00:03:47 . Memory (MB): peak = 1186.723 ; gain = 832.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1615 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:00 ; elapsed = 00:03:24 . Memory (MB): peak = 1186.723 ; gain = 453.871
Synthesis Optimization Complete : Time (s): cpu = 00:03:31 ; elapsed = 00:03:48 . Memory (MB): peak = 1186.723 ; gain = 832.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4906 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2979 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 15 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2470 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 494 instances

INFO: [Common 17-83] Releasing license: Synthesis
643 Infos, 401 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:49 ; elapsed = 00:04:07 . Memory (MB): peak = 1186.723 ; gain = 843.664
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1186.723 ; gain = 0.000
