0.7
2020.2
Oct 14 2022
05:07:14
/home/yagiz/Documents/PROJELER/CLA_Adder/CLA_Adder.sim/sim_1/synth/timing/xsim/tb_CLA_Adder_time_synth.v,1697457527,verilog,,,,glbl;tb_CLA_Adder,,,,,,,,
