
DTL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000201c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  080021bc  080021bc  000031bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002218  08002218  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002218  08002218  00003218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002220  08002220  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002220  08002220  00003220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002224  08002224  00003224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002228  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ac  20000060  08002284  00004060  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000020c  08002284  0000420c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001f9f  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000a5a  00000000  00000000  0000602b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000248  00000000  00000000  00006a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000190  00000000  00000000  00006cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fd6f  00000000  00000000  00006e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003956  00000000  00000000  00016bcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00055620  00000000  00000000  0001a525  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0006fb45  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000f50  00000000  00000000  0006fb88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00070ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080021a4 	.word	0x080021a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	080021a4 	.word	0x080021a4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	@ 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <pa1_adc_init>:
#define CR2_SWSTART		(1U<<30)
#define SR_EOC			(1U<<1)
#define CR2_CONT		(1U<<1)

void pa1_adc_init(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
	/***Configure the ADC GPIOA pin***/
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000850:	4b14      	ldr	r3, [pc, #80]	@ (80008a4 <pa1_adc_init+0x58>)
 8000852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000854:	4a13      	ldr	r2, [pc, #76]	@ (80008a4 <pa1_adc_init+0x58>)
 8000856:	f043 0301 	orr.w	r3, r3, #1
 800085a:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set the mode of PA1 to analog*/
	GPIOA->MODER |= (1U<<3);
 800085c:	4b12      	ldr	r3, [pc, #72]	@ (80008a8 <pa1_adc_init+0x5c>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a11      	ldr	r2, [pc, #68]	@ (80008a8 <pa1_adc_init+0x5c>)
 8000862:	f043 0308 	orr.w	r3, r3, #8
 8000866:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<2);
 8000868:	4b0f      	ldr	r3, [pc, #60]	@ (80008a8 <pa1_adc_init+0x5c>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a0e      	ldr	r2, [pc, #56]	@ (80008a8 <pa1_adc_init+0x5c>)
 800086e:	f043 0304 	orr.w	r3, r3, #4
 8000872:	6013      	str	r3, [r2, #0]


	/***Configure the ADC module***/
	/*Enable clock access to ADC*/
	RCC->APB2ENR |= ADC1EN;
 8000874:	4b0b      	ldr	r3, [pc, #44]	@ (80008a4 <pa1_adc_init+0x58>)
 8000876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000878:	4a0a      	ldr	r2, [pc, #40]	@ (80008a4 <pa1_adc_init+0x58>)
 800087a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800087e:	6453      	str	r3, [r2, #68]	@ 0x44

	/*Conversion sequence start*/
	ADC1->SQR3 = ADC_CH1;
 8000880:	4b0a      	ldr	r3, [pc, #40]	@ (80008ac <pa1_adc_init+0x60>)
 8000882:	2201      	movs	r2, #1
 8000884:	635a      	str	r2, [r3, #52]	@ 0x34

	/*Conversion sequence length*/
	ADC1->SQR1 = ADC_SEQ_LEN_1;
 8000886:	4b09      	ldr	r3, [pc, #36]	@ (80008ac <pa1_adc_init+0x60>)
 8000888:	2200      	movs	r2, #0
 800088a:	62da      	str	r2, [r3, #44]	@ 0x2c

	/*Enable ADC module*/
	ADC1->CR2 |= CR2_ADON;
 800088c:	4b07      	ldr	r3, [pc, #28]	@ (80008ac <pa1_adc_init+0x60>)
 800088e:	689b      	ldr	r3, [r3, #8]
 8000890:	4a06      	ldr	r2, [pc, #24]	@ (80008ac <pa1_adc_init+0x60>)
 8000892:	f043 0301 	orr.w	r3, r3, #1
 8000896:	6093      	str	r3, [r2, #8]
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	40023800 	.word	0x40023800
 80008a8:	40020000 	.word	0x40020000
 80008ac:	40012000 	.word	0x40012000

080008b0 <start_conversion>:

void start_conversion(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
	/*Enable continuous conversion*/
	ADC1->CR2 |= CR2_CONT;
 80008b4:	4b08      	ldr	r3, [pc, #32]	@ (80008d8 <start_conversion+0x28>)
 80008b6:	689b      	ldr	r3, [r3, #8]
 80008b8:	4a07      	ldr	r2, [pc, #28]	@ (80008d8 <start_conversion+0x28>)
 80008ba:	f043 0302 	orr.w	r3, r3, #2
 80008be:	6093      	str	r3, [r2, #8]
	/*Start adc conversion*/
	ADC1->CR2 |= CR2_SWSTART;
 80008c0:	4b05      	ldr	r3, [pc, #20]	@ (80008d8 <start_conversion+0x28>)
 80008c2:	689b      	ldr	r3, [r3, #8]
 80008c4:	4a04      	ldr	r2, [pc, #16]	@ (80008d8 <start_conversion+0x28>)
 80008c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80008ca:	6093      	str	r3, [r2, #8]
}
 80008cc:	bf00      	nop
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	40012000 	.word	0x40012000

080008dc <adc_read>:

uint32_t adc_read(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
	/*Wait for conversion to be complete*/
	while(!(ADC1->SR & SR_EOC));
 80008e0:	bf00      	nop
 80008e2:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <adc_read+0x20>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	f003 0302 	and.w	r3, r3, #2
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d0f9      	beq.n	80008e2 <adc_read+0x6>
	/*Read converted result*/
	return (ADC1->DR);
 80008ee:	4b03      	ldr	r3, [pc, #12]	@ (80008fc <adc_read+0x20>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr
 80008fc:	40012000 	.word	0x40012000

08000900 <adxl_read_address>:

char data;
 uint8_t data_rec[6];

void adxl_read_address (uint8_t reg)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	71fb      	strb	r3, [r7, #7]
	 I2C1_byteRead( DEVICE_ADDR, reg, &data);
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	4a04      	ldr	r2, [pc, #16]	@ (8000920 <adxl_read_address+0x20>)
 800090e:	4619      	mov	r1, r3
 8000910:	2053      	movs	r0, #83	@ 0x53
 8000912:	f000 f8e5 	bl	8000ae0 <I2C1_byteRead>

}
 8000916:	bf00      	nop
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	2000007c 	.word	0x2000007c

08000924 <adxl_write>:

void adxl_write (uint8_t reg, char value)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	460a      	mov	r2, r1
 800092e:	71fb      	strb	r3, [r7, #7]
 8000930:	4613      	mov	r3, r2
 8000932:	71bb      	strb	r3, [r7, #6]
	char data[1];
	data[0] = value;
 8000934:	79bb      	ldrb	r3, [r7, #6]
 8000936:	733b      	strb	r3, [r7, #12]

	I2C1_burstWrite( DEVICE_ADDR, reg,1, data) ;
 8000938:	f107 030c 	add.w	r3, r7, #12
 800093c:	79f9      	ldrb	r1, [r7, #7]
 800093e:	2201      	movs	r2, #1
 8000940:	2053      	movs	r0, #83	@ 0x53
 8000942:	f000 f9dd 	bl	8000d00 <I2C1_burstWrite>
}
 8000946:	bf00      	nop
 8000948:	3710      	adds	r7, #16
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <adxl_read_values>:

void adxl_read_values (uint8_t reg)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	4603      	mov	r3, r0
 8000958:	71fb      	strb	r3, [r7, #7]
	I2C1_burstRead(DEVICE_ADDR, reg, 6,(char *)data_rec);
 800095a:	79f9      	ldrb	r1, [r7, #7]
 800095c:	4b04      	ldr	r3, [pc, #16]	@ (8000970 <adxl_read_values+0x20>)
 800095e:	2206      	movs	r2, #6
 8000960:	2053      	movs	r0, #83	@ 0x53
 8000962:	f000 f931 	bl	8000bc8 <I2C1_burstRead>

}
 8000966:	bf00      	nop
 8000968:	3708      	adds	r7, #8
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	20000080 	.word	0x20000080

08000974 <adxl_init>:


void adxl_init (void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
	/*Enable I2C*/
	I2C1_init();
 8000978:	f000 f812 	bl	80009a0 <I2C1_init>

	/*Read the DEVID, this should return 0xE5*/
	adxl_read_address(DEVID_R);
 800097c:	2000      	movs	r0, #0
 800097e:	f7ff ffbf 	bl	8000900 <adxl_read_address>

	/*Set data format range to +-4g*/
	adxl_write (DATA_FORMAT_R, FOUR_G);
 8000982:	2101      	movs	r1, #1
 8000984:	2031      	movs	r0, #49	@ 0x31
 8000986:	f7ff ffcd 	bl	8000924 <adxl_write>

	/*Reset all bits*/
	adxl_write (POWER_CTL_R, RESET);
 800098a:	2100      	movs	r1, #0
 800098c:	202d      	movs	r0, #45	@ 0x2d
 800098e:	f7ff ffc9 	bl	8000924 <adxl_write>

	/*Configure power control measure bit*/
	adxl_write (POWER_CTL_R, SET_MEASURE_B);
 8000992:	2108      	movs	r1, #8
 8000994:	202d      	movs	r0, #45	@ 0x2d
 8000996:	f7ff ffc5 	bl	8000924 <adxl_write>
}
 800099a:	bf00      	nop
 800099c:	bd80      	pop	{r7, pc}
	...

080009a0 <I2C1_init>:
 * PB8 ---- SCL
 * PB9 ----- SDA
 * */

void I2C1_init(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOB*/
	 RCC->AHB1ENR |=GPIOBEN;
 80009a4:	4b4b      	ldr	r3, [pc, #300]	@ (8000ad4 <I2C1_init+0x134>)
 80009a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a8:	4a4a      	ldr	r2, [pc, #296]	@ (8000ad4 <I2C1_init+0x134>)
 80009aa:	f043 0302 	orr.w	r3, r3, #2
 80009ae:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PB8 and PB9 mode to alternate function*/
	GPIOB->MODER &=~(1U<<16);
 80009b0:	4b49      	ldr	r3, [pc, #292]	@ (8000ad8 <I2C1_init+0x138>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a48      	ldr	r2, [pc, #288]	@ (8000ad8 <I2C1_init+0x138>)
 80009b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80009ba:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |=(1U<<17);
 80009bc:	4b46      	ldr	r3, [pc, #280]	@ (8000ad8 <I2C1_init+0x138>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a45      	ldr	r2, [pc, #276]	@ (8000ad8 <I2C1_init+0x138>)
 80009c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009c6:	6013      	str	r3, [r2, #0]

	GPIOB->MODER &=~(1U<<18);
 80009c8:	4b43      	ldr	r3, [pc, #268]	@ (8000ad8 <I2C1_init+0x138>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a42      	ldr	r2, [pc, #264]	@ (8000ad8 <I2C1_init+0x138>)
 80009ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80009d2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |=(1U<<19);
 80009d4:	4b40      	ldr	r3, [pc, #256]	@ (8000ad8 <I2C1_init+0x138>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a3f      	ldr	r2, [pc, #252]	@ (8000ad8 <I2C1_init+0x138>)
 80009da:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80009de:	6013      	str	r3, [r2, #0]

	/*Set PB8 and PB9 output type to  open drain*/
	GPIOB->OTYPER |=(1U<<8);
 80009e0:	4b3d      	ldr	r3, [pc, #244]	@ (8000ad8 <I2C1_init+0x138>)
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	4a3c      	ldr	r2, [pc, #240]	@ (8000ad8 <I2C1_init+0x138>)
 80009e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009ea:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER |=(1U<<9);
 80009ec:	4b3a      	ldr	r3, [pc, #232]	@ (8000ad8 <I2C1_init+0x138>)
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	4a39      	ldr	r2, [pc, #228]	@ (8000ad8 <I2C1_init+0x138>)
 80009f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80009f6:	6053      	str	r3, [r2, #4]

	/*Enable Pull-up for PB8 and PB9*/
	GPIOB->PUPDR |=(1U<<16);
 80009f8:	4b37      	ldr	r3, [pc, #220]	@ (8000ad8 <I2C1_init+0x138>)
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	4a36      	ldr	r2, [pc, #216]	@ (8000ad8 <I2C1_init+0x138>)
 80009fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a02:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &=~(1U<<17);
 8000a04:	4b34      	ldr	r3, [pc, #208]	@ (8000ad8 <I2C1_init+0x138>)
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	4a33      	ldr	r2, [pc, #204]	@ (8000ad8 <I2C1_init+0x138>)
 8000a0a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000a0e:	60d3      	str	r3, [r2, #12]

	GPIOB->PUPDR |=(1U<<18);
 8000a10:	4b31      	ldr	r3, [pc, #196]	@ (8000ad8 <I2C1_init+0x138>)
 8000a12:	68db      	ldr	r3, [r3, #12]
 8000a14:	4a30      	ldr	r2, [pc, #192]	@ (8000ad8 <I2C1_init+0x138>)
 8000a16:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a1a:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &=~(1U<<19);
 8000a1c:	4b2e      	ldr	r3, [pc, #184]	@ (8000ad8 <I2C1_init+0x138>)
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	4a2d      	ldr	r2, [pc, #180]	@ (8000ad8 <I2C1_init+0x138>)
 8000a22:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8000a26:	60d3      	str	r3, [r2, #12]

	/*Set PB8 and PB9 alternate function type to I2C (AF4)*/
	GPIOB->AFR[1] &=~(1U<<0);
 8000a28:	4b2b      	ldr	r3, [pc, #172]	@ (8000ad8 <I2C1_init+0x138>)
 8000a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a2c:	4a2a      	ldr	r2, [pc, #168]	@ (8000ad8 <I2C1_init+0x138>)
 8000a2e:	f023 0301 	bic.w	r3, r3, #1
 8000a32:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &=~(1U<<1);
 8000a34:	4b28      	ldr	r3, [pc, #160]	@ (8000ad8 <I2C1_init+0x138>)
 8000a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a38:	4a27      	ldr	r2, [pc, #156]	@ (8000ad8 <I2C1_init+0x138>)
 8000a3a:	f023 0302 	bic.w	r3, r3, #2
 8000a3e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |=(1U<<2);
 8000a40:	4b25      	ldr	r3, [pc, #148]	@ (8000ad8 <I2C1_init+0x138>)
 8000a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a44:	4a24      	ldr	r2, [pc, #144]	@ (8000ad8 <I2C1_init+0x138>)
 8000a46:	f043 0304 	orr.w	r3, r3, #4
 8000a4a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &=~(1U<<3);
 8000a4c:	4b22      	ldr	r3, [pc, #136]	@ (8000ad8 <I2C1_init+0x138>)
 8000a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a50:	4a21      	ldr	r2, [pc, #132]	@ (8000ad8 <I2C1_init+0x138>)
 8000a52:	f023 0308 	bic.w	r3, r3, #8
 8000a56:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOB->AFR[1] &=~(1U<<4);
 8000a58:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad8 <I2C1_init+0x138>)
 8000a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a5c:	4a1e      	ldr	r2, [pc, #120]	@ (8000ad8 <I2C1_init+0x138>)
 8000a5e:	f023 0310 	bic.w	r3, r3, #16
 8000a62:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &=~(1U<<5);
 8000a64:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad8 <I2C1_init+0x138>)
 8000a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a68:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad8 <I2C1_init+0x138>)
 8000a6a:	f023 0320 	bic.w	r3, r3, #32
 8000a6e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |=(1U<<6);
 8000a70:	4b19      	ldr	r3, [pc, #100]	@ (8000ad8 <I2C1_init+0x138>)
 8000a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a74:	4a18      	ldr	r2, [pc, #96]	@ (8000ad8 <I2C1_init+0x138>)
 8000a76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a7a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &=~(1U<<7);
 8000a7c:	4b16      	ldr	r3, [pc, #88]	@ (8000ad8 <I2C1_init+0x138>)
 8000a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a80:	4a15      	ldr	r2, [pc, #84]	@ (8000ad8 <I2C1_init+0x138>)
 8000a82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000a86:	6253      	str	r3, [r2, #36]	@ 0x24


	/*Enable clock access to I2C1*/
	 RCC->APB1ENR |= I2C1EN;
 8000a88:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <I2C1_init+0x134>)
 8000a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8c:	4a11      	ldr	r2, [pc, #68]	@ (8000ad4 <I2C1_init+0x134>)
 8000a8e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a92:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Enter reset mode  */
	I2C1->CR1 |= (1U<<15);
 8000a94:	4b11      	ldr	r3, [pc, #68]	@ (8000adc <I2C1_init+0x13c>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a10      	ldr	r2, [pc, #64]	@ (8000adc <I2C1_init+0x13c>)
 8000a9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a9e:	6013      	str	r3, [r2, #0]

	/*Come out of reset mode  */
	I2C1->CR1 &=~(1U<<15);
 8000aa0:	4b0e      	ldr	r3, [pc, #56]	@ (8000adc <I2C1_init+0x13c>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a0d      	ldr	r2, [pc, #52]	@ (8000adc <I2C1_init+0x13c>)
 8000aa6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000aaa:	6013      	str	r3, [r2, #0]

	/*Set Peripheral clock frequency*/
	I2C1->CR2 = (1U<<4);   //16 Mhz
 8000aac:	4b0b      	ldr	r3, [pc, #44]	@ (8000adc <I2C1_init+0x13c>)
 8000aae:	2210      	movs	r2, #16
 8000ab0:	605a      	str	r2, [r3, #4]

	/*Set I2C to standard mode, 100kHz clock */
	I2C1->CCR = I2C_100KHZ;
 8000ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8000adc <I2C1_init+0x13c>)
 8000ab4:	2250      	movs	r2, #80	@ 0x50
 8000ab6:	61da      	str	r2, [r3, #28]

	/*Set rise time */
	I2C1->TRISE = SD_MODE_MAX_RISE_TIME;
 8000ab8:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <I2C1_init+0x13c>)
 8000aba:	2211      	movs	r2, #17
 8000abc:	621a      	str	r2, [r3, #32]

	/*Enable I2C1 module */
	I2C1->CR1 |= CR1_PE;
 8000abe:	4b07      	ldr	r3, [pc, #28]	@ (8000adc <I2C1_init+0x13c>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a06      	ldr	r2, [pc, #24]	@ (8000adc <I2C1_init+0x13c>)
 8000ac4:	f043 0301 	orr.w	r3, r3, #1
 8000ac8:	6013      	str	r3, [r2, #0]


}
 8000aca:	bf00      	nop
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr
 8000ad4:	40023800 	.word	0x40023800
 8000ad8:	40020400 	.word	0x40020400
 8000adc:	40005400 	.word	0x40005400

08000ae0 <I2C1_byteRead>:

void I2C1_byteRead(char saddr, char maddr, char* data) {
 8000ae0:	b480      	push	{r7}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	603a      	str	r2, [r7, #0]
 8000aea:	71fb      	strb	r3, [r7, #7]
 8000aec:	460b      	mov	r3, r1
 8000aee:	71bb      	strb	r3, [r7, #6]

      volatile int tmp;

	  /* Wait until bus not busy */
	  while (I2C1->SR2 & (SR2_BUSY)){}
 8000af0:	bf00      	nop
 8000af2:	4b34      	ldr	r3, [pc, #208]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000af4:	699b      	ldr	r3, [r3, #24]
 8000af6:	f003 0302 	and.w	r3, r3, #2
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d1f9      	bne.n	8000af2 <I2C1_byteRead+0x12>

	  /* Generate start */
	  I2C1->CR1 |= CR1_START;
 8000afe:	4b31      	ldr	r3, [pc, #196]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a30      	ldr	r2, [pc, #192]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b08:	6013      	str	r3, [r2, #0]

	  /* Wait until start flag is set */
	  while (!(I2C1->SR1 & (SR1_SB))){}
 8000b0a:	bf00      	nop
 8000b0c:	4b2d      	ldr	r3, [pc, #180]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b0e:	695b      	ldr	r3, [r3, #20]
 8000b10:	f003 0301 	and.w	r3, r3, #1
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d0f9      	beq.n	8000b0c <I2C1_byteRead+0x2c>

	  /* Transmit slave address + Write */
	   I2C1->DR = saddr << 1;
 8000b18:	79fb      	ldrb	r3, [r7, #7]
 8000b1a:	4a2a      	ldr	r2, [pc, #168]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	6113      	str	r3, [r2, #16]

	  /* Wait until addr flag is set */
	   while (!(I2C1->SR1 & (SR1_ADDR))){}
 8000b20:	bf00      	nop
 8000b22:	4b28      	ldr	r3, [pc, #160]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b24:	695b      	ldr	r3, [r3, #20]
 8000b26:	f003 0302 	and.w	r3, r3, #2
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d0f9      	beq.n	8000b22 <I2C1_byteRead+0x42>

	  /* Clear addr flag */
	  tmp = I2C1->SR2;
 8000b2e:	4b25      	ldr	r3, [pc, #148]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b30:	699b      	ldr	r3, [r3, #24]
 8000b32:	60fb      	str	r3, [r7, #12]

      /* Send memory address */
      I2C1->DR = maddr;
 8000b34:	4a23      	ldr	r2, [pc, #140]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b36:	79bb      	ldrb	r3, [r7, #6]
 8000b38:	6113      	str	r3, [r2, #16]

      /*Wait until transmitter empty */
     while (!(I2C1->SR1 & SR1_TXE)){}
 8000b3a:	bf00      	nop
 8000b3c:	4b21      	ldr	r3, [pc, #132]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b3e:	695b      	ldr	r3, [r3, #20]
 8000b40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d0f9      	beq.n	8000b3c <I2C1_byteRead+0x5c>

     /*Generate restart */
      I2C1->CR1 |= CR1_START;
 8000b48:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a1d      	ldr	r2, [pc, #116]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b52:	6013      	str	r3, [r2, #0]

      /* Wait until start flag is set */
     while (!(I2C1->SR1 & SR1_SB)){}
 8000b54:	bf00      	nop
 8000b56:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b58:	695b      	ldr	r3, [r3, #20]
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d0f9      	beq.n	8000b56 <I2C1_byteRead+0x76>

     /* Transmit slave address + Read */
     I2C1->DR = saddr << 1 | 1;
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	f043 0201 	orr.w	r2, r3, #1
 8000b6a:	4b16      	ldr	r3, [pc, #88]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b6c:	611a      	str	r2, [r3, #16]

     /* Wait until addr flag is set */
    while (!(I2C1->SR1 & (SR1_ADDR))){}
 8000b6e:	bf00      	nop
 8000b70:	4b14      	ldr	r3, [pc, #80]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b72:	695b      	ldr	r3, [r3, #20]
 8000b74:	f003 0302 	and.w	r3, r3, #2
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d0f9      	beq.n	8000b70 <I2C1_byteRead+0x90>

    /* Disable Acknowledge */
    I2C1->CR1 &= ~CR1_ACK;
 8000b7c:	4b11      	ldr	r3, [pc, #68]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a10      	ldr	r2, [pc, #64]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b82:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000b86:	6013      	str	r3, [r2, #0]

    /* Clear addr flag */
    tmp = I2C1->SR2;
 8000b88:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	60fb      	str	r3, [r7, #12]

    /* Generate stop after data received */
     I2C1->CR1 |= CR1_STOP;
 8000b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a0c      	ldr	r2, [pc, #48]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b94:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b98:	6013      	str	r3, [r2, #0]

    /* Wait until RXNE flag is set */
    while (!(I2C1->SR1 & SR1_RXNE)){}
 8000b9a:	bf00      	nop
 8000b9c:	4b09      	ldr	r3, [pc, #36]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000b9e:	695b      	ldr	r3, [r3, #20]
 8000ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d0f9      	beq.n	8000b9c <I2C1_byteRead+0xbc>

    /* Read data from DR */
      *data++ = I2C1->DR;
 8000ba8:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <I2C1_byteRead+0xe4>)
 8000baa:	6919      	ldr	r1, [r3, #16]
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	1c5a      	adds	r2, r3, #1
 8000bb0:	603a      	str	r2, [r7, #0]
 8000bb2:	b2ca      	uxtb	r2, r1
 8000bb4:	701a      	strb	r2, [r3, #0]
}
 8000bb6:	bf00      	nop
 8000bb8:	3714      	adds	r7, #20
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	40005400 	.word	0x40005400

08000bc8 <I2C1_burstRead>:

void I2C1_burstRead(char saddr, char maddr, int n, char* data) {
 8000bc8:	b480      	push	{r7}
 8000bca:	b087      	sub	sp, #28
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60ba      	str	r2, [r7, #8]
 8000bd0:	607b      	str	r3, [r7, #4]
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	73fb      	strb	r3, [r7, #15]
 8000bd6:	460b      	mov	r3, r1
 8000bd8:	73bb      	strb	r3, [r7, #14]

	volatile int tmp;

	 /* Wait until bus not busy */
	  while (I2C1->SR2 & (SR2_BUSY)){}
 8000bda:	bf00      	nop
 8000bdc:	4b47      	ldr	r3, [pc, #284]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000bde:	699b      	ldr	r3, [r3, #24]
 8000be0:	f003 0302 	and.w	r3, r3, #2
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d1f9      	bne.n	8000bdc <I2C1_burstRead+0x14>

      /* Generate start */
    I2C1->CR1 |= CR1_START;
 8000be8:	4b44      	ldr	r3, [pc, #272]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a43      	ldr	r2, [pc, #268]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000bee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bf2:	6013      	str	r3, [r2, #0]

    /* Wait until start flag is set */
     while (!(I2C1->SR1 & SR1_SB)){}
 8000bf4:	bf00      	nop
 8000bf6:	4b41      	ldr	r3, [pc, #260]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000bf8:	695b      	ldr	r3, [r3, #20]
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d0f9      	beq.n	8000bf6 <I2C1_burstRead+0x2e>

     /* Transmit slave address + Write */
     I2C1->DR = saddr << 1;
 8000c02:	7bfb      	ldrb	r3, [r7, #15]
 8000c04:	4a3d      	ldr	r2, [pc, #244]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c06:	005b      	lsls	r3, r3, #1
 8000c08:	6113      	str	r3, [r2, #16]

     /* Wait until addr flag is set */
    while (!(I2C1->SR1 & SR1_ADDR)){}
 8000c0a:	bf00      	nop
 8000c0c:	4b3b      	ldr	r3, [pc, #236]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c0e:	695b      	ldr	r3, [r3, #20]
 8000c10:	f003 0302 	and.w	r3, r3, #2
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d0f9      	beq.n	8000c0c <I2C1_burstRead+0x44>

    /* Clear addr flag */
     tmp = I2C1->SR2;
 8000c18:	4b38      	ldr	r3, [pc, #224]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	617b      	str	r3, [r7, #20]

     /* Wait until transmitter empty */
    while (!(I2C1->SR1 & SR1_TXE)){}
 8000c1e:	bf00      	nop
 8000c20:	4b36      	ldr	r3, [pc, #216]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c22:	695b      	ldr	r3, [r3, #20]
 8000c24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d0f9      	beq.n	8000c20 <I2C1_burstRead+0x58>

    /*Send memory address */
    I2C1->DR = maddr;
 8000c2c:	4a33      	ldr	r2, [pc, #204]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c2e:	7bbb      	ldrb	r3, [r7, #14]
 8000c30:	6113      	str	r3, [r2, #16]

    /*Wait until transmitter empty */
    while (!(I2C1->SR1 & SR1_TXE)){}
 8000c32:	bf00      	nop
 8000c34:	4b31      	ldr	r3, [pc, #196]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c36:	695b      	ldr	r3, [r3, #20]
 8000c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d0f9      	beq.n	8000c34 <I2C1_burstRead+0x6c>

    /*Generate restart */
    I2C1->CR1 |= CR1_START;
 8000c40:	4b2e      	ldr	r3, [pc, #184]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a2d      	ldr	r2, [pc, #180]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c4a:	6013      	str	r3, [r2, #0]

    /* Wait until start flag is set */
    while (!(I2C1->SR1 & SR1_SB)){}
 8000c4c:	bf00      	nop
 8000c4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c50:	695b      	ldr	r3, [r3, #20]
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d0f9      	beq.n	8000c4e <I2C1_burstRead+0x86>

    /* Transmit slave address + Read */
    I2C1->DR = saddr << 1 | 1;
 8000c5a:	7bfb      	ldrb	r3, [r7, #15]
 8000c5c:	005b      	lsls	r3, r3, #1
 8000c5e:	f043 0201 	orr.w	r2, r3, #1
 8000c62:	4b26      	ldr	r3, [pc, #152]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c64:	611a      	str	r2, [r3, #16]

    /* Wait until addr flag is set */
    while (!(I2C1->SR1 & (SR1_ADDR))){}
 8000c66:	bf00      	nop
 8000c68:	4b24      	ldr	r3, [pc, #144]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c6a:	695b      	ldr	r3, [r3, #20]
 8000c6c:	f003 0302 	and.w	r3, r3, #2
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d0f9      	beq.n	8000c68 <I2C1_burstRead+0xa0>

    /* Clear addr flag */
    tmp = I2C1->SR2;
 8000c74:	4b21      	ldr	r3, [pc, #132]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	617b      	str	r3, [r7, #20]

    /* Enable Acknowledge */
      I2C1->CR1 |=  CR1_ACK;
 8000c7a:	4b20      	ldr	r3, [pc, #128]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c80:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c84:	6013      	str	r3, [r2, #0]

    while(n > 0U)
 8000c86:	e02e      	b.n	8000ce6 <I2C1_burstRead+0x11e>
    {
    	/*if one byte*/
    	if(n == 1U)
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d11a      	bne.n	8000cc4 <I2C1_burstRead+0xfc>
    	{
    		/* Disable Acknowledge */
    	    I2C1->CR1 &= ~CR1_ACK;
 8000c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a1a      	ldr	r2, [pc, #104]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000c98:	6013      	str	r3, [r2, #0]

    	    /* Generate Stop */
    	    I2C1->CR1 |= CR1_STOP;
 8000c9a:	4b18      	ldr	r3, [pc, #96]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4a17      	ldr	r2, [pc, #92]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000ca0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ca4:	6013      	str	r3, [r2, #0]

 			/* Wait for RXNE flag set */
            while (!(I2C1->SR1 & SR1_RXNE)){}
 8000ca6:	bf00      	nop
 8000ca8:	4b14      	ldr	r3, [pc, #80]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000caa:	695b      	ldr	r3, [r3, #20]
 8000cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d0f9      	beq.n	8000ca8 <I2C1_burstRead+0xe0>

            /* Read data from DR */
            *data++ = I2C1->DR;
 8000cb4:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000cb6:	6919      	ldr	r1, [r3, #16]
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	1c5a      	adds	r2, r3, #1
 8000cbc:	607a      	str	r2, [r7, #4]
 8000cbe:	b2ca      	uxtb	r2, r1
 8000cc0:	701a      	strb	r2, [r3, #0]
            break;
 8000cc2:	e014      	b.n	8000cee <I2C1_burstRead+0x126>
    	}
    	else
    	{
       	 /* Wait until RXNE flag is set */
           while (!(I2C1->SR1 & SR1_RXNE)){}
 8000cc4:	bf00      	nop
 8000cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000cc8:	695b      	ldr	r3, [r3, #20]
 8000cca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d0f9      	beq.n	8000cc6 <I2C1_burstRead+0xfe>

           /* Read data from DR */
           (*data++) = I2C1->DR;
 8000cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000cfc <I2C1_burstRead+0x134>)
 8000cd4:	6919      	ldr	r1, [r3, #16]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	1c5a      	adds	r2, r3, #1
 8000cda:	607a      	str	r2, [r7, #4]
 8000cdc:	b2ca      	uxtb	r2, r1
 8000cde:	701a      	strb	r2, [r3, #0]

           n--;
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	3b01      	subs	r3, #1
 8000ce4:	60bb      	str	r3, [r7, #8]
    while(n > 0U)
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d1cd      	bne.n	8000c88 <I2C1_burstRead+0xc0>
    	}
    }

}
 8000cec:	bf00      	nop
 8000cee:	bf00      	nop
 8000cf0:	371c      	adds	r7, #28
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	40005400 	.word	0x40005400

08000d00 <I2C1_burstWrite>:


void I2C1_burstWrite(char saddr, char maddr, int n, char* data) {
 8000d00:	b480      	push	{r7}
 8000d02:	b087      	sub	sp, #28
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	60ba      	str	r2, [r7, #8]
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	73fb      	strb	r3, [r7, #15]
 8000d0e:	460b      	mov	r3, r1
 8000d10:	73bb      	strb	r3, [r7, #14]

	volatile int tmp;

	 /* Wait until bus not busy */
	 while (I2C1->SR2 & (SR2_BUSY)){}
 8000d12:	bf00      	nop
 8000d14:	4b2a      	ldr	r3, [pc, #168]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	f003 0302 	and.w	r3, r3, #2
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d1f9      	bne.n	8000d14 <I2C1_burstWrite+0x14>

     /* Generate start */
    I2C1->CR1 |= CR1_START;
 8000d20:	4b27      	ldr	r3, [pc, #156]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a26      	ldr	r2, [pc, #152]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000d26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d2a:	6013      	str	r3, [r2, #0]

    /* Wait until start flag is set */
    while (!(I2C1->SR1 & (SR1_SB))){}
 8000d2c:	bf00      	nop
 8000d2e:	4b24      	ldr	r3, [pc, #144]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000d30:	695b      	ldr	r3, [r3, #20]
 8000d32:	f003 0301 	and.w	r3, r3, #1
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d0f9      	beq.n	8000d2e <I2C1_burstWrite+0x2e>

    /* Transmit slave address */
    I2C1->DR = saddr << 1;
 8000d3a:	7bfb      	ldrb	r3, [r7, #15]
 8000d3c:	4a20      	ldr	r2, [pc, #128]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000d3e:	005b      	lsls	r3, r3, #1
 8000d40:	6113      	str	r3, [r2, #16]

    /* Wait until addr flag is set */
    while (!(I2C1->SR1 & (SR1_ADDR))){}
 8000d42:	bf00      	nop
 8000d44:	4b1e      	ldr	r3, [pc, #120]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000d46:	695b      	ldr	r3, [r3, #20]
 8000d48:	f003 0302 	and.w	r3, r3, #2
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d0f9      	beq.n	8000d44 <I2C1_burstWrite+0x44>

    /* Clear addr flag */
    tmp = I2C1->SR2;
 8000d50:	4b1b      	ldr	r3, [pc, #108]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000d52:	699b      	ldr	r3, [r3, #24]
 8000d54:	613b      	str	r3, [r7, #16]

    /* Wait until data register empty */
    while (!(I2C1->SR1 & (SR1_TXE))){}
 8000d56:	bf00      	nop
 8000d58:	4b19      	ldr	r3, [pc, #100]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000d5a:	695b      	ldr	r3, [r3, #20]
 8000d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d0f9      	beq.n	8000d58 <I2C1_burstWrite+0x58>

    /* Send memory address */
    I2C1->DR = maddr;
 8000d64:	4a16      	ldr	r2, [pc, #88]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000d66:	7bbb      	ldrb	r3, [r7, #14]
 8000d68:	6113      	str	r3, [r2, #16]

    for (int i = 0; i < n; i++) {
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	617b      	str	r3, [r7, #20]
 8000d6e:	e00f      	b.n	8000d90 <I2C1_burstWrite+0x90>

     /* Wait until data register empty */
        while (!(I2C1->SR1 & (SR1_TXE))){}
 8000d70:	bf00      	nop
 8000d72:	4b13      	ldr	r3, [pc, #76]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000d74:	695b      	ldr	r3, [r3, #20]
 8000d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d0f9      	beq.n	8000d72 <I2C1_burstWrite+0x72>

      /* Transmit memory address */
      I2C1->DR = *data++;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	1c5a      	adds	r2, r3, #1
 8000d82:	607a      	str	r2, [r7, #4]
 8000d84:	781a      	ldrb	r2, [r3, #0]
 8000d86:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000d88:	611a      	str	r2, [r3, #16]
    for (int i = 0; i < n; i++) {
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	697a      	ldr	r2, [r7, #20]
 8000d92:	68bb      	ldr	r3, [r7, #8]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	dbeb      	blt.n	8000d70 <I2C1_burstWrite+0x70>
    }

    /* Wait until transfer finished */
    while (!(I2C1->SR1 & (SR1_BTF))){}
 8000d98:	bf00      	nop
 8000d9a:	4b09      	ldr	r3, [pc, #36]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000d9c:	695b      	ldr	r3, [r3, #20]
 8000d9e:	f003 0304 	and.w	r3, r3, #4
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d0f9      	beq.n	8000d9a <I2C1_burstWrite+0x9a>

    /* Generate stop */
   I2C1->CR1 |= CR1_STOP;
 8000da6:	4b06      	ldr	r3, [pc, #24]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a05      	ldr	r2, [pc, #20]	@ (8000dc0 <I2C1_burstWrite+0xc0>)
 8000dac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000db0:	6013      	str	r3, [r2, #0]
}
 8000db2:	bf00      	nop
 8000db4:	371c      	adds	r7, #28
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	40005400 	.word	0x40005400

08000dc4 <delay_ms>:
extern uint8_t data_rec[6];


#define THRESHOLD 1500

void delay_ms(uint32_t ms) {
 8000dc4:	b480      	push	{r7}
 8000dc6:	b085      	sub	sp, #20
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < ms; i++) {
 8000dcc:	2300      	movs	r3, #0
 8000dce:	60fb      	str	r3, [r7, #12]
 8000dd0:	e00d      	b.n	8000dee <delay_ms+0x2a>
        for (volatile uint32_t j = 0; j < 1600; j++) {
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60bb      	str	r3, [r7, #8]
 8000dd6:	e003      	b.n	8000de0 <delay_ms+0x1c>
            __NOP();
 8000dd8:	bf00      	nop
        for (volatile uint32_t j = 0; j < 1600; j++) {
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	60bb      	str	r3, [r7, #8]
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8000de6:	d3f7      	bcc.n	8000dd8 <delay_ms+0x14>
    for (uint32_t i = 0; i < ms; i++) {
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	3301      	adds	r3, #1
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	68fa      	ldr	r2, [r7, #12]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d3ed      	bcc.n	8000dd2 <delay_ms+0xe>
        }
    }
}
 8000df6:	bf00      	nop
 8000df8:	bf00      	nop
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	0000      	movs	r0, r0
	...

08000e08 <main>:

int main(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
    uart2_tx_init();
 8000e0e:	f000 f9e7 	bl	80011e0 <uart2_tx_init>
    pa1_adc_init();
 8000e12:	f7ff fd1b 	bl	800084c <pa1_adc_init>
    start_conversion();
 8000e16:	f7ff fd4b 	bl	80008b0 <start_conversion>
    systick_init();  // Sets up 1ms SysTick, defines millis()
 8000e1a:	f000 f9b3 	bl	8001184 <systick_init>
	adxl_init();
 8000e1e:	f7ff fda9 	bl	8000974 <adxl_init>


    printf("System Initializing...\n\r");
 8000e22:	4853      	ldr	r0, [pc, #332]	@ (8000f70 <main+0x168>)
 8000e24:	f000 fb52 	bl	80014cc <iprintf>

    while (1)
    {

            uint16_t val = adc_read();
 8000e28:	f7ff fd58 	bl	80008dc <adc_read>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	81fb      	strh	r3, [r7, #14]
            sensor_value = val;
 8000e30:	4a50      	ldr	r2, [pc, #320]	@ (8000f74 <main+0x16c>)
 8000e32:	89fb      	ldrh	r3, [r7, #14]
 8000e34:	8013      	strh	r3, [r2, #0]

            uint32_t now = millis();
 8000e36:	f000 f9ad 	bl	8001194 <millis>
 8000e3a:	60b8      	str	r0, [r7, #8]

            if (val > THRESHOLD && pulse_detected == 0)
 8000e3c:	89fb      	ldrh	r3, [r7, #14]
 8000e3e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d92c      	bls.n	8000ea0 <main+0x98>
 8000e46:	4b4c      	ldr	r3, [pc, #304]	@ (8000f78 <main+0x170>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d128      	bne.n	8000ea0 <main+0x98>
            {
                uint32_t diff = now - last_beat_time;
 8000e4e:	4b4b      	ldr	r3, [pc, #300]	@ (8000f7c <main+0x174>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	68ba      	ldr	r2, [r7, #8]
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	607b      	str	r3, [r7, #4]

                if (diff > 300 && diff < 1500)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000e5e:	d919      	bls.n	8000e94 <main+0x8c>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	f240 52db 	movw	r2, #1499	@ 0x5db
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d814      	bhi.n	8000e94 <main+0x8c>
                {
                    bpm = 60000 / diff;
 8000e6a:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e74:	4a42      	ldr	r2, [pc, #264]	@ (8000f80 <main+0x178>)
 8000e76:	6013      	str	r3, [r2, #0]
                    if((bpm <= 55) && (bpm >= 85))
 8000e78:	4b41      	ldr	r3, [pc, #260]	@ (8000f80 <main+0x178>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2b37      	cmp	r3, #55	@ 0x37
 8000e7e:	d809      	bhi.n	8000e94 <main+0x8c>
 8000e80:	4b3f      	ldr	r3, [pc, #252]	@ (8000f80 <main+0x178>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2b54      	cmp	r3, #84	@ 0x54
 8000e86:	d905      	bls.n	8000e94 <main+0x8c>
                    {
                    	printf("BPM: %lu\n\r", bpm);
 8000e88:	4b3d      	ldr	r3, [pc, #244]	@ (8000f80 <main+0x178>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	483d      	ldr	r0, [pc, #244]	@ (8000f84 <main+0x17c>)
 8000e90:	f000 fb1c 	bl	80014cc <iprintf>
                    }
                }

                last_beat_time = now;
 8000e94:	4a39      	ldr	r2, [pc, #228]	@ (8000f7c <main+0x174>)
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	6013      	str	r3, [r2, #0]
                pulse_detected = 1;
 8000e9a:	4b37      	ldr	r3, [pc, #220]	@ (8000f78 <main+0x170>)
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	701a      	strb	r2, [r3, #0]
            }

            if (val < THRESHOLD)
 8000ea0:	89fb      	ldrh	r3, [r7, #14]
 8000ea2:	f240 52db 	movw	r2, #1499	@ 0x5db
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d802      	bhi.n	8000eb0 <main+0xa8>
            {
                pulse_detected = 0;
 8000eaa:	4b33      	ldr	r3, [pc, #204]	@ (8000f78 <main+0x170>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]
            }

            delay_ms(5);  // Replace systick delay with for-loop

 8000eb0:	2005      	movs	r0, #5
 8000eb2:	f7ff ff87 	bl	8000dc4 <delay_ms>
    		adxl_read_values(DATA_START_ADDR);
    		x = ((data_rec[1]<<8)|data_rec[0]);
 8000eb6:	2032      	movs	r0, #50	@ 0x32
 8000eb8:	f7ff fd4a 	bl	8000950 <adxl_read_values>
    		y = ((data_rec[3]<<8)|data_rec[2]);
 8000ebc:	4b32      	ldr	r3, [pc, #200]	@ (8000f88 <main+0x180>)
 8000ebe:	785b      	ldrb	r3, [r3, #1]
 8000ec0:	b21b      	sxth	r3, r3
 8000ec2:	021b      	lsls	r3, r3, #8
 8000ec4:	b21a      	sxth	r2, r3
 8000ec6:	4b30      	ldr	r3, [pc, #192]	@ (8000f88 <main+0x180>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	b21b      	sxth	r3, r3
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	b21a      	sxth	r2, r3
 8000ed0:	4b2e      	ldr	r3, [pc, #184]	@ (8000f8c <main+0x184>)
 8000ed2:	801a      	strh	r2, [r3, #0]
    		z = ((data_rec[5]<<8)|data_rec[4]);
 8000ed4:	4b2c      	ldr	r3, [pc, #176]	@ (8000f88 <main+0x180>)
 8000ed6:	78db      	ldrb	r3, [r3, #3]
 8000ed8:	b21b      	sxth	r3, r3
 8000eda:	021b      	lsls	r3, r3, #8
 8000edc:	b21a      	sxth	r2, r3
 8000ede:	4b2a      	ldr	r3, [pc, #168]	@ (8000f88 <main+0x180>)
 8000ee0:	789b      	ldrb	r3, [r3, #2]
 8000ee2:	b21b      	sxth	r3, r3
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	b21a      	sxth	r2, r3
 8000ee8:	4b29      	ldr	r3, [pc, #164]	@ (8000f90 <main+0x188>)
 8000eea:	801a      	strh	r2, [r3, #0]

 8000eec:	4b26      	ldr	r3, [pc, #152]	@ (8000f88 <main+0x180>)
 8000eee:	795b      	ldrb	r3, [r3, #5]
 8000ef0:	b21b      	sxth	r3, r3
 8000ef2:	021b      	lsls	r3, r3, #8
 8000ef4:	b21a      	sxth	r2, r3
 8000ef6:	4b24      	ldr	r3, [pc, #144]	@ (8000f88 <main+0x180>)
 8000ef8:	791b      	ldrb	r3, [r3, #4]
 8000efa:	b21b      	sxth	r3, r3
 8000efc:	4313      	orrs	r3, r2
 8000efe:	b21a      	sxth	r2, r3
 8000f00:	4b24      	ldr	r3, [pc, #144]	@ (8000f94 <main+0x18c>)
 8000f02:	801a      	strh	r2, [r3, #0]
    		xg = x * 0.0078;
    		yg = y * 0.0078;
 8000f04:	4b21      	ldr	r3, [pc, #132]	@ (8000f8c <main+0x184>)
 8000f06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f7ff fc34 	bl	8000778 <__aeabi_i2d>
 8000f10:	a315      	add	r3, pc, #84	@ (adr r3, 8000f68 <main+0x160>)
 8000f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f16:	f7ff f9b3 	bl	8000280 <__aeabi_dmul>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	491e      	ldr	r1, [pc, #120]	@ (8000f98 <main+0x190>)
 8000f20:	e9c1 2300 	strd	r2, r3, [r1]
    		zg = z * 0.0078;
 8000f24:	4b1a      	ldr	r3, [pc, #104]	@ (8000f90 <main+0x188>)
 8000f26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff fc24 	bl	8000778 <__aeabi_i2d>
 8000f30:	a30d      	add	r3, pc, #52	@ (adr r3, 8000f68 <main+0x160>)
 8000f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f36:	f7ff f9a3 	bl	8000280 <__aeabi_dmul>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	4917      	ldr	r1, [pc, #92]	@ (8000f9c <main+0x194>)
 8000f40:	e9c1 2300 	strd	r2, r3, [r1]

 8000f44:	4b13      	ldr	r3, [pc, #76]	@ (8000f94 <main+0x18c>)
 8000f46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff fc14 	bl	8000778 <__aeabi_i2d>
 8000f50:	a305      	add	r3, pc, #20	@ (adr r3, 8000f68 <main+0x160>)
 8000f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f56:	f7ff f993 	bl	8000280 <__aeabi_dmul>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	4910      	ldr	r1, [pc, #64]	@ (8000fa0 <main+0x198>)
 8000f60:	e9c1 2300 	strd	r2, r3, [r1]
    {
 8000f64:	e760      	b.n	8000e28 <main+0x20>
 8000f66:	bf00      	nop
 8000f68:	8e8a71de 	.word	0x8e8a71de
 8000f6c:	3f7ff2e4 	.word	0x3f7ff2e4
 8000f70:	080021bc 	.word	0x080021bc
 8000f74:	20000086 	.word	0x20000086
 8000f78:	2000008c 	.word	0x2000008c
 8000f7c:	20000088 	.word	0x20000088
 8000f80:	20000090 	.word	0x20000090
 8000f84:	080021d8 	.word	0x080021d8
 8000f88:	20000080 	.word	0x20000080
 8000f8c:	20000094 	.word	0x20000094
 8000f90:	20000096 	.word	0x20000096
 8000f94:	20000098 	.word	0x20000098
 8000f98:	200000a0 	.word	0x200000a0
 8000f9c:	200000a8 	.word	0x200000a8
 8000fa0:	200000b0 	.word	0x200000b0

08000fa4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
 8000fb4:	e00a      	b.n	8000fcc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fb6:	f3af 8000 	nop.w
 8000fba:	4601      	mov	r1, r0
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	1c5a      	adds	r2, r3, #1
 8000fc0:	60ba      	str	r2, [r7, #8]
 8000fc2:	b2ca      	uxtb	r2, r1
 8000fc4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	697a      	ldr	r2, [r7, #20]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	dbf0      	blt.n	8000fb6 <_read+0x12>
  }

  return len;
 8000fd4:	687b      	ldr	r3, [r7, #4]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3718      	adds	r7, #24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b086      	sub	sp, #24
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	60f8      	str	r0, [r7, #12]
 8000fe6:	60b9      	str	r1, [r7, #8]
 8000fe8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	e009      	b.n	8001004 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	1c5a      	adds	r2, r3, #1
 8000ff4:	60ba      	str	r2, [r7, #8]
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f000 f8e5 	bl	80011c8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	3301      	adds	r3, #1
 8001002:	617b      	str	r3, [r7, #20]
 8001004:	697a      	ldr	r2, [r7, #20]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	429a      	cmp	r2, r3
 800100a:	dbf1      	blt.n	8000ff0 <_write+0x12>
  }
  return len;
 800100c:	687b      	ldr	r3, [r7, #4]
}
 800100e:	4618      	mov	r0, r3
 8001010:	3718      	adds	r7, #24
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}

08001016 <_close>:

int _close(int file)
{
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800101e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001022:	4618      	mov	r0, r3
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800102e:	b480      	push	{r7}
 8001030:	b083      	sub	sp, #12
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
 8001036:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800103e:	605a      	str	r2, [r3, #4]
  return 0;
 8001040:	2300      	movs	r3, #0
}
 8001042:	4618      	mov	r0, r3
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <_isatty>:

int _isatty(int file)
{
 800104e:	b480      	push	{r7}
 8001050:	b083      	sub	sp, #12
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001056:	2301      	movs	r3, #1
}
 8001058:	4618      	mov	r0, r3
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001070:	2300      	movs	r3, #0
}
 8001072:	4618      	mov	r0, r3
 8001074:	3714      	adds	r7, #20
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
	...

08001080 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b086      	sub	sp, #24
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001088:	4a14      	ldr	r2, [pc, #80]	@ (80010dc <_sbrk+0x5c>)
 800108a:	4b15      	ldr	r3, [pc, #84]	@ (80010e0 <_sbrk+0x60>)
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001094:	4b13      	ldr	r3, [pc, #76]	@ (80010e4 <_sbrk+0x64>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d102      	bne.n	80010a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800109c:	4b11      	ldr	r3, [pc, #68]	@ (80010e4 <_sbrk+0x64>)
 800109e:	4a12      	ldr	r2, [pc, #72]	@ (80010e8 <_sbrk+0x68>)
 80010a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010a2:	4b10      	ldr	r3, [pc, #64]	@ (80010e4 <_sbrk+0x64>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4413      	add	r3, r2
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d207      	bcs.n	80010c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010b0:	f000 fab0 	bl	8001614 <__errno>
 80010b4:	4603      	mov	r3, r0
 80010b6:	220c      	movs	r2, #12
 80010b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ba:	f04f 33ff 	mov.w	r3, #4294967295
 80010be:	e009      	b.n	80010d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010c0:	4b08      	ldr	r3, [pc, #32]	@ (80010e4 <_sbrk+0x64>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010c6:	4b07      	ldr	r3, [pc, #28]	@ (80010e4 <_sbrk+0x64>)
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4413      	add	r3, r2
 80010ce:	4a05      	ldr	r2, [pc, #20]	@ (80010e4 <_sbrk+0x64>)
 80010d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010d2:	68fb      	ldr	r3, [r7, #12]
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3718      	adds	r7, #24
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20018000 	.word	0x20018000
 80010e0:	00000400 	.word	0x00000400
 80010e4:	200000b8 	.word	0x200000b8
 80010e8:	20000210 	.word	0x20000210

080010ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	6039      	str	r1, [r7, #0]
 80010f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	db0a      	blt.n	8001116 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	b2da      	uxtb	r2, r3
 8001104:	490c      	ldr	r1, [pc, #48]	@ (8001138 <__NVIC_SetPriority+0x4c>)
 8001106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110a:	0112      	lsls	r2, r2, #4
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	440b      	add	r3, r1
 8001110:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001114:	e00a      	b.n	800112c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	b2da      	uxtb	r2, r3
 800111a:	4908      	ldr	r1, [pc, #32]	@ (800113c <__NVIC_SetPriority+0x50>)
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	f003 030f 	and.w	r3, r3, #15
 8001122:	3b04      	subs	r3, #4
 8001124:	0112      	lsls	r2, r2, #4
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	440b      	add	r3, r1
 800112a:	761a      	strb	r2, [r3, #24]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000e100 	.word	0xe000e100
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3b01      	subs	r3, #1
 800114c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001150:	d301      	bcc.n	8001156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001152:	2301      	movs	r3, #1
 8001154:	e00f      	b.n	8001176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001156:	4a0a      	ldr	r2, [pc, #40]	@ (8001180 <SysTick_Config+0x40>)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3b01      	subs	r3, #1
 800115c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800115e:	210f      	movs	r1, #15
 8001160:	f04f 30ff 	mov.w	r0, #4294967295
 8001164:	f7ff ffc2 	bl	80010ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001168:	4b05      	ldr	r3, [pc, #20]	@ (8001180 <SysTick_Config+0x40>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800116e:	4b04      	ldr	r3, [pc, #16]	@ (8001180 <SysTick_Config+0x40>)
 8001170:	2207      	movs	r2, #7
 8001172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	e000e010 	.word	0xe000e010

08001184 <systick_init>:
#include "stm32f4xx.h"

volatile uint32_t tick = 0;

void systick_init(void) {
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
    SysTick_Config(16000);  // 16 MHz → 1 ms tick
 8001188:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800118c:	f7ff ffd8 	bl	8001140 <SysTick_Config>
}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}

08001194 <millis>:

uint32_t millis(void) {
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
    return tick;
 8001198:	4b03      	ldr	r3, [pc, #12]	@ (80011a8 <millis+0x14>)
 800119a:	681b      	ldr	r3, [r3, #0]
}
 800119c:	4618      	mov	r0, r3
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	200000bc 	.word	0x200000bc

080011ac <SysTick_Handler>:

void SysTick_Handler(void) {
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
    tick++;
 80011b0:	4b04      	ldr	r3, [pc, #16]	@ (80011c4 <SysTick_Handler+0x18>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	3301      	adds	r3, #1
 80011b6:	4a03      	ldr	r2, [pc, #12]	@ (80011c4 <SysTick_Handler+0x18>)
 80011b8:	6013      	str	r3, [r2, #0]
}
 80011ba:	bf00      	nop
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	200000bc 	.word	0x200000bc

080011c8 <__io_putchar>:
static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate);
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate);
void uart2_write(int ch);

int __io_putchar(int ch)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	uart2_write(ch);
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f000 f851 	bl	8001278 <uart2_write>
	return ch;
 80011d6:	687b      	ldr	r3, [r7, #4]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}

080011e0 <uart2_tx_init>:
	USART2->CR1 |= CR1_UE;
}


void uart2_tx_init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
	/******Configure UART gpio pins******/
	RCC->AHB1ENR |= GPIOAEN;
 80011e4:	4b20      	ldr	r3, [pc, #128]	@ (8001268 <uart2_tx_init+0x88>)
 80011e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e8:	4a1f      	ldr	r2, [pc, #124]	@ (8001268 <uart2_tx_init+0x88>)
 80011ea:	f043 0301 	orr.w	r3, r3, #1
 80011ee:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOA->MODER |= (1U<<5);
 80011f0:	4b1e      	ldr	r3, [pc, #120]	@ (800126c <uart2_tx_init+0x8c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a1d      	ldr	r2, [pc, #116]	@ (800126c <uart2_tx_init+0x8c>)
 80011f6:	f043 0320 	orr.w	r3, r3, #32
 80011fa:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<4);
 80011fc:	4b1b      	ldr	r3, [pc, #108]	@ (800126c <uart2_tx_init+0x8c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a1a      	ldr	r2, [pc, #104]	@ (800126c <uart2_tx_init+0x8c>)
 8001202:	f023 0310 	bic.w	r3, r3, #16
 8001206:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[0] &=~(1U<<11);
 8001208:	4b18      	ldr	r3, [pc, #96]	@ (800126c <uart2_tx_init+0x8c>)
 800120a:	6a1b      	ldr	r3, [r3, #32]
 800120c:	4a17      	ldr	r2, [pc, #92]	@ (800126c <uart2_tx_init+0x8c>)
 800120e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001212:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 8001214:	4b15      	ldr	r3, [pc, #84]	@ (800126c <uart2_tx_init+0x8c>)
 8001216:	6a1b      	ldr	r3, [r3, #32]
 8001218:	4a14      	ldr	r2, [pc, #80]	@ (800126c <uart2_tx_init+0x8c>)
 800121a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800121e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 8001220:	4b12      	ldr	r3, [pc, #72]	@ (800126c <uart2_tx_init+0x8c>)
 8001222:	6a1b      	ldr	r3, [r3, #32]
 8001224:	4a11      	ldr	r2, [pc, #68]	@ (800126c <uart2_tx_init+0x8c>)
 8001226:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800122a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<8);
 800122c:	4b0f      	ldr	r3, [pc, #60]	@ (800126c <uart2_tx_init+0x8c>)
 800122e:	6a1b      	ldr	r3, [r3, #32]
 8001230:	4a0e      	ldr	r2, [pc, #56]	@ (800126c <uart2_tx_init+0x8c>)
 8001232:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001236:	6213      	str	r3, [r2, #32]


	/******Configure UART module******/
	/*Enable clock access to uart2*/
	RCC->APB1ENR |= UART2EN;
 8001238:	4b0b      	ldr	r3, [pc, #44]	@ (8001268 <uart2_tx_init+0x88>)
 800123a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123c:	4a0a      	ldr	r2, [pc, #40]	@ (8001268 <uart2_tx_init+0x88>)
 800123e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001242:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Configure baudrate*/
	uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 8001244:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001248:	4909      	ldr	r1, [pc, #36]	@ (8001270 <uart2_tx_init+0x90>)
 800124a:	480a      	ldr	r0, [pc, #40]	@ (8001274 <uart2_tx_init+0x94>)
 800124c:	f000 f82c 	bl	80012a8 <uart_set_baudrate>

	/*Configure the transfer direction*/
	USART2->CR1 = CR1_TE;
 8001250:	4b08      	ldr	r3, [pc, #32]	@ (8001274 <uart2_tx_init+0x94>)
 8001252:	2208      	movs	r2, #8
 8001254:	60da      	str	r2, [r3, #12]

	/*Enable UART module*/
	USART2->CR1 |= CR1_UE;
 8001256:	4b07      	ldr	r3, [pc, #28]	@ (8001274 <uart2_tx_init+0x94>)
 8001258:	68db      	ldr	r3, [r3, #12]
 800125a:	4a06      	ldr	r2, [pc, #24]	@ (8001274 <uart2_tx_init+0x94>)
 800125c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001260:	60d3      	str	r3, [r2, #12]
}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40023800 	.word	0x40023800
 800126c:	40020000 	.word	0x40020000
 8001270:	00f42400 	.word	0x00f42400
 8001274:	40004400 	.word	0x40004400

08001278 <uart2_write>:
	/*Read the data register*/
	return USART2->DR;
}

void uart2_write(int ch)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
	/*Make sure the transmit data register is empty*/
	while(!(USART2->SR & SR_TXE));
 8001280:	bf00      	nop
 8001282:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <uart2_write+0x2c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800128a:	2b00      	cmp	r3, #0
 800128c:	d0f9      	beq.n	8001282 <uart2_write+0xa>
	/*Write to the transmit data register*/
	USART2->DR = (ch & 0xFF);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a04      	ldr	r2, [pc, #16]	@ (80012a4 <uart2_write+0x2c>)
 8001292:	b2db      	uxtb	r3, r3
 8001294:	6053      	str	r3, [r2, #4]
}
 8001296:	bf00      	nop
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40004400 	.word	0x40004400

080012a8 <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, BaudRate);
 80012b4:	6879      	ldr	r1, [r7, #4]
 80012b6:	68b8      	ldr	r0, [r7, #8]
 80012b8:	f000 f808 	bl	80012cc <compute_uart_bd>
 80012bc:	4603      	mov	r3, r0
 80012be:	461a      	mov	r2, r3
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	609a      	str	r2, [r3, #8]
}
 80012c4:	bf00      	nop
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	085a      	lsrs	r2, r3, #1
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	441a      	add	r2, r3
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e4:	b29b      	uxth	r3, r3
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
	...

080012f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012f4:	480d      	ldr	r0, [pc, #52]	@ (800132c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012f8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012fc:	480c      	ldr	r0, [pc, #48]	@ (8001330 <LoopForever+0x6>)
  ldr r1, =_edata
 80012fe:	490d      	ldr	r1, [pc, #52]	@ (8001334 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001300:	4a0d      	ldr	r2, [pc, #52]	@ (8001338 <LoopForever+0xe>)
  movs r3, #0
 8001302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001304:	e002      	b.n	800130c <LoopCopyDataInit>

08001306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800130a:	3304      	adds	r3, #4

0800130c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800130c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800130e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001310:	d3f9      	bcc.n	8001306 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001312:	4a0a      	ldr	r2, [pc, #40]	@ (800133c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001314:	4c0a      	ldr	r4, [pc, #40]	@ (8001340 <LoopForever+0x16>)
  movs r3, #0
 8001316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001318:	e001      	b.n	800131e <LoopFillZerobss>

0800131a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800131a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800131c:	3204      	adds	r2, #4

0800131e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800131e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001320:	d3fb      	bcc.n	800131a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001322:	f000 f97d 	bl	8001620 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001326:	f7ff fd6f 	bl	8000e08 <main>

0800132a <LoopForever>:

LoopForever:
  b LoopForever
 800132a:	e7fe      	b.n	800132a <LoopForever>
  ldr   r0, =_estack
 800132c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001334:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001338:	08002228 	.word	0x08002228
  ldr r2, =_sbss
 800133c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001340:	2000020c 	.word	0x2000020c

08001344 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001344:	e7fe      	b.n	8001344 <ADC_IRQHandler>
	...

08001348 <std>:
 8001348:	2300      	movs	r3, #0
 800134a:	b510      	push	{r4, lr}
 800134c:	4604      	mov	r4, r0
 800134e:	e9c0 3300 	strd	r3, r3, [r0]
 8001352:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001356:	6083      	str	r3, [r0, #8]
 8001358:	8181      	strh	r1, [r0, #12]
 800135a:	6643      	str	r3, [r0, #100]	@ 0x64
 800135c:	81c2      	strh	r2, [r0, #14]
 800135e:	6183      	str	r3, [r0, #24]
 8001360:	4619      	mov	r1, r3
 8001362:	2208      	movs	r2, #8
 8001364:	305c      	adds	r0, #92	@ 0x5c
 8001366:	f000 f906 	bl	8001576 <memset>
 800136a:	4b0d      	ldr	r3, [pc, #52]	@ (80013a0 <std+0x58>)
 800136c:	6263      	str	r3, [r4, #36]	@ 0x24
 800136e:	4b0d      	ldr	r3, [pc, #52]	@ (80013a4 <std+0x5c>)
 8001370:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001372:	4b0d      	ldr	r3, [pc, #52]	@ (80013a8 <std+0x60>)
 8001374:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001376:	4b0d      	ldr	r3, [pc, #52]	@ (80013ac <std+0x64>)
 8001378:	6323      	str	r3, [r4, #48]	@ 0x30
 800137a:	4b0d      	ldr	r3, [pc, #52]	@ (80013b0 <std+0x68>)
 800137c:	6224      	str	r4, [r4, #32]
 800137e:	429c      	cmp	r4, r3
 8001380:	d006      	beq.n	8001390 <std+0x48>
 8001382:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001386:	4294      	cmp	r4, r2
 8001388:	d002      	beq.n	8001390 <std+0x48>
 800138a:	33d0      	adds	r3, #208	@ 0xd0
 800138c:	429c      	cmp	r4, r3
 800138e:	d105      	bne.n	800139c <std+0x54>
 8001390:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001394:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001398:	f000 b966 	b.w	8001668 <__retarget_lock_init_recursive>
 800139c:	bd10      	pop	{r4, pc}
 800139e:	bf00      	nop
 80013a0:	080014f1 	.word	0x080014f1
 80013a4:	08001513 	.word	0x08001513
 80013a8:	0800154b 	.word	0x0800154b
 80013ac:	0800156f 	.word	0x0800156f
 80013b0:	200000c0 	.word	0x200000c0

080013b4 <stdio_exit_handler>:
 80013b4:	4a02      	ldr	r2, [pc, #8]	@ (80013c0 <stdio_exit_handler+0xc>)
 80013b6:	4903      	ldr	r1, [pc, #12]	@ (80013c4 <stdio_exit_handler+0x10>)
 80013b8:	4803      	ldr	r0, [pc, #12]	@ (80013c8 <stdio_exit_handler+0x14>)
 80013ba:	f000 b869 	b.w	8001490 <_fwalk_sglue>
 80013be:	bf00      	nop
 80013c0:	20000000 	.word	0x20000000
 80013c4:	08001f05 	.word	0x08001f05
 80013c8:	20000010 	.word	0x20000010

080013cc <cleanup_stdio>:
 80013cc:	6841      	ldr	r1, [r0, #4]
 80013ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001400 <cleanup_stdio+0x34>)
 80013d0:	4299      	cmp	r1, r3
 80013d2:	b510      	push	{r4, lr}
 80013d4:	4604      	mov	r4, r0
 80013d6:	d001      	beq.n	80013dc <cleanup_stdio+0x10>
 80013d8:	f000 fd94 	bl	8001f04 <_fflush_r>
 80013dc:	68a1      	ldr	r1, [r4, #8]
 80013de:	4b09      	ldr	r3, [pc, #36]	@ (8001404 <cleanup_stdio+0x38>)
 80013e0:	4299      	cmp	r1, r3
 80013e2:	d002      	beq.n	80013ea <cleanup_stdio+0x1e>
 80013e4:	4620      	mov	r0, r4
 80013e6:	f000 fd8d 	bl	8001f04 <_fflush_r>
 80013ea:	68e1      	ldr	r1, [r4, #12]
 80013ec:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <cleanup_stdio+0x3c>)
 80013ee:	4299      	cmp	r1, r3
 80013f0:	d004      	beq.n	80013fc <cleanup_stdio+0x30>
 80013f2:	4620      	mov	r0, r4
 80013f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80013f8:	f000 bd84 	b.w	8001f04 <_fflush_r>
 80013fc:	bd10      	pop	{r4, pc}
 80013fe:	bf00      	nop
 8001400:	200000c0 	.word	0x200000c0
 8001404:	20000128 	.word	0x20000128
 8001408:	20000190 	.word	0x20000190

0800140c <global_stdio_init.part.0>:
 800140c:	b510      	push	{r4, lr}
 800140e:	4b0b      	ldr	r3, [pc, #44]	@ (800143c <global_stdio_init.part.0+0x30>)
 8001410:	4c0b      	ldr	r4, [pc, #44]	@ (8001440 <global_stdio_init.part.0+0x34>)
 8001412:	4a0c      	ldr	r2, [pc, #48]	@ (8001444 <global_stdio_init.part.0+0x38>)
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	4620      	mov	r0, r4
 8001418:	2200      	movs	r2, #0
 800141a:	2104      	movs	r1, #4
 800141c:	f7ff ff94 	bl	8001348 <std>
 8001420:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001424:	2201      	movs	r2, #1
 8001426:	2109      	movs	r1, #9
 8001428:	f7ff ff8e 	bl	8001348 <std>
 800142c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001430:	2202      	movs	r2, #2
 8001432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001436:	2112      	movs	r1, #18
 8001438:	f7ff bf86 	b.w	8001348 <std>
 800143c:	200001f8 	.word	0x200001f8
 8001440:	200000c0 	.word	0x200000c0
 8001444:	080013b5 	.word	0x080013b5

08001448 <__sfp_lock_acquire>:
 8001448:	4801      	ldr	r0, [pc, #4]	@ (8001450 <__sfp_lock_acquire+0x8>)
 800144a:	f000 b90e 	b.w	800166a <__retarget_lock_acquire_recursive>
 800144e:	bf00      	nop
 8001450:	20000201 	.word	0x20000201

08001454 <__sfp_lock_release>:
 8001454:	4801      	ldr	r0, [pc, #4]	@ (800145c <__sfp_lock_release+0x8>)
 8001456:	f000 b909 	b.w	800166c <__retarget_lock_release_recursive>
 800145a:	bf00      	nop
 800145c:	20000201 	.word	0x20000201

08001460 <__sinit>:
 8001460:	b510      	push	{r4, lr}
 8001462:	4604      	mov	r4, r0
 8001464:	f7ff fff0 	bl	8001448 <__sfp_lock_acquire>
 8001468:	6a23      	ldr	r3, [r4, #32]
 800146a:	b11b      	cbz	r3, 8001474 <__sinit+0x14>
 800146c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001470:	f7ff bff0 	b.w	8001454 <__sfp_lock_release>
 8001474:	4b04      	ldr	r3, [pc, #16]	@ (8001488 <__sinit+0x28>)
 8001476:	6223      	str	r3, [r4, #32]
 8001478:	4b04      	ldr	r3, [pc, #16]	@ (800148c <__sinit+0x2c>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d1f5      	bne.n	800146c <__sinit+0xc>
 8001480:	f7ff ffc4 	bl	800140c <global_stdio_init.part.0>
 8001484:	e7f2      	b.n	800146c <__sinit+0xc>
 8001486:	bf00      	nop
 8001488:	080013cd 	.word	0x080013cd
 800148c:	200001f8 	.word	0x200001f8

08001490 <_fwalk_sglue>:
 8001490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001494:	4607      	mov	r7, r0
 8001496:	4688      	mov	r8, r1
 8001498:	4614      	mov	r4, r2
 800149a:	2600      	movs	r6, #0
 800149c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80014a0:	f1b9 0901 	subs.w	r9, r9, #1
 80014a4:	d505      	bpl.n	80014b2 <_fwalk_sglue+0x22>
 80014a6:	6824      	ldr	r4, [r4, #0]
 80014a8:	2c00      	cmp	r4, #0
 80014aa:	d1f7      	bne.n	800149c <_fwalk_sglue+0xc>
 80014ac:	4630      	mov	r0, r6
 80014ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80014b2:	89ab      	ldrh	r3, [r5, #12]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d907      	bls.n	80014c8 <_fwalk_sglue+0x38>
 80014b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80014bc:	3301      	adds	r3, #1
 80014be:	d003      	beq.n	80014c8 <_fwalk_sglue+0x38>
 80014c0:	4629      	mov	r1, r5
 80014c2:	4638      	mov	r0, r7
 80014c4:	47c0      	blx	r8
 80014c6:	4306      	orrs	r6, r0
 80014c8:	3568      	adds	r5, #104	@ 0x68
 80014ca:	e7e9      	b.n	80014a0 <_fwalk_sglue+0x10>

080014cc <iprintf>:
 80014cc:	b40f      	push	{r0, r1, r2, r3}
 80014ce:	b507      	push	{r0, r1, r2, lr}
 80014d0:	4906      	ldr	r1, [pc, #24]	@ (80014ec <iprintf+0x20>)
 80014d2:	ab04      	add	r3, sp, #16
 80014d4:	6808      	ldr	r0, [r1, #0]
 80014d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80014da:	6881      	ldr	r1, [r0, #8]
 80014dc:	9301      	str	r3, [sp, #4]
 80014de:	f000 f9e9 	bl	80018b4 <_vfiprintf_r>
 80014e2:	b003      	add	sp, #12
 80014e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80014e8:	b004      	add	sp, #16
 80014ea:	4770      	bx	lr
 80014ec:	2000000c 	.word	0x2000000c

080014f0 <__sread>:
 80014f0:	b510      	push	{r4, lr}
 80014f2:	460c      	mov	r4, r1
 80014f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80014f8:	f000 f868 	bl	80015cc <_read_r>
 80014fc:	2800      	cmp	r0, #0
 80014fe:	bfab      	itete	ge
 8001500:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001502:	89a3      	ldrhlt	r3, [r4, #12]
 8001504:	181b      	addge	r3, r3, r0
 8001506:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800150a:	bfac      	ite	ge
 800150c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800150e:	81a3      	strhlt	r3, [r4, #12]
 8001510:	bd10      	pop	{r4, pc}

08001512 <__swrite>:
 8001512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001516:	461f      	mov	r7, r3
 8001518:	898b      	ldrh	r3, [r1, #12]
 800151a:	05db      	lsls	r3, r3, #23
 800151c:	4605      	mov	r5, r0
 800151e:	460c      	mov	r4, r1
 8001520:	4616      	mov	r6, r2
 8001522:	d505      	bpl.n	8001530 <__swrite+0x1e>
 8001524:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001528:	2302      	movs	r3, #2
 800152a:	2200      	movs	r2, #0
 800152c:	f000 f83c 	bl	80015a8 <_lseek_r>
 8001530:	89a3      	ldrh	r3, [r4, #12]
 8001532:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001536:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800153a:	81a3      	strh	r3, [r4, #12]
 800153c:	4632      	mov	r2, r6
 800153e:	463b      	mov	r3, r7
 8001540:	4628      	mov	r0, r5
 8001542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001546:	f000 b853 	b.w	80015f0 <_write_r>

0800154a <__sseek>:
 800154a:	b510      	push	{r4, lr}
 800154c:	460c      	mov	r4, r1
 800154e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001552:	f000 f829 	bl	80015a8 <_lseek_r>
 8001556:	1c43      	adds	r3, r0, #1
 8001558:	89a3      	ldrh	r3, [r4, #12]
 800155a:	bf15      	itete	ne
 800155c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800155e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001562:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001566:	81a3      	strheq	r3, [r4, #12]
 8001568:	bf18      	it	ne
 800156a:	81a3      	strhne	r3, [r4, #12]
 800156c:	bd10      	pop	{r4, pc}

0800156e <__sclose>:
 800156e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001572:	f000 b809 	b.w	8001588 <_close_r>

08001576 <memset>:
 8001576:	4402      	add	r2, r0
 8001578:	4603      	mov	r3, r0
 800157a:	4293      	cmp	r3, r2
 800157c:	d100      	bne.n	8001580 <memset+0xa>
 800157e:	4770      	bx	lr
 8001580:	f803 1b01 	strb.w	r1, [r3], #1
 8001584:	e7f9      	b.n	800157a <memset+0x4>
	...

08001588 <_close_r>:
 8001588:	b538      	push	{r3, r4, r5, lr}
 800158a:	4d06      	ldr	r5, [pc, #24]	@ (80015a4 <_close_r+0x1c>)
 800158c:	2300      	movs	r3, #0
 800158e:	4604      	mov	r4, r0
 8001590:	4608      	mov	r0, r1
 8001592:	602b      	str	r3, [r5, #0]
 8001594:	f7ff fd3f 	bl	8001016 <_close>
 8001598:	1c43      	adds	r3, r0, #1
 800159a:	d102      	bne.n	80015a2 <_close_r+0x1a>
 800159c:	682b      	ldr	r3, [r5, #0]
 800159e:	b103      	cbz	r3, 80015a2 <_close_r+0x1a>
 80015a0:	6023      	str	r3, [r4, #0]
 80015a2:	bd38      	pop	{r3, r4, r5, pc}
 80015a4:	200001fc 	.word	0x200001fc

080015a8 <_lseek_r>:
 80015a8:	b538      	push	{r3, r4, r5, lr}
 80015aa:	4d07      	ldr	r5, [pc, #28]	@ (80015c8 <_lseek_r+0x20>)
 80015ac:	4604      	mov	r4, r0
 80015ae:	4608      	mov	r0, r1
 80015b0:	4611      	mov	r1, r2
 80015b2:	2200      	movs	r2, #0
 80015b4:	602a      	str	r2, [r5, #0]
 80015b6:	461a      	mov	r2, r3
 80015b8:	f7ff fd54 	bl	8001064 <_lseek>
 80015bc:	1c43      	adds	r3, r0, #1
 80015be:	d102      	bne.n	80015c6 <_lseek_r+0x1e>
 80015c0:	682b      	ldr	r3, [r5, #0]
 80015c2:	b103      	cbz	r3, 80015c6 <_lseek_r+0x1e>
 80015c4:	6023      	str	r3, [r4, #0]
 80015c6:	bd38      	pop	{r3, r4, r5, pc}
 80015c8:	200001fc 	.word	0x200001fc

080015cc <_read_r>:
 80015cc:	b538      	push	{r3, r4, r5, lr}
 80015ce:	4d07      	ldr	r5, [pc, #28]	@ (80015ec <_read_r+0x20>)
 80015d0:	4604      	mov	r4, r0
 80015d2:	4608      	mov	r0, r1
 80015d4:	4611      	mov	r1, r2
 80015d6:	2200      	movs	r2, #0
 80015d8:	602a      	str	r2, [r5, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	f7ff fce2 	bl	8000fa4 <_read>
 80015e0:	1c43      	adds	r3, r0, #1
 80015e2:	d102      	bne.n	80015ea <_read_r+0x1e>
 80015e4:	682b      	ldr	r3, [r5, #0]
 80015e6:	b103      	cbz	r3, 80015ea <_read_r+0x1e>
 80015e8:	6023      	str	r3, [r4, #0]
 80015ea:	bd38      	pop	{r3, r4, r5, pc}
 80015ec:	200001fc 	.word	0x200001fc

080015f0 <_write_r>:
 80015f0:	b538      	push	{r3, r4, r5, lr}
 80015f2:	4d07      	ldr	r5, [pc, #28]	@ (8001610 <_write_r+0x20>)
 80015f4:	4604      	mov	r4, r0
 80015f6:	4608      	mov	r0, r1
 80015f8:	4611      	mov	r1, r2
 80015fa:	2200      	movs	r2, #0
 80015fc:	602a      	str	r2, [r5, #0]
 80015fe:	461a      	mov	r2, r3
 8001600:	f7ff fced 	bl	8000fde <_write>
 8001604:	1c43      	adds	r3, r0, #1
 8001606:	d102      	bne.n	800160e <_write_r+0x1e>
 8001608:	682b      	ldr	r3, [r5, #0]
 800160a:	b103      	cbz	r3, 800160e <_write_r+0x1e>
 800160c:	6023      	str	r3, [r4, #0]
 800160e:	bd38      	pop	{r3, r4, r5, pc}
 8001610:	200001fc 	.word	0x200001fc

08001614 <__errno>:
 8001614:	4b01      	ldr	r3, [pc, #4]	@ (800161c <__errno+0x8>)
 8001616:	6818      	ldr	r0, [r3, #0]
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	2000000c 	.word	0x2000000c

08001620 <__libc_init_array>:
 8001620:	b570      	push	{r4, r5, r6, lr}
 8001622:	4d0d      	ldr	r5, [pc, #52]	@ (8001658 <__libc_init_array+0x38>)
 8001624:	4c0d      	ldr	r4, [pc, #52]	@ (800165c <__libc_init_array+0x3c>)
 8001626:	1b64      	subs	r4, r4, r5
 8001628:	10a4      	asrs	r4, r4, #2
 800162a:	2600      	movs	r6, #0
 800162c:	42a6      	cmp	r6, r4
 800162e:	d109      	bne.n	8001644 <__libc_init_array+0x24>
 8001630:	4d0b      	ldr	r5, [pc, #44]	@ (8001660 <__libc_init_array+0x40>)
 8001632:	4c0c      	ldr	r4, [pc, #48]	@ (8001664 <__libc_init_array+0x44>)
 8001634:	f000 fdb6 	bl	80021a4 <_init>
 8001638:	1b64      	subs	r4, r4, r5
 800163a:	10a4      	asrs	r4, r4, #2
 800163c:	2600      	movs	r6, #0
 800163e:	42a6      	cmp	r6, r4
 8001640:	d105      	bne.n	800164e <__libc_init_array+0x2e>
 8001642:	bd70      	pop	{r4, r5, r6, pc}
 8001644:	f855 3b04 	ldr.w	r3, [r5], #4
 8001648:	4798      	blx	r3
 800164a:	3601      	adds	r6, #1
 800164c:	e7ee      	b.n	800162c <__libc_init_array+0xc>
 800164e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001652:	4798      	blx	r3
 8001654:	3601      	adds	r6, #1
 8001656:	e7f2      	b.n	800163e <__libc_init_array+0x1e>
 8001658:	08002220 	.word	0x08002220
 800165c:	08002220 	.word	0x08002220
 8001660:	08002220 	.word	0x08002220
 8001664:	08002224 	.word	0x08002224

08001668 <__retarget_lock_init_recursive>:
 8001668:	4770      	bx	lr

0800166a <__retarget_lock_acquire_recursive>:
 800166a:	4770      	bx	lr

0800166c <__retarget_lock_release_recursive>:
 800166c:	4770      	bx	lr
	...

08001670 <_free_r>:
 8001670:	b538      	push	{r3, r4, r5, lr}
 8001672:	4605      	mov	r5, r0
 8001674:	2900      	cmp	r1, #0
 8001676:	d041      	beq.n	80016fc <_free_r+0x8c>
 8001678:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800167c:	1f0c      	subs	r4, r1, #4
 800167e:	2b00      	cmp	r3, #0
 8001680:	bfb8      	it	lt
 8001682:	18e4      	addlt	r4, r4, r3
 8001684:	f000 f8e0 	bl	8001848 <__malloc_lock>
 8001688:	4a1d      	ldr	r2, [pc, #116]	@ (8001700 <_free_r+0x90>)
 800168a:	6813      	ldr	r3, [r2, #0]
 800168c:	b933      	cbnz	r3, 800169c <_free_r+0x2c>
 800168e:	6063      	str	r3, [r4, #4]
 8001690:	6014      	str	r4, [r2, #0]
 8001692:	4628      	mov	r0, r5
 8001694:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001698:	f000 b8dc 	b.w	8001854 <__malloc_unlock>
 800169c:	42a3      	cmp	r3, r4
 800169e:	d908      	bls.n	80016b2 <_free_r+0x42>
 80016a0:	6820      	ldr	r0, [r4, #0]
 80016a2:	1821      	adds	r1, r4, r0
 80016a4:	428b      	cmp	r3, r1
 80016a6:	bf01      	itttt	eq
 80016a8:	6819      	ldreq	r1, [r3, #0]
 80016aa:	685b      	ldreq	r3, [r3, #4]
 80016ac:	1809      	addeq	r1, r1, r0
 80016ae:	6021      	streq	r1, [r4, #0]
 80016b0:	e7ed      	b.n	800168e <_free_r+0x1e>
 80016b2:	461a      	mov	r2, r3
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	b10b      	cbz	r3, 80016bc <_free_r+0x4c>
 80016b8:	42a3      	cmp	r3, r4
 80016ba:	d9fa      	bls.n	80016b2 <_free_r+0x42>
 80016bc:	6811      	ldr	r1, [r2, #0]
 80016be:	1850      	adds	r0, r2, r1
 80016c0:	42a0      	cmp	r0, r4
 80016c2:	d10b      	bne.n	80016dc <_free_r+0x6c>
 80016c4:	6820      	ldr	r0, [r4, #0]
 80016c6:	4401      	add	r1, r0
 80016c8:	1850      	adds	r0, r2, r1
 80016ca:	4283      	cmp	r3, r0
 80016cc:	6011      	str	r1, [r2, #0]
 80016ce:	d1e0      	bne.n	8001692 <_free_r+0x22>
 80016d0:	6818      	ldr	r0, [r3, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	6053      	str	r3, [r2, #4]
 80016d6:	4408      	add	r0, r1
 80016d8:	6010      	str	r0, [r2, #0]
 80016da:	e7da      	b.n	8001692 <_free_r+0x22>
 80016dc:	d902      	bls.n	80016e4 <_free_r+0x74>
 80016de:	230c      	movs	r3, #12
 80016e0:	602b      	str	r3, [r5, #0]
 80016e2:	e7d6      	b.n	8001692 <_free_r+0x22>
 80016e4:	6820      	ldr	r0, [r4, #0]
 80016e6:	1821      	adds	r1, r4, r0
 80016e8:	428b      	cmp	r3, r1
 80016ea:	bf04      	itt	eq
 80016ec:	6819      	ldreq	r1, [r3, #0]
 80016ee:	685b      	ldreq	r3, [r3, #4]
 80016f0:	6063      	str	r3, [r4, #4]
 80016f2:	bf04      	itt	eq
 80016f4:	1809      	addeq	r1, r1, r0
 80016f6:	6021      	streq	r1, [r4, #0]
 80016f8:	6054      	str	r4, [r2, #4]
 80016fa:	e7ca      	b.n	8001692 <_free_r+0x22>
 80016fc:	bd38      	pop	{r3, r4, r5, pc}
 80016fe:	bf00      	nop
 8001700:	20000208 	.word	0x20000208

08001704 <sbrk_aligned>:
 8001704:	b570      	push	{r4, r5, r6, lr}
 8001706:	4e0f      	ldr	r6, [pc, #60]	@ (8001744 <sbrk_aligned+0x40>)
 8001708:	460c      	mov	r4, r1
 800170a:	6831      	ldr	r1, [r6, #0]
 800170c:	4605      	mov	r5, r0
 800170e:	b911      	cbnz	r1, 8001716 <sbrk_aligned+0x12>
 8001710:	f000 fcb4 	bl	800207c <_sbrk_r>
 8001714:	6030      	str	r0, [r6, #0]
 8001716:	4621      	mov	r1, r4
 8001718:	4628      	mov	r0, r5
 800171a:	f000 fcaf 	bl	800207c <_sbrk_r>
 800171e:	1c43      	adds	r3, r0, #1
 8001720:	d103      	bne.n	800172a <sbrk_aligned+0x26>
 8001722:	f04f 34ff 	mov.w	r4, #4294967295
 8001726:	4620      	mov	r0, r4
 8001728:	bd70      	pop	{r4, r5, r6, pc}
 800172a:	1cc4      	adds	r4, r0, #3
 800172c:	f024 0403 	bic.w	r4, r4, #3
 8001730:	42a0      	cmp	r0, r4
 8001732:	d0f8      	beq.n	8001726 <sbrk_aligned+0x22>
 8001734:	1a21      	subs	r1, r4, r0
 8001736:	4628      	mov	r0, r5
 8001738:	f000 fca0 	bl	800207c <_sbrk_r>
 800173c:	3001      	adds	r0, #1
 800173e:	d1f2      	bne.n	8001726 <sbrk_aligned+0x22>
 8001740:	e7ef      	b.n	8001722 <sbrk_aligned+0x1e>
 8001742:	bf00      	nop
 8001744:	20000204 	.word	0x20000204

08001748 <_malloc_r>:
 8001748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800174c:	1ccd      	adds	r5, r1, #3
 800174e:	f025 0503 	bic.w	r5, r5, #3
 8001752:	3508      	adds	r5, #8
 8001754:	2d0c      	cmp	r5, #12
 8001756:	bf38      	it	cc
 8001758:	250c      	movcc	r5, #12
 800175a:	2d00      	cmp	r5, #0
 800175c:	4606      	mov	r6, r0
 800175e:	db01      	blt.n	8001764 <_malloc_r+0x1c>
 8001760:	42a9      	cmp	r1, r5
 8001762:	d904      	bls.n	800176e <_malloc_r+0x26>
 8001764:	230c      	movs	r3, #12
 8001766:	6033      	str	r3, [r6, #0]
 8001768:	2000      	movs	r0, #0
 800176a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800176e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001844 <_malloc_r+0xfc>
 8001772:	f000 f869 	bl	8001848 <__malloc_lock>
 8001776:	f8d8 3000 	ldr.w	r3, [r8]
 800177a:	461c      	mov	r4, r3
 800177c:	bb44      	cbnz	r4, 80017d0 <_malloc_r+0x88>
 800177e:	4629      	mov	r1, r5
 8001780:	4630      	mov	r0, r6
 8001782:	f7ff ffbf 	bl	8001704 <sbrk_aligned>
 8001786:	1c43      	adds	r3, r0, #1
 8001788:	4604      	mov	r4, r0
 800178a:	d158      	bne.n	800183e <_malloc_r+0xf6>
 800178c:	f8d8 4000 	ldr.w	r4, [r8]
 8001790:	4627      	mov	r7, r4
 8001792:	2f00      	cmp	r7, #0
 8001794:	d143      	bne.n	800181e <_malloc_r+0xd6>
 8001796:	2c00      	cmp	r4, #0
 8001798:	d04b      	beq.n	8001832 <_malloc_r+0xea>
 800179a:	6823      	ldr	r3, [r4, #0]
 800179c:	4639      	mov	r1, r7
 800179e:	4630      	mov	r0, r6
 80017a0:	eb04 0903 	add.w	r9, r4, r3
 80017a4:	f000 fc6a 	bl	800207c <_sbrk_r>
 80017a8:	4581      	cmp	r9, r0
 80017aa:	d142      	bne.n	8001832 <_malloc_r+0xea>
 80017ac:	6821      	ldr	r1, [r4, #0]
 80017ae:	1a6d      	subs	r5, r5, r1
 80017b0:	4629      	mov	r1, r5
 80017b2:	4630      	mov	r0, r6
 80017b4:	f7ff ffa6 	bl	8001704 <sbrk_aligned>
 80017b8:	3001      	adds	r0, #1
 80017ba:	d03a      	beq.n	8001832 <_malloc_r+0xea>
 80017bc:	6823      	ldr	r3, [r4, #0]
 80017be:	442b      	add	r3, r5
 80017c0:	6023      	str	r3, [r4, #0]
 80017c2:	f8d8 3000 	ldr.w	r3, [r8]
 80017c6:	685a      	ldr	r2, [r3, #4]
 80017c8:	bb62      	cbnz	r2, 8001824 <_malloc_r+0xdc>
 80017ca:	f8c8 7000 	str.w	r7, [r8]
 80017ce:	e00f      	b.n	80017f0 <_malloc_r+0xa8>
 80017d0:	6822      	ldr	r2, [r4, #0]
 80017d2:	1b52      	subs	r2, r2, r5
 80017d4:	d420      	bmi.n	8001818 <_malloc_r+0xd0>
 80017d6:	2a0b      	cmp	r2, #11
 80017d8:	d917      	bls.n	800180a <_malloc_r+0xc2>
 80017da:	1961      	adds	r1, r4, r5
 80017dc:	42a3      	cmp	r3, r4
 80017de:	6025      	str	r5, [r4, #0]
 80017e0:	bf18      	it	ne
 80017e2:	6059      	strne	r1, [r3, #4]
 80017e4:	6863      	ldr	r3, [r4, #4]
 80017e6:	bf08      	it	eq
 80017e8:	f8c8 1000 	streq.w	r1, [r8]
 80017ec:	5162      	str	r2, [r4, r5]
 80017ee:	604b      	str	r3, [r1, #4]
 80017f0:	4630      	mov	r0, r6
 80017f2:	f000 f82f 	bl	8001854 <__malloc_unlock>
 80017f6:	f104 000b 	add.w	r0, r4, #11
 80017fa:	1d23      	adds	r3, r4, #4
 80017fc:	f020 0007 	bic.w	r0, r0, #7
 8001800:	1ac2      	subs	r2, r0, r3
 8001802:	bf1c      	itt	ne
 8001804:	1a1b      	subne	r3, r3, r0
 8001806:	50a3      	strne	r3, [r4, r2]
 8001808:	e7af      	b.n	800176a <_malloc_r+0x22>
 800180a:	6862      	ldr	r2, [r4, #4]
 800180c:	42a3      	cmp	r3, r4
 800180e:	bf0c      	ite	eq
 8001810:	f8c8 2000 	streq.w	r2, [r8]
 8001814:	605a      	strne	r2, [r3, #4]
 8001816:	e7eb      	b.n	80017f0 <_malloc_r+0xa8>
 8001818:	4623      	mov	r3, r4
 800181a:	6864      	ldr	r4, [r4, #4]
 800181c:	e7ae      	b.n	800177c <_malloc_r+0x34>
 800181e:	463c      	mov	r4, r7
 8001820:	687f      	ldr	r7, [r7, #4]
 8001822:	e7b6      	b.n	8001792 <_malloc_r+0x4a>
 8001824:	461a      	mov	r2, r3
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	42a3      	cmp	r3, r4
 800182a:	d1fb      	bne.n	8001824 <_malloc_r+0xdc>
 800182c:	2300      	movs	r3, #0
 800182e:	6053      	str	r3, [r2, #4]
 8001830:	e7de      	b.n	80017f0 <_malloc_r+0xa8>
 8001832:	230c      	movs	r3, #12
 8001834:	6033      	str	r3, [r6, #0]
 8001836:	4630      	mov	r0, r6
 8001838:	f000 f80c 	bl	8001854 <__malloc_unlock>
 800183c:	e794      	b.n	8001768 <_malloc_r+0x20>
 800183e:	6005      	str	r5, [r0, #0]
 8001840:	e7d6      	b.n	80017f0 <_malloc_r+0xa8>
 8001842:	bf00      	nop
 8001844:	20000208 	.word	0x20000208

08001848 <__malloc_lock>:
 8001848:	4801      	ldr	r0, [pc, #4]	@ (8001850 <__malloc_lock+0x8>)
 800184a:	f7ff bf0e 	b.w	800166a <__retarget_lock_acquire_recursive>
 800184e:	bf00      	nop
 8001850:	20000200 	.word	0x20000200

08001854 <__malloc_unlock>:
 8001854:	4801      	ldr	r0, [pc, #4]	@ (800185c <__malloc_unlock+0x8>)
 8001856:	f7ff bf09 	b.w	800166c <__retarget_lock_release_recursive>
 800185a:	bf00      	nop
 800185c:	20000200 	.word	0x20000200

08001860 <__sfputc_r>:
 8001860:	6893      	ldr	r3, [r2, #8]
 8001862:	3b01      	subs	r3, #1
 8001864:	2b00      	cmp	r3, #0
 8001866:	b410      	push	{r4}
 8001868:	6093      	str	r3, [r2, #8]
 800186a:	da08      	bge.n	800187e <__sfputc_r+0x1e>
 800186c:	6994      	ldr	r4, [r2, #24]
 800186e:	42a3      	cmp	r3, r4
 8001870:	db01      	blt.n	8001876 <__sfputc_r+0x16>
 8001872:	290a      	cmp	r1, #10
 8001874:	d103      	bne.n	800187e <__sfputc_r+0x1e>
 8001876:	f85d 4b04 	ldr.w	r4, [sp], #4
 800187a:	f000 bb6b 	b.w	8001f54 <__swbuf_r>
 800187e:	6813      	ldr	r3, [r2, #0]
 8001880:	1c58      	adds	r0, r3, #1
 8001882:	6010      	str	r0, [r2, #0]
 8001884:	7019      	strb	r1, [r3, #0]
 8001886:	4608      	mov	r0, r1
 8001888:	f85d 4b04 	ldr.w	r4, [sp], #4
 800188c:	4770      	bx	lr

0800188e <__sfputs_r>:
 800188e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001890:	4606      	mov	r6, r0
 8001892:	460f      	mov	r7, r1
 8001894:	4614      	mov	r4, r2
 8001896:	18d5      	adds	r5, r2, r3
 8001898:	42ac      	cmp	r4, r5
 800189a:	d101      	bne.n	80018a0 <__sfputs_r+0x12>
 800189c:	2000      	movs	r0, #0
 800189e:	e007      	b.n	80018b0 <__sfputs_r+0x22>
 80018a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018a4:	463a      	mov	r2, r7
 80018a6:	4630      	mov	r0, r6
 80018a8:	f7ff ffda 	bl	8001860 <__sfputc_r>
 80018ac:	1c43      	adds	r3, r0, #1
 80018ae:	d1f3      	bne.n	8001898 <__sfputs_r+0xa>
 80018b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080018b4 <_vfiprintf_r>:
 80018b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018b8:	460d      	mov	r5, r1
 80018ba:	b09d      	sub	sp, #116	@ 0x74
 80018bc:	4614      	mov	r4, r2
 80018be:	4698      	mov	r8, r3
 80018c0:	4606      	mov	r6, r0
 80018c2:	b118      	cbz	r0, 80018cc <_vfiprintf_r+0x18>
 80018c4:	6a03      	ldr	r3, [r0, #32]
 80018c6:	b90b      	cbnz	r3, 80018cc <_vfiprintf_r+0x18>
 80018c8:	f7ff fdca 	bl	8001460 <__sinit>
 80018cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80018ce:	07d9      	lsls	r1, r3, #31
 80018d0:	d405      	bmi.n	80018de <_vfiprintf_r+0x2a>
 80018d2:	89ab      	ldrh	r3, [r5, #12]
 80018d4:	059a      	lsls	r2, r3, #22
 80018d6:	d402      	bmi.n	80018de <_vfiprintf_r+0x2a>
 80018d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80018da:	f7ff fec6 	bl	800166a <__retarget_lock_acquire_recursive>
 80018de:	89ab      	ldrh	r3, [r5, #12]
 80018e0:	071b      	lsls	r3, r3, #28
 80018e2:	d501      	bpl.n	80018e8 <_vfiprintf_r+0x34>
 80018e4:	692b      	ldr	r3, [r5, #16]
 80018e6:	b99b      	cbnz	r3, 8001910 <_vfiprintf_r+0x5c>
 80018e8:	4629      	mov	r1, r5
 80018ea:	4630      	mov	r0, r6
 80018ec:	f000 fb70 	bl	8001fd0 <__swsetup_r>
 80018f0:	b170      	cbz	r0, 8001910 <_vfiprintf_r+0x5c>
 80018f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80018f4:	07dc      	lsls	r4, r3, #31
 80018f6:	d504      	bpl.n	8001902 <_vfiprintf_r+0x4e>
 80018f8:	f04f 30ff 	mov.w	r0, #4294967295
 80018fc:	b01d      	add	sp, #116	@ 0x74
 80018fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001902:	89ab      	ldrh	r3, [r5, #12]
 8001904:	0598      	lsls	r0, r3, #22
 8001906:	d4f7      	bmi.n	80018f8 <_vfiprintf_r+0x44>
 8001908:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800190a:	f7ff feaf 	bl	800166c <__retarget_lock_release_recursive>
 800190e:	e7f3      	b.n	80018f8 <_vfiprintf_r+0x44>
 8001910:	2300      	movs	r3, #0
 8001912:	9309      	str	r3, [sp, #36]	@ 0x24
 8001914:	2320      	movs	r3, #32
 8001916:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800191a:	f8cd 800c 	str.w	r8, [sp, #12]
 800191e:	2330      	movs	r3, #48	@ 0x30
 8001920:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8001ad0 <_vfiprintf_r+0x21c>
 8001924:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001928:	f04f 0901 	mov.w	r9, #1
 800192c:	4623      	mov	r3, r4
 800192e:	469a      	mov	sl, r3
 8001930:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001934:	b10a      	cbz	r2, 800193a <_vfiprintf_r+0x86>
 8001936:	2a25      	cmp	r2, #37	@ 0x25
 8001938:	d1f9      	bne.n	800192e <_vfiprintf_r+0x7a>
 800193a:	ebba 0b04 	subs.w	fp, sl, r4
 800193e:	d00b      	beq.n	8001958 <_vfiprintf_r+0xa4>
 8001940:	465b      	mov	r3, fp
 8001942:	4622      	mov	r2, r4
 8001944:	4629      	mov	r1, r5
 8001946:	4630      	mov	r0, r6
 8001948:	f7ff ffa1 	bl	800188e <__sfputs_r>
 800194c:	3001      	adds	r0, #1
 800194e:	f000 80a7 	beq.w	8001aa0 <_vfiprintf_r+0x1ec>
 8001952:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001954:	445a      	add	r2, fp
 8001956:	9209      	str	r2, [sp, #36]	@ 0x24
 8001958:	f89a 3000 	ldrb.w	r3, [sl]
 800195c:	2b00      	cmp	r3, #0
 800195e:	f000 809f 	beq.w	8001aa0 <_vfiprintf_r+0x1ec>
 8001962:	2300      	movs	r3, #0
 8001964:	f04f 32ff 	mov.w	r2, #4294967295
 8001968:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800196c:	f10a 0a01 	add.w	sl, sl, #1
 8001970:	9304      	str	r3, [sp, #16]
 8001972:	9307      	str	r3, [sp, #28]
 8001974:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001978:	931a      	str	r3, [sp, #104]	@ 0x68
 800197a:	4654      	mov	r4, sl
 800197c:	2205      	movs	r2, #5
 800197e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001982:	4853      	ldr	r0, [pc, #332]	@ (8001ad0 <_vfiprintf_r+0x21c>)
 8001984:	f7fe fc2c 	bl	80001e0 <memchr>
 8001988:	9a04      	ldr	r2, [sp, #16]
 800198a:	b9d8      	cbnz	r0, 80019c4 <_vfiprintf_r+0x110>
 800198c:	06d1      	lsls	r1, r2, #27
 800198e:	bf44      	itt	mi
 8001990:	2320      	movmi	r3, #32
 8001992:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001996:	0713      	lsls	r3, r2, #28
 8001998:	bf44      	itt	mi
 800199a:	232b      	movmi	r3, #43	@ 0x2b
 800199c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80019a0:	f89a 3000 	ldrb.w	r3, [sl]
 80019a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80019a6:	d015      	beq.n	80019d4 <_vfiprintf_r+0x120>
 80019a8:	9a07      	ldr	r2, [sp, #28]
 80019aa:	4654      	mov	r4, sl
 80019ac:	2000      	movs	r0, #0
 80019ae:	f04f 0c0a 	mov.w	ip, #10
 80019b2:	4621      	mov	r1, r4
 80019b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80019b8:	3b30      	subs	r3, #48	@ 0x30
 80019ba:	2b09      	cmp	r3, #9
 80019bc:	d94b      	bls.n	8001a56 <_vfiprintf_r+0x1a2>
 80019be:	b1b0      	cbz	r0, 80019ee <_vfiprintf_r+0x13a>
 80019c0:	9207      	str	r2, [sp, #28]
 80019c2:	e014      	b.n	80019ee <_vfiprintf_r+0x13a>
 80019c4:	eba0 0308 	sub.w	r3, r0, r8
 80019c8:	fa09 f303 	lsl.w	r3, r9, r3
 80019cc:	4313      	orrs	r3, r2
 80019ce:	9304      	str	r3, [sp, #16]
 80019d0:	46a2      	mov	sl, r4
 80019d2:	e7d2      	b.n	800197a <_vfiprintf_r+0xc6>
 80019d4:	9b03      	ldr	r3, [sp, #12]
 80019d6:	1d19      	adds	r1, r3, #4
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	9103      	str	r1, [sp, #12]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	bfbb      	ittet	lt
 80019e0:	425b      	neglt	r3, r3
 80019e2:	f042 0202 	orrlt.w	r2, r2, #2
 80019e6:	9307      	strge	r3, [sp, #28]
 80019e8:	9307      	strlt	r3, [sp, #28]
 80019ea:	bfb8      	it	lt
 80019ec:	9204      	strlt	r2, [sp, #16]
 80019ee:	7823      	ldrb	r3, [r4, #0]
 80019f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80019f2:	d10a      	bne.n	8001a0a <_vfiprintf_r+0x156>
 80019f4:	7863      	ldrb	r3, [r4, #1]
 80019f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80019f8:	d132      	bne.n	8001a60 <_vfiprintf_r+0x1ac>
 80019fa:	9b03      	ldr	r3, [sp, #12]
 80019fc:	1d1a      	adds	r2, r3, #4
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	9203      	str	r2, [sp, #12]
 8001a02:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001a06:	3402      	adds	r4, #2
 8001a08:	9305      	str	r3, [sp, #20]
 8001a0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001ae0 <_vfiprintf_r+0x22c>
 8001a0e:	7821      	ldrb	r1, [r4, #0]
 8001a10:	2203      	movs	r2, #3
 8001a12:	4650      	mov	r0, sl
 8001a14:	f7fe fbe4 	bl	80001e0 <memchr>
 8001a18:	b138      	cbz	r0, 8001a2a <_vfiprintf_r+0x176>
 8001a1a:	9b04      	ldr	r3, [sp, #16]
 8001a1c:	eba0 000a 	sub.w	r0, r0, sl
 8001a20:	2240      	movs	r2, #64	@ 0x40
 8001a22:	4082      	lsls	r2, r0
 8001a24:	4313      	orrs	r3, r2
 8001a26:	3401      	adds	r4, #1
 8001a28:	9304      	str	r3, [sp, #16]
 8001a2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001a2e:	4829      	ldr	r0, [pc, #164]	@ (8001ad4 <_vfiprintf_r+0x220>)
 8001a30:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001a34:	2206      	movs	r2, #6
 8001a36:	f7fe fbd3 	bl	80001e0 <memchr>
 8001a3a:	2800      	cmp	r0, #0
 8001a3c:	d03f      	beq.n	8001abe <_vfiprintf_r+0x20a>
 8001a3e:	4b26      	ldr	r3, [pc, #152]	@ (8001ad8 <_vfiprintf_r+0x224>)
 8001a40:	bb1b      	cbnz	r3, 8001a8a <_vfiprintf_r+0x1d6>
 8001a42:	9b03      	ldr	r3, [sp, #12]
 8001a44:	3307      	adds	r3, #7
 8001a46:	f023 0307 	bic.w	r3, r3, #7
 8001a4a:	3308      	adds	r3, #8
 8001a4c:	9303      	str	r3, [sp, #12]
 8001a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001a50:	443b      	add	r3, r7
 8001a52:	9309      	str	r3, [sp, #36]	@ 0x24
 8001a54:	e76a      	b.n	800192c <_vfiprintf_r+0x78>
 8001a56:	fb0c 3202 	mla	r2, ip, r2, r3
 8001a5a:	460c      	mov	r4, r1
 8001a5c:	2001      	movs	r0, #1
 8001a5e:	e7a8      	b.n	80019b2 <_vfiprintf_r+0xfe>
 8001a60:	2300      	movs	r3, #0
 8001a62:	3401      	adds	r4, #1
 8001a64:	9305      	str	r3, [sp, #20]
 8001a66:	4619      	mov	r1, r3
 8001a68:	f04f 0c0a 	mov.w	ip, #10
 8001a6c:	4620      	mov	r0, r4
 8001a6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001a72:	3a30      	subs	r2, #48	@ 0x30
 8001a74:	2a09      	cmp	r2, #9
 8001a76:	d903      	bls.n	8001a80 <_vfiprintf_r+0x1cc>
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d0c6      	beq.n	8001a0a <_vfiprintf_r+0x156>
 8001a7c:	9105      	str	r1, [sp, #20]
 8001a7e:	e7c4      	b.n	8001a0a <_vfiprintf_r+0x156>
 8001a80:	fb0c 2101 	mla	r1, ip, r1, r2
 8001a84:	4604      	mov	r4, r0
 8001a86:	2301      	movs	r3, #1
 8001a88:	e7f0      	b.n	8001a6c <_vfiprintf_r+0x1b8>
 8001a8a:	ab03      	add	r3, sp, #12
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	462a      	mov	r2, r5
 8001a90:	4b12      	ldr	r3, [pc, #72]	@ (8001adc <_vfiprintf_r+0x228>)
 8001a92:	a904      	add	r1, sp, #16
 8001a94:	4630      	mov	r0, r6
 8001a96:	f3af 8000 	nop.w
 8001a9a:	4607      	mov	r7, r0
 8001a9c:	1c78      	adds	r0, r7, #1
 8001a9e:	d1d6      	bne.n	8001a4e <_vfiprintf_r+0x19a>
 8001aa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001aa2:	07d9      	lsls	r1, r3, #31
 8001aa4:	d405      	bmi.n	8001ab2 <_vfiprintf_r+0x1fe>
 8001aa6:	89ab      	ldrh	r3, [r5, #12]
 8001aa8:	059a      	lsls	r2, r3, #22
 8001aaa:	d402      	bmi.n	8001ab2 <_vfiprintf_r+0x1fe>
 8001aac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001aae:	f7ff fddd 	bl	800166c <__retarget_lock_release_recursive>
 8001ab2:	89ab      	ldrh	r3, [r5, #12]
 8001ab4:	065b      	lsls	r3, r3, #25
 8001ab6:	f53f af1f 	bmi.w	80018f8 <_vfiprintf_r+0x44>
 8001aba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001abc:	e71e      	b.n	80018fc <_vfiprintf_r+0x48>
 8001abe:	ab03      	add	r3, sp, #12
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	462a      	mov	r2, r5
 8001ac4:	4b05      	ldr	r3, [pc, #20]	@ (8001adc <_vfiprintf_r+0x228>)
 8001ac6:	a904      	add	r1, sp, #16
 8001ac8:	4630      	mov	r0, r6
 8001aca:	f000 f879 	bl	8001bc0 <_printf_i>
 8001ace:	e7e4      	b.n	8001a9a <_vfiprintf_r+0x1e6>
 8001ad0:	080021e3 	.word	0x080021e3
 8001ad4:	080021ed 	.word	0x080021ed
 8001ad8:	00000000 	.word	0x00000000
 8001adc:	0800188f 	.word	0x0800188f
 8001ae0:	080021e9 	.word	0x080021e9

08001ae4 <_printf_common>:
 8001ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ae8:	4616      	mov	r6, r2
 8001aea:	4698      	mov	r8, r3
 8001aec:	688a      	ldr	r2, [r1, #8]
 8001aee:	690b      	ldr	r3, [r1, #16]
 8001af0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001af4:	4293      	cmp	r3, r2
 8001af6:	bfb8      	it	lt
 8001af8:	4613      	movlt	r3, r2
 8001afa:	6033      	str	r3, [r6, #0]
 8001afc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001b00:	4607      	mov	r7, r0
 8001b02:	460c      	mov	r4, r1
 8001b04:	b10a      	cbz	r2, 8001b0a <_printf_common+0x26>
 8001b06:	3301      	adds	r3, #1
 8001b08:	6033      	str	r3, [r6, #0]
 8001b0a:	6823      	ldr	r3, [r4, #0]
 8001b0c:	0699      	lsls	r1, r3, #26
 8001b0e:	bf42      	ittt	mi
 8001b10:	6833      	ldrmi	r3, [r6, #0]
 8001b12:	3302      	addmi	r3, #2
 8001b14:	6033      	strmi	r3, [r6, #0]
 8001b16:	6825      	ldr	r5, [r4, #0]
 8001b18:	f015 0506 	ands.w	r5, r5, #6
 8001b1c:	d106      	bne.n	8001b2c <_printf_common+0x48>
 8001b1e:	f104 0a19 	add.w	sl, r4, #25
 8001b22:	68e3      	ldr	r3, [r4, #12]
 8001b24:	6832      	ldr	r2, [r6, #0]
 8001b26:	1a9b      	subs	r3, r3, r2
 8001b28:	42ab      	cmp	r3, r5
 8001b2a:	dc26      	bgt.n	8001b7a <_printf_common+0x96>
 8001b2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001b30:	6822      	ldr	r2, [r4, #0]
 8001b32:	3b00      	subs	r3, #0
 8001b34:	bf18      	it	ne
 8001b36:	2301      	movne	r3, #1
 8001b38:	0692      	lsls	r2, r2, #26
 8001b3a:	d42b      	bmi.n	8001b94 <_printf_common+0xb0>
 8001b3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001b40:	4641      	mov	r1, r8
 8001b42:	4638      	mov	r0, r7
 8001b44:	47c8      	blx	r9
 8001b46:	3001      	adds	r0, #1
 8001b48:	d01e      	beq.n	8001b88 <_printf_common+0xa4>
 8001b4a:	6823      	ldr	r3, [r4, #0]
 8001b4c:	6922      	ldr	r2, [r4, #16]
 8001b4e:	f003 0306 	and.w	r3, r3, #6
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	bf02      	ittt	eq
 8001b56:	68e5      	ldreq	r5, [r4, #12]
 8001b58:	6833      	ldreq	r3, [r6, #0]
 8001b5a:	1aed      	subeq	r5, r5, r3
 8001b5c:	68a3      	ldr	r3, [r4, #8]
 8001b5e:	bf0c      	ite	eq
 8001b60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001b64:	2500      	movne	r5, #0
 8001b66:	4293      	cmp	r3, r2
 8001b68:	bfc4      	itt	gt
 8001b6a:	1a9b      	subgt	r3, r3, r2
 8001b6c:	18ed      	addgt	r5, r5, r3
 8001b6e:	2600      	movs	r6, #0
 8001b70:	341a      	adds	r4, #26
 8001b72:	42b5      	cmp	r5, r6
 8001b74:	d11a      	bne.n	8001bac <_printf_common+0xc8>
 8001b76:	2000      	movs	r0, #0
 8001b78:	e008      	b.n	8001b8c <_printf_common+0xa8>
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	4652      	mov	r2, sl
 8001b7e:	4641      	mov	r1, r8
 8001b80:	4638      	mov	r0, r7
 8001b82:	47c8      	blx	r9
 8001b84:	3001      	adds	r0, #1
 8001b86:	d103      	bne.n	8001b90 <_printf_common+0xac>
 8001b88:	f04f 30ff 	mov.w	r0, #4294967295
 8001b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b90:	3501      	adds	r5, #1
 8001b92:	e7c6      	b.n	8001b22 <_printf_common+0x3e>
 8001b94:	18e1      	adds	r1, r4, r3
 8001b96:	1c5a      	adds	r2, r3, #1
 8001b98:	2030      	movs	r0, #48	@ 0x30
 8001b9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001b9e:	4422      	add	r2, r4
 8001ba0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001ba4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001ba8:	3302      	adds	r3, #2
 8001baa:	e7c7      	b.n	8001b3c <_printf_common+0x58>
 8001bac:	2301      	movs	r3, #1
 8001bae:	4622      	mov	r2, r4
 8001bb0:	4641      	mov	r1, r8
 8001bb2:	4638      	mov	r0, r7
 8001bb4:	47c8      	blx	r9
 8001bb6:	3001      	adds	r0, #1
 8001bb8:	d0e6      	beq.n	8001b88 <_printf_common+0xa4>
 8001bba:	3601      	adds	r6, #1
 8001bbc:	e7d9      	b.n	8001b72 <_printf_common+0x8e>
	...

08001bc0 <_printf_i>:
 8001bc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001bc4:	7e0f      	ldrb	r7, [r1, #24]
 8001bc6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001bc8:	2f78      	cmp	r7, #120	@ 0x78
 8001bca:	4691      	mov	r9, r2
 8001bcc:	4680      	mov	r8, r0
 8001bce:	460c      	mov	r4, r1
 8001bd0:	469a      	mov	sl, r3
 8001bd2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001bd6:	d807      	bhi.n	8001be8 <_printf_i+0x28>
 8001bd8:	2f62      	cmp	r7, #98	@ 0x62
 8001bda:	d80a      	bhi.n	8001bf2 <_printf_i+0x32>
 8001bdc:	2f00      	cmp	r7, #0
 8001bde:	f000 80d1 	beq.w	8001d84 <_printf_i+0x1c4>
 8001be2:	2f58      	cmp	r7, #88	@ 0x58
 8001be4:	f000 80b8 	beq.w	8001d58 <_printf_i+0x198>
 8001be8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001bec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001bf0:	e03a      	b.n	8001c68 <_printf_i+0xa8>
 8001bf2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001bf6:	2b15      	cmp	r3, #21
 8001bf8:	d8f6      	bhi.n	8001be8 <_printf_i+0x28>
 8001bfa:	a101      	add	r1, pc, #4	@ (adr r1, 8001c00 <_printf_i+0x40>)
 8001bfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001c00:	08001c59 	.word	0x08001c59
 8001c04:	08001c6d 	.word	0x08001c6d
 8001c08:	08001be9 	.word	0x08001be9
 8001c0c:	08001be9 	.word	0x08001be9
 8001c10:	08001be9 	.word	0x08001be9
 8001c14:	08001be9 	.word	0x08001be9
 8001c18:	08001c6d 	.word	0x08001c6d
 8001c1c:	08001be9 	.word	0x08001be9
 8001c20:	08001be9 	.word	0x08001be9
 8001c24:	08001be9 	.word	0x08001be9
 8001c28:	08001be9 	.word	0x08001be9
 8001c2c:	08001d6b 	.word	0x08001d6b
 8001c30:	08001c97 	.word	0x08001c97
 8001c34:	08001d25 	.word	0x08001d25
 8001c38:	08001be9 	.word	0x08001be9
 8001c3c:	08001be9 	.word	0x08001be9
 8001c40:	08001d8d 	.word	0x08001d8d
 8001c44:	08001be9 	.word	0x08001be9
 8001c48:	08001c97 	.word	0x08001c97
 8001c4c:	08001be9 	.word	0x08001be9
 8001c50:	08001be9 	.word	0x08001be9
 8001c54:	08001d2d 	.word	0x08001d2d
 8001c58:	6833      	ldr	r3, [r6, #0]
 8001c5a:	1d1a      	adds	r2, r3, #4
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	6032      	str	r2, [r6, #0]
 8001c60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001c64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e09c      	b.n	8001da6 <_printf_i+0x1e6>
 8001c6c:	6833      	ldr	r3, [r6, #0]
 8001c6e:	6820      	ldr	r0, [r4, #0]
 8001c70:	1d19      	adds	r1, r3, #4
 8001c72:	6031      	str	r1, [r6, #0]
 8001c74:	0606      	lsls	r6, r0, #24
 8001c76:	d501      	bpl.n	8001c7c <_printf_i+0xbc>
 8001c78:	681d      	ldr	r5, [r3, #0]
 8001c7a:	e003      	b.n	8001c84 <_printf_i+0xc4>
 8001c7c:	0645      	lsls	r5, r0, #25
 8001c7e:	d5fb      	bpl.n	8001c78 <_printf_i+0xb8>
 8001c80:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001c84:	2d00      	cmp	r5, #0
 8001c86:	da03      	bge.n	8001c90 <_printf_i+0xd0>
 8001c88:	232d      	movs	r3, #45	@ 0x2d
 8001c8a:	426d      	negs	r5, r5
 8001c8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001c90:	4858      	ldr	r0, [pc, #352]	@ (8001df4 <_printf_i+0x234>)
 8001c92:	230a      	movs	r3, #10
 8001c94:	e011      	b.n	8001cba <_printf_i+0xfa>
 8001c96:	6821      	ldr	r1, [r4, #0]
 8001c98:	6833      	ldr	r3, [r6, #0]
 8001c9a:	0608      	lsls	r0, r1, #24
 8001c9c:	f853 5b04 	ldr.w	r5, [r3], #4
 8001ca0:	d402      	bmi.n	8001ca8 <_printf_i+0xe8>
 8001ca2:	0649      	lsls	r1, r1, #25
 8001ca4:	bf48      	it	mi
 8001ca6:	b2ad      	uxthmi	r5, r5
 8001ca8:	2f6f      	cmp	r7, #111	@ 0x6f
 8001caa:	4852      	ldr	r0, [pc, #328]	@ (8001df4 <_printf_i+0x234>)
 8001cac:	6033      	str	r3, [r6, #0]
 8001cae:	bf14      	ite	ne
 8001cb0:	230a      	movne	r3, #10
 8001cb2:	2308      	moveq	r3, #8
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001cba:	6866      	ldr	r6, [r4, #4]
 8001cbc:	60a6      	str	r6, [r4, #8]
 8001cbe:	2e00      	cmp	r6, #0
 8001cc0:	db05      	blt.n	8001cce <_printf_i+0x10e>
 8001cc2:	6821      	ldr	r1, [r4, #0]
 8001cc4:	432e      	orrs	r6, r5
 8001cc6:	f021 0104 	bic.w	r1, r1, #4
 8001cca:	6021      	str	r1, [r4, #0]
 8001ccc:	d04b      	beq.n	8001d66 <_printf_i+0x1a6>
 8001cce:	4616      	mov	r6, r2
 8001cd0:	fbb5 f1f3 	udiv	r1, r5, r3
 8001cd4:	fb03 5711 	mls	r7, r3, r1, r5
 8001cd8:	5dc7      	ldrb	r7, [r0, r7]
 8001cda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001cde:	462f      	mov	r7, r5
 8001ce0:	42bb      	cmp	r3, r7
 8001ce2:	460d      	mov	r5, r1
 8001ce4:	d9f4      	bls.n	8001cd0 <_printf_i+0x110>
 8001ce6:	2b08      	cmp	r3, #8
 8001ce8:	d10b      	bne.n	8001d02 <_printf_i+0x142>
 8001cea:	6823      	ldr	r3, [r4, #0]
 8001cec:	07df      	lsls	r7, r3, #31
 8001cee:	d508      	bpl.n	8001d02 <_printf_i+0x142>
 8001cf0:	6923      	ldr	r3, [r4, #16]
 8001cf2:	6861      	ldr	r1, [r4, #4]
 8001cf4:	4299      	cmp	r1, r3
 8001cf6:	bfde      	ittt	le
 8001cf8:	2330      	movle	r3, #48	@ 0x30
 8001cfa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001cfe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001d02:	1b92      	subs	r2, r2, r6
 8001d04:	6122      	str	r2, [r4, #16]
 8001d06:	f8cd a000 	str.w	sl, [sp]
 8001d0a:	464b      	mov	r3, r9
 8001d0c:	aa03      	add	r2, sp, #12
 8001d0e:	4621      	mov	r1, r4
 8001d10:	4640      	mov	r0, r8
 8001d12:	f7ff fee7 	bl	8001ae4 <_printf_common>
 8001d16:	3001      	adds	r0, #1
 8001d18:	d14a      	bne.n	8001db0 <_printf_i+0x1f0>
 8001d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8001d1e:	b004      	add	sp, #16
 8001d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d24:	6823      	ldr	r3, [r4, #0]
 8001d26:	f043 0320 	orr.w	r3, r3, #32
 8001d2a:	6023      	str	r3, [r4, #0]
 8001d2c:	4832      	ldr	r0, [pc, #200]	@ (8001df8 <_printf_i+0x238>)
 8001d2e:	2778      	movs	r7, #120	@ 0x78
 8001d30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001d34:	6823      	ldr	r3, [r4, #0]
 8001d36:	6831      	ldr	r1, [r6, #0]
 8001d38:	061f      	lsls	r7, r3, #24
 8001d3a:	f851 5b04 	ldr.w	r5, [r1], #4
 8001d3e:	d402      	bmi.n	8001d46 <_printf_i+0x186>
 8001d40:	065f      	lsls	r7, r3, #25
 8001d42:	bf48      	it	mi
 8001d44:	b2ad      	uxthmi	r5, r5
 8001d46:	6031      	str	r1, [r6, #0]
 8001d48:	07d9      	lsls	r1, r3, #31
 8001d4a:	bf44      	itt	mi
 8001d4c:	f043 0320 	orrmi.w	r3, r3, #32
 8001d50:	6023      	strmi	r3, [r4, #0]
 8001d52:	b11d      	cbz	r5, 8001d5c <_printf_i+0x19c>
 8001d54:	2310      	movs	r3, #16
 8001d56:	e7ad      	b.n	8001cb4 <_printf_i+0xf4>
 8001d58:	4826      	ldr	r0, [pc, #152]	@ (8001df4 <_printf_i+0x234>)
 8001d5a:	e7e9      	b.n	8001d30 <_printf_i+0x170>
 8001d5c:	6823      	ldr	r3, [r4, #0]
 8001d5e:	f023 0320 	bic.w	r3, r3, #32
 8001d62:	6023      	str	r3, [r4, #0]
 8001d64:	e7f6      	b.n	8001d54 <_printf_i+0x194>
 8001d66:	4616      	mov	r6, r2
 8001d68:	e7bd      	b.n	8001ce6 <_printf_i+0x126>
 8001d6a:	6833      	ldr	r3, [r6, #0]
 8001d6c:	6825      	ldr	r5, [r4, #0]
 8001d6e:	6961      	ldr	r1, [r4, #20]
 8001d70:	1d18      	adds	r0, r3, #4
 8001d72:	6030      	str	r0, [r6, #0]
 8001d74:	062e      	lsls	r6, r5, #24
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	d501      	bpl.n	8001d7e <_printf_i+0x1be>
 8001d7a:	6019      	str	r1, [r3, #0]
 8001d7c:	e002      	b.n	8001d84 <_printf_i+0x1c4>
 8001d7e:	0668      	lsls	r0, r5, #25
 8001d80:	d5fb      	bpl.n	8001d7a <_printf_i+0x1ba>
 8001d82:	8019      	strh	r1, [r3, #0]
 8001d84:	2300      	movs	r3, #0
 8001d86:	6123      	str	r3, [r4, #16]
 8001d88:	4616      	mov	r6, r2
 8001d8a:	e7bc      	b.n	8001d06 <_printf_i+0x146>
 8001d8c:	6833      	ldr	r3, [r6, #0]
 8001d8e:	1d1a      	adds	r2, r3, #4
 8001d90:	6032      	str	r2, [r6, #0]
 8001d92:	681e      	ldr	r6, [r3, #0]
 8001d94:	6862      	ldr	r2, [r4, #4]
 8001d96:	2100      	movs	r1, #0
 8001d98:	4630      	mov	r0, r6
 8001d9a:	f7fe fa21 	bl	80001e0 <memchr>
 8001d9e:	b108      	cbz	r0, 8001da4 <_printf_i+0x1e4>
 8001da0:	1b80      	subs	r0, r0, r6
 8001da2:	6060      	str	r0, [r4, #4]
 8001da4:	6863      	ldr	r3, [r4, #4]
 8001da6:	6123      	str	r3, [r4, #16]
 8001da8:	2300      	movs	r3, #0
 8001daa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001dae:	e7aa      	b.n	8001d06 <_printf_i+0x146>
 8001db0:	6923      	ldr	r3, [r4, #16]
 8001db2:	4632      	mov	r2, r6
 8001db4:	4649      	mov	r1, r9
 8001db6:	4640      	mov	r0, r8
 8001db8:	47d0      	blx	sl
 8001dba:	3001      	adds	r0, #1
 8001dbc:	d0ad      	beq.n	8001d1a <_printf_i+0x15a>
 8001dbe:	6823      	ldr	r3, [r4, #0]
 8001dc0:	079b      	lsls	r3, r3, #30
 8001dc2:	d413      	bmi.n	8001dec <_printf_i+0x22c>
 8001dc4:	68e0      	ldr	r0, [r4, #12]
 8001dc6:	9b03      	ldr	r3, [sp, #12]
 8001dc8:	4298      	cmp	r0, r3
 8001dca:	bfb8      	it	lt
 8001dcc:	4618      	movlt	r0, r3
 8001dce:	e7a6      	b.n	8001d1e <_printf_i+0x15e>
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	4632      	mov	r2, r6
 8001dd4:	4649      	mov	r1, r9
 8001dd6:	4640      	mov	r0, r8
 8001dd8:	47d0      	blx	sl
 8001dda:	3001      	adds	r0, #1
 8001ddc:	d09d      	beq.n	8001d1a <_printf_i+0x15a>
 8001dde:	3501      	adds	r5, #1
 8001de0:	68e3      	ldr	r3, [r4, #12]
 8001de2:	9903      	ldr	r1, [sp, #12]
 8001de4:	1a5b      	subs	r3, r3, r1
 8001de6:	42ab      	cmp	r3, r5
 8001de8:	dcf2      	bgt.n	8001dd0 <_printf_i+0x210>
 8001dea:	e7eb      	b.n	8001dc4 <_printf_i+0x204>
 8001dec:	2500      	movs	r5, #0
 8001dee:	f104 0619 	add.w	r6, r4, #25
 8001df2:	e7f5      	b.n	8001de0 <_printf_i+0x220>
 8001df4:	080021f4 	.word	0x080021f4
 8001df8:	08002205 	.word	0x08002205

08001dfc <__sflush_r>:
 8001dfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e04:	0716      	lsls	r6, r2, #28
 8001e06:	4605      	mov	r5, r0
 8001e08:	460c      	mov	r4, r1
 8001e0a:	d454      	bmi.n	8001eb6 <__sflush_r+0xba>
 8001e0c:	684b      	ldr	r3, [r1, #4]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	dc02      	bgt.n	8001e18 <__sflush_r+0x1c>
 8001e12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	dd48      	ble.n	8001eaa <__sflush_r+0xae>
 8001e18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001e1a:	2e00      	cmp	r6, #0
 8001e1c:	d045      	beq.n	8001eaa <__sflush_r+0xae>
 8001e1e:	2300      	movs	r3, #0
 8001e20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8001e24:	682f      	ldr	r7, [r5, #0]
 8001e26:	6a21      	ldr	r1, [r4, #32]
 8001e28:	602b      	str	r3, [r5, #0]
 8001e2a:	d030      	beq.n	8001e8e <__sflush_r+0x92>
 8001e2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001e2e:	89a3      	ldrh	r3, [r4, #12]
 8001e30:	0759      	lsls	r1, r3, #29
 8001e32:	d505      	bpl.n	8001e40 <__sflush_r+0x44>
 8001e34:	6863      	ldr	r3, [r4, #4]
 8001e36:	1ad2      	subs	r2, r2, r3
 8001e38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001e3a:	b10b      	cbz	r3, 8001e40 <__sflush_r+0x44>
 8001e3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001e3e:	1ad2      	subs	r2, r2, r3
 8001e40:	2300      	movs	r3, #0
 8001e42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001e44:	6a21      	ldr	r1, [r4, #32]
 8001e46:	4628      	mov	r0, r5
 8001e48:	47b0      	blx	r6
 8001e4a:	1c43      	adds	r3, r0, #1
 8001e4c:	89a3      	ldrh	r3, [r4, #12]
 8001e4e:	d106      	bne.n	8001e5e <__sflush_r+0x62>
 8001e50:	6829      	ldr	r1, [r5, #0]
 8001e52:	291d      	cmp	r1, #29
 8001e54:	d82b      	bhi.n	8001eae <__sflush_r+0xb2>
 8001e56:	4a2a      	ldr	r2, [pc, #168]	@ (8001f00 <__sflush_r+0x104>)
 8001e58:	40ca      	lsrs	r2, r1
 8001e5a:	07d6      	lsls	r6, r2, #31
 8001e5c:	d527      	bpl.n	8001eae <__sflush_r+0xb2>
 8001e5e:	2200      	movs	r2, #0
 8001e60:	6062      	str	r2, [r4, #4]
 8001e62:	04d9      	lsls	r1, r3, #19
 8001e64:	6922      	ldr	r2, [r4, #16]
 8001e66:	6022      	str	r2, [r4, #0]
 8001e68:	d504      	bpl.n	8001e74 <__sflush_r+0x78>
 8001e6a:	1c42      	adds	r2, r0, #1
 8001e6c:	d101      	bne.n	8001e72 <__sflush_r+0x76>
 8001e6e:	682b      	ldr	r3, [r5, #0]
 8001e70:	b903      	cbnz	r3, 8001e74 <__sflush_r+0x78>
 8001e72:	6560      	str	r0, [r4, #84]	@ 0x54
 8001e74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001e76:	602f      	str	r7, [r5, #0]
 8001e78:	b1b9      	cbz	r1, 8001eaa <__sflush_r+0xae>
 8001e7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001e7e:	4299      	cmp	r1, r3
 8001e80:	d002      	beq.n	8001e88 <__sflush_r+0x8c>
 8001e82:	4628      	mov	r0, r5
 8001e84:	f7ff fbf4 	bl	8001670 <_free_r>
 8001e88:	2300      	movs	r3, #0
 8001e8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8001e8c:	e00d      	b.n	8001eaa <__sflush_r+0xae>
 8001e8e:	2301      	movs	r3, #1
 8001e90:	4628      	mov	r0, r5
 8001e92:	47b0      	blx	r6
 8001e94:	4602      	mov	r2, r0
 8001e96:	1c50      	adds	r0, r2, #1
 8001e98:	d1c9      	bne.n	8001e2e <__sflush_r+0x32>
 8001e9a:	682b      	ldr	r3, [r5, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d0c6      	beq.n	8001e2e <__sflush_r+0x32>
 8001ea0:	2b1d      	cmp	r3, #29
 8001ea2:	d001      	beq.n	8001ea8 <__sflush_r+0xac>
 8001ea4:	2b16      	cmp	r3, #22
 8001ea6:	d11e      	bne.n	8001ee6 <__sflush_r+0xea>
 8001ea8:	602f      	str	r7, [r5, #0]
 8001eaa:	2000      	movs	r0, #0
 8001eac:	e022      	b.n	8001ef4 <__sflush_r+0xf8>
 8001eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001eb2:	b21b      	sxth	r3, r3
 8001eb4:	e01b      	b.n	8001eee <__sflush_r+0xf2>
 8001eb6:	690f      	ldr	r7, [r1, #16]
 8001eb8:	2f00      	cmp	r7, #0
 8001eba:	d0f6      	beq.n	8001eaa <__sflush_r+0xae>
 8001ebc:	0793      	lsls	r3, r2, #30
 8001ebe:	680e      	ldr	r6, [r1, #0]
 8001ec0:	bf08      	it	eq
 8001ec2:	694b      	ldreq	r3, [r1, #20]
 8001ec4:	600f      	str	r7, [r1, #0]
 8001ec6:	bf18      	it	ne
 8001ec8:	2300      	movne	r3, #0
 8001eca:	eba6 0807 	sub.w	r8, r6, r7
 8001ece:	608b      	str	r3, [r1, #8]
 8001ed0:	f1b8 0f00 	cmp.w	r8, #0
 8001ed4:	dde9      	ble.n	8001eaa <__sflush_r+0xae>
 8001ed6:	6a21      	ldr	r1, [r4, #32]
 8001ed8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8001eda:	4643      	mov	r3, r8
 8001edc:	463a      	mov	r2, r7
 8001ede:	4628      	mov	r0, r5
 8001ee0:	47b0      	blx	r6
 8001ee2:	2800      	cmp	r0, #0
 8001ee4:	dc08      	bgt.n	8001ef8 <__sflush_r+0xfc>
 8001ee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001eea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001eee:	81a3      	strh	r3, [r4, #12]
 8001ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001ef8:	4407      	add	r7, r0
 8001efa:	eba8 0800 	sub.w	r8, r8, r0
 8001efe:	e7e7      	b.n	8001ed0 <__sflush_r+0xd4>
 8001f00:	20400001 	.word	0x20400001

08001f04 <_fflush_r>:
 8001f04:	b538      	push	{r3, r4, r5, lr}
 8001f06:	690b      	ldr	r3, [r1, #16]
 8001f08:	4605      	mov	r5, r0
 8001f0a:	460c      	mov	r4, r1
 8001f0c:	b913      	cbnz	r3, 8001f14 <_fflush_r+0x10>
 8001f0e:	2500      	movs	r5, #0
 8001f10:	4628      	mov	r0, r5
 8001f12:	bd38      	pop	{r3, r4, r5, pc}
 8001f14:	b118      	cbz	r0, 8001f1e <_fflush_r+0x1a>
 8001f16:	6a03      	ldr	r3, [r0, #32]
 8001f18:	b90b      	cbnz	r3, 8001f1e <_fflush_r+0x1a>
 8001f1a:	f7ff faa1 	bl	8001460 <__sinit>
 8001f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d0f3      	beq.n	8001f0e <_fflush_r+0xa>
 8001f26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001f28:	07d0      	lsls	r0, r2, #31
 8001f2a:	d404      	bmi.n	8001f36 <_fflush_r+0x32>
 8001f2c:	0599      	lsls	r1, r3, #22
 8001f2e:	d402      	bmi.n	8001f36 <_fflush_r+0x32>
 8001f30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001f32:	f7ff fb9a 	bl	800166a <__retarget_lock_acquire_recursive>
 8001f36:	4628      	mov	r0, r5
 8001f38:	4621      	mov	r1, r4
 8001f3a:	f7ff ff5f 	bl	8001dfc <__sflush_r>
 8001f3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001f40:	07da      	lsls	r2, r3, #31
 8001f42:	4605      	mov	r5, r0
 8001f44:	d4e4      	bmi.n	8001f10 <_fflush_r+0xc>
 8001f46:	89a3      	ldrh	r3, [r4, #12]
 8001f48:	059b      	lsls	r3, r3, #22
 8001f4a:	d4e1      	bmi.n	8001f10 <_fflush_r+0xc>
 8001f4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001f4e:	f7ff fb8d 	bl	800166c <__retarget_lock_release_recursive>
 8001f52:	e7dd      	b.n	8001f10 <_fflush_r+0xc>

08001f54 <__swbuf_r>:
 8001f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f56:	460e      	mov	r6, r1
 8001f58:	4614      	mov	r4, r2
 8001f5a:	4605      	mov	r5, r0
 8001f5c:	b118      	cbz	r0, 8001f66 <__swbuf_r+0x12>
 8001f5e:	6a03      	ldr	r3, [r0, #32]
 8001f60:	b90b      	cbnz	r3, 8001f66 <__swbuf_r+0x12>
 8001f62:	f7ff fa7d 	bl	8001460 <__sinit>
 8001f66:	69a3      	ldr	r3, [r4, #24]
 8001f68:	60a3      	str	r3, [r4, #8]
 8001f6a:	89a3      	ldrh	r3, [r4, #12]
 8001f6c:	071a      	lsls	r2, r3, #28
 8001f6e:	d501      	bpl.n	8001f74 <__swbuf_r+0x20>
 8001f70:	6923      	ldr	r3, [r4, #16]
 8001f72:	b943      	cbnz	r3, 8001f86 <__swbuf_r+0x32>
 8001f74:	4621      	mov	r1, r4
 8001f76:	4628      	mov	r0, r5
 8001f78:	f000 f82a 	bl	8001fd0 <__swsetup_r>
 8001f7c:	b118      	cbz	r0, 8001f86 <__swbuf_r+0x32>
 8001f7e:	f04f 37ff 	mov.w	r7, #4294967295
 8001f82:	4638      	mov	r0, r7
 8001f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f86:	6823      	ldr	r3, [r4, #0]
 8001f88:	6922      	ldr	r2, [r4, #16]
 8001f8a:	1a98      	subs	r0, r3, r2
 8001f8c:	6963      	ldr	r3, [r4, #20]
 8001f8e:	b2f6      	uxtb	r6, r6
 8001f90:	4283      	cmp	r3, r0
 8001f92:	4637      	mov	r7, r6
 8001f94:	dc05      	bgt.n	8001fa2 <__swbuf_r+0x4e>
 8001f96:	4621      	mov	r1, r4
 8001f98:	4628      	mov	r0, r5
 8001f9a:	f7ff ffb3 	bl	8001f04 <_fflush_r>
 8001f9e:	2800      	cmp	r0, #0
 8001fa0:	d1ed      	bne.n	8001f7e <__swbuf_r+0x2a>
 8001fa2:	68a3      	ldr	r3, [r4, #8]
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	60a3      	str	r3, [r4, #8]
 8001fa8:	6823      	ldr	r3, [r4, #0]
 8001faa:	1c5a      	adds	r2, r3, #1
 8001fac:	6022      	str	r2, [r4, #0]
 8001fae:	701e      	strb	r6, [r3, #0]
 8001fb0:	6962      	ldr	r2, [r4, #20]
 8001fb2:	1c43      	adds	r3, r0, #1
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d004      	beq.n	8001fc2 <__swbuf_r+0x6e>
 8001fb8:	89a3      	ldrh	r3, [r4, #12]
 8001fba:	07db      	lsls	r3, r3, #31
 8001fbc:	d5e1      	bpl.n	8001f82 <__swbuf_r+0x2e>
 8001fbe:	2e0a      	cmp	r6, #10
 8001fc0:	d1df      	bne.n	8001f82 <__swbuf_r+0x2e>
 8001fc2:	4621      	mov	r1, r4
 8001fc4:	4628      	mov	r0, r5
 8001fc6:	f7ff ff9d 	bl	8001f04 <_fflush_r>
 8001fca:	2800      	cmp	r0, #0
 8001fcc:	d0d9      	beq.n	8001f82 <__swbuf_r+0x2e>
 8001fce:	e7d6      	b.n	8001f7e <__swbuf_r+0x2a>

08001fd0 <__swsetup_r>:
 8001fd0:	b538      	push	{r3, r4, r5, lr}
 8001fd2:	4b29      	ldr	r3, [pc, #164]	@ (8002078 <__swsetup_r+0xa8>)
 8001fd4:	4605      	mov	r5, r0
 8001fd6:	6818      	ldr	r0, [r3, #0]
 8001fd8:	460c      	mov	r4, r1
 8001fda:	b118      	cbz	r0, 8001fe4 <__swsetup_r+0x14>
 8001fdc:	6a03      	ldr	r3, [r0, #32]
 8001fde:	b90b      	cbnz	r3, 8001fe4 <__swsetup_r+0x14>
 8001fe0:	f7ff fa3e 	bl	8001460 <__sinit>
 8001fe4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001fe8:	0719      	lsls	r1, r3, #28
 8001fea:	d422      	bmi.n	8002032 <__swsetup_r+0x62>
 8001fec:	06da      	lsls	r2, r3, #27
 8001fee:	d407      	bmi.n	8002000 <__swsetup_r+0x30>
 8001ff0:	2209      	movs	r2, #9
 8001ff2:	602a      	str	r2, [r5, #0]
 8001ff4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ff8:	81a3      	strh	r3, [r4, #12]
 8001ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8001ffe:	e033      	b.n	8002068 <__swsetup_r+0x98>
 8002000:	0758      	lsls	r0, r3, #29
 8002002:	d512      	bpl.n	800202a <__swsetup_r+0x5a>
 8002004:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002006:	b141      	cbz	r1, 800201a <__swsetup_r+0x4a>
 8002008:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800200c:	4299      	cmp	r1, r3
 800200e:	d002      	beq.n	8002016 <__swsetup_r+0x46>
 8002010:	4628      	mov	r0, r5
 8002012:	f7ff fb2d 	bl	8001670 <_free_r>
 8002016:	2300      	movs	r3, #0
 8002018:	6363      	str	r3, [r4, #52]	@ 0x34
 800201a:	89a3      	ldrh	r3, [r4, #12]
 800201c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002020:	81a3      	strh	r3, [r4, #12]
 8002022:	2300      	movs	r3, #0
 8002024:	6063      	str	r3, [r4, #4]
 8002026:	6923      	ldr	r3, [r4, #16]
 8002028:	6023      	str	r3, [r4, #0]
 800202a:	89a3      	ldrh	r3, [r4, #12]
 800202c:	f043 0308 	orr.w	r3, r3, #8
 8002030:	81a3      	strh	r3, [r4, #12]
 8002032:	6923      	ldr	r3, [r4, #16]
 8002034:	b94b      	cbnz	r3, 800204a <__swsetup_r+0x7a>
 8002036:	89a3      	ldrh	r3, [r4, #12]
 8002038:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800203c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002040:	d003      	beq.n	800204a <__swsetup_r+0x7a>
 8002042:	4621      	mov	r1, r4
 8002044:	4628      	mov	r0, r5
 8002046:	f000 f84f 	bl	80020e8 <__smakebuf_r>
 800204a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800204e:	f013 0201 	ands.w	r2, r3, #1
 8002052:	d00a      	beq.n	800206a <__swsetup_r+0x9a>
 8002054:	2200      	movs	r2, #0
 8002056:	60a2      	str	r2, [r4, #8]
 8002058:	6962      	ldr	r2, [r4, #20]
 800205a:	4252      	negs	r2, r2
 800205c:	61a2      	str	r2, [r4, #24]
 800205e:	6922      	ldr	r2, [r4, #16]
 8002060:	b942      	cbnz	r2, 8002074 <__swsetup_r+0xa4>
 8002062:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002066:	d1c5      	bne.n	8001ff4 <__swsetup_r+0x24>
 8002068:	bd38      	pop	{r3, r4, r5, pc}
 800206a:	0799      	lsls	r1, r3, #30
 800206c:	bf58      	it	pl
 800206e:	6962      	ldrpl	r2, [r4, #20]
 8002070:	60a2      	str	r2, [r4, #8]
 8002072:	e7f4      	b.n	800205e <__swsetup_r+0x8e>
 8002074:	2000      	movs	r0, #0
 8002076:	e7f7      	b.n	8002068 <__swsetup_r+0x98>
 8002078:	2000000c 	.word	0x2000000c

0800207c <_sbrk_r>:
 800207c:	b538      	push	{r3, r4, r5, lr}
 800207e:	4d06      	ldr	r5, [pc, #24]	@ (8002098 <_sbrk_r+0x1c>)
 8002080:	2300      	movs	r3, #0
 8002082:	4604      	mov	r4, r0
 8002084:	4608      	mov	r0, r1
 8002086:	602b      	str	r3, [r5, #0]
 8002088:	f7fe fffa 	bl	8001080 <_sbrk>
 800208c:	1c43      	adds	r3, r0, #1
 800208e:	d102      	bne.n	8002096 <_sbrk_r+0x1a>
 8002090:	682b      	ldr	r3, [r5, #0]
 8002092:	b103      	cbz	r3, 8002096 <_sbrk_r+0x1a>
 8002094:	6023      	str	r3, [r4, #0]
 8002096:	bd38      	pop	{r3, r4, r5, pc}
 8002098:	200001fc 	.word	0x200001fc

0800209c <__swhatbuf_r>:
 800209c:	b570      	push	{r4, r5, r6, lr}
 800209e:	460c      	mov	r4, r1
 80020a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80020a4:	2900      	cmp	r1, #0
 80020a6:	b096      	sub	sp, #88	@ 0x58
 80020a8:	4615      	mov	r5, r2
 80020aa:	461e      	mov	r6, r3
 80020ac:	da0d      	bge.n	80020ca <__swhatbuf_r+0x2e>
 80020ae:	89a3      	ldrh	r3, [r4, #12]
 80020b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80020b4:	f04f 0100 	mov.w	r1, #0
 80020b8:	bf14      	ite	ne
 80020ba:	2340      	movne	r3, #64	@ 0x40
 80020bc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80020c0:	2000      	movs	r0, #0
 80020c2:	6031      	str	r1, [r6, #0]
 80020c4:	602b      	str	r3, [r5, #0]
 80020c6:	b016      	add	sp, #88	@ 0x58
 80020c8:	bd70      	pop	{r4, r5, r6, pc}
 80020ca:	466a      	mov	r2, sp
 80020cc:	f000 f848 	bl	8002160 <_fstat_r>
 80020d0:	2800      	cmp	r0, #0
 80020d2:	dbec      	blt.n	80020ae <__swhatbuf_r+0x12>
 80020d4:	9901      	ldr	r1, [sp, #4]
 80020d6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80020da:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80020de:	4259      	negs	r1, r3
 80020e0:	4159      	adcs	r1, r3
 80020e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020e6:	e7eb      	b.n	80020c0 <__swhatbuf_r+0x24>

080020e8 <__smakebuf_r>:
 80020e8:	898b      	ldrh	r3, [r1, #12]
 80020ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80020ec:	079d      	lsls	r5, r3, #30
 80020ee:	4606      	mov	r6, r0
 80020f0:	460c      	mov	r4, r1
 80020f2:	d507      	bpl.n	8002104 <__smakebuf_r+0x1c>
 80020f4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80020f8:	6023      	str	r3, [r4, #0]
 80020fa:	6123      	str	r3, [r4, #16]
 80020fc:	2301      	movs	r3, #1
 80020fe:	6163      	str	r3, [r4, #20]
 8002100:	b003      	add	sp, #12
 8002102:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002104:	ab01      	add	r3, sp, #4
 8002106:	466a      	mov	r2, sp
 8002108:	f7ff ffc8 	bl	800209c <__swhatbuf_r>
 800210c:	9f00      	ldr	r7, [sp, #0]
 800210e:	4605      	mov	r5, r0
 8002110:	4639      	mov	r1, r7
 8002112:	4630      	mov	r0, r6
 8002114:	f7ff fb18 	bl	8001748 <_malloc_r>
 8002118:	b948      	cbnz	r0, 800212e <__smakebuf_r+0x46>
 800211a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800211e:	059a      	lsls	r2, r3, #22
 8002120:	d4ee      	bmi.n	8002100 <__smakebuf_r+0x18>
 8002122:	f023 0303 	bic.w	r3, r3, #3
 8002126:	f043 0302 	orr.w	r3, r3, #2
 800212a:	81a3      	strh	r3, [r4, #12]
 800212c:	e7e2      	b.n	80020f4 <__smakebuf_r+0xc>
 800212e:	89a3      	ldrh	r3, [r4, #12]
 8002130:	6020      	str	r0, [r4, #0]
 8002132:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002136:	81a3      	strh	r3, [r4, #12]
 8002138:	9b01      	ldr	r3, [sp, #4]
 800213a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800213e:	b15b      	cbz	r3, 8002158 <__smakebuf_r+0x70>
 8002140:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002144:	4630      	mov	r0, r6
 8002146:	f000 f81d 	bl	8002184 <_isatty_r>
 800214a:	b128      	cbz	r0, 8002158 <__smakebuf_r+0x70>
 800214c:	89a3      	ldrh	r3, [r4, #12]
 800214e:	f023 0303 	bic.w	r3, r3, #3
 8002152:	f043 0301 	orr.w	r3, r3, #1
 8002156:	81a3      	strh	r3, [r4, #12]
 8002158:	89a3      	ldrh	r3, [r4, #12]
 800215a:	431d      	orrs	r5, r3
 800215c:	81a5      	strh	r5, [r4, #12]
 800215e:	e7cf      	b.n	8002100 <__smakebuf_r+0x18>

08002160 <_fstat_r>:
 8002160:	b538      	push	{r3, r4, r5, lr}
 8002162:	4d07      	ldr	r5, [pc, #28]	@ (8002180 <_fstat_r+0x20>)
 8002164:	2300      	movs	r3, #0
 8002166:	4604      	mov	r4, r0
 8002168:	4608      	mov	r0, r1
 800216a:	4611      	mov	r1, r2
 800216c:	602b      	str	r3, [r5, #0]
 800216e:	f7fe ff5e 	bl	800102e <_fstat>
 8002172:	1c43      	adds	r3, r0, #1
 8002174:	d102      	bne.n	800217c <_fstat_r+0x1c>
 8002176:	682b      	ldr	r3, [r5, #0]
 8002178:	b103      	cbz	r3, 800217c <_fstat_r+0x1c>
 800217a:	6023      	str	r3, [r4, #0]
 800217c:	bd38      	pop	{r3, r4, r5, pc}
 800217e:	bf00      	nop
 8002180:	200001fc 	.word	0x200001fc

08002184 <_isatty_r>:
 8002184:	b538      	push	{r3, r4, r5, lr}
 8002186:	4d06      	ldr	r5, [pc, #24]	@ (80021a0 <_isatty_r+0x1c>)
 8002188:	2300      	movs	r3, #0
 800218a:	4604      	mov	r4, r0
 800218c:	4608      	mov	r0, r1
 800218e:	602b      	str	r3, [r5, #0]
 8002190:	f7fe ff5d 	bl	800104e <_isatty>
 8002194:	1c43      	adds	r3, r0, #1
 8002196:	d102      	bne.n	800219e <_isatty_r+0x1a>
 8002198:	682b      	ldr	r3, [r5, #0]
 800219a:	b103      	cbz	r3, 800219e <_isatty_r+0x1a>
 800219c:	6023      	str	r3, [r4, #0]
 800219e:	bd38      	pop	{r3, r4, r5, pc}
 80021a0:	200001fc 	.word	0x200001fc

080021a4 <_init>:
 80021a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021a6:	bf00      	nop
 80021a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021aa:	bc08      	pop	{r3}
 80021ac:	469e      	mov	lr, r3
 80021ae:	4770      	bx	lr

080021b0 <_fini>:
 80021b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021b2:	bf00      	nop
 80021b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021b6:	bc08      	pop	{r3}
 80021b8:	469e      	mov	lr, r3
 80021ba:	4770      	bx	lr
