logic__47: moduloTransmisorUART, 
datapath__4: moduloTransmisorUART, 
datapath__5: datapath__5_moduloReceptorUART__GD, 
case__28: moduloReceptorUART__GB2, 
counter__1: moduloPrincipal__GC0, 
case__6: moduloPrincipal__GC0, 
case__14: moduloTransmisorUART, 
moduloTransmisorUART: moduloTransmisorUART, 
case: moduloPrincipal__GC0, 
case__15: moduloTransmisorUART, 
reg__1: moduloPrincipal__GC0, 
logic__36: moduloTransmisorUART, 
moduloHexadecimalDisplaySieteSegmentos: moduloPrincipal__GC0, 
logic__54: moduloReceptorUART__GB3, 
logic__80: moduloReceptorUART__GB2, 
reg__17: moduloPrincipal__GC0, 
logic__64: moduloReceptorUART__GB3, 
logic__68: moduloReceptorUART__GB3, 
case__21_moduloReceptorUART__GD: case__21_moduloReceptorUART__GD, 
moduloReceptorUART__GB1: moduloReceptorUART__GB1, 
reg__13: moduloReceptorUART__GB2, 
logic__50: moduloTransmisorUART, 
logic__29: moduloTransmisorUART, 
case__3: moduloPrincipal__GC0, 
moduloAntirebote: moduloPrincipal__GC0, 
case__7: moduloPrincipal__GC0, 
logic__69: moduloReceptorUART__GB3, 
logic__35: moduloTransmisorUART, 
case__11: moduloTransmisorUART, 
reg__3: moduloPrincipal__GC0, 
logic__83: moduloReceptorUART__GB2, 
logic__95: moduloPrincipal__GC0, 
logic__9: moduloPrincipal__GC0, 
case__22: moduloReceptorUART__GB2, 
logic__4: moduloPrincipal__GC0, 
logic__93: moduloPrincipal__GC0, 
case__2: moduloPrincipal__GC0, 
logic__12: moduloPrincipal__GC0, 
logic__24: moduloTransmisorUART, 
logic__63: moduloReceptorUART__GB3, 
case__12: moduloTransmisorUART, 
logic__92: moduloPrincipal__GC0, 
reg: moduloPrincipal__GC0, 
logic__33: moduloTransmisorUART, 
muxpart: moduloTransmisorUART, 
reg__2: moduloPrincipal__GC0, 
muxpart__1: moduloReceptorUART__GB3, 
datapath__7: moduloReceptorUART__GB2, 
moduloReceptorUART__GB2: moduloReceptorUART__GB2, 
muxpart__6: moduloPrincipal__GC0, 
reg__7: moduloTransmisorUART, 
reg__11: moduloReceptorUART__GB2, 
case__18: moduloTransmisorUART, 
reg__16: moduloPrincipal__GC0, 
datapath__5_moduloReceptorUART__GD: datapath__5_moduloReceptorUART__GD, 
reg__6: moduloTransmisorUART, 
logic__77: moduloReceptorUART__GB3, 
moduloProcesador: moduloPrincipal__GC0, 
moduloPrincipal__GC0: moduloPrincipal__GC0, 
datapath: moduloPrincipal__GC0, 
logic__74: moduloReceptorUART__GB1, 
muxpart__2: moduloReceptorUART__GB1, 
reg__12: moduloReceptorUART__GB2, 
datapath__1: moduloPrincipal__GC0, 
case__5: moduloPrincipal__GC0, 
reg__4: moduloPrincipal__GC0, 
case__26: moduloReceptorUART__GB2, 
case__24: moduloReceptorUART__GB2, 
moduloReceptorUART__GB3: moduloReceptorUART__GB3, 
reg__8: moduloTransmisorUART, 
logic__58: moduloReceptorUART__GB3, 
datapath__2: moduloPrincipal__GC0, 
logic__94: moduloPrincipal__GC0, 
datapath__8: moduloPrincipal__GC0, 
case__20: moduloReceptorUART__GB2, 
logic: moduloPrincipal__GC0, 
case__25: moduloReceptorUART__GB2, 
logic__27: moduloTransmisorUART, 
muxpart__3: moduloReceptorUART__GB3, 
muxpart__5: moduloPrincipal__GC0, 
logic__26: moduloTransmisorUART, 
logic__53: moduloReceptorUART__GB3, 
logic__59: moduloReceptorUART__GB3, 
reg__5: moduloPrincipal__GC0, 
logic__42: moduloTransmisorUART, 
case__13: moduloTransmisorUART, 
logic__84: moduloReceptorUART__GB2, 
logic__13: moduloPrincipal__GC0, 
case__21: case__21_moduloReceptorUART__GD, 
logic__28: moduloTransmisorUART, 
reg__15: moduloReceptorUART__GB2, 
logic__57: moduloReceptorUART__GB3, 
case__4: moduloPrincipal__GC0, 
case__1: moduloPrincipal__GC0, 
logic__1: moduloPrincipal__GC0, 
reg__14: moduloReceptorUART__GB2, 
logic__61: moduloReceptorUART__GB3, 
case__10: moduloTransmisorUART, 
case__17: moduloTransmisorUART, 
logic__25: moduloTransmisorUART, 
reg__10: moduloTransmisorUART, 
logic__66: moduloReceptorUART__GB3, 
logic__31: moduloTransmisorUART, 
logic__65: moduloReceptorUART__GB3, 
datapath__6: moduloReceptorUART__GB2, 
logic__30: moduloTransmisorUART, 
logic__14: moduloPrincipal__GC0, 
case__16: moduloTransmisorUART, 
logic__62: moduloReceptorUART__GB3, 
counter: moduloPrincipal__GC0, 
logic__60: moduloReceptorUART__GB3, 
logic__73: moduloReceptorUART__GB1, 
reg__9: moduloTransmisorUART, 
case__9: moduloTransmisorUART, 
logic__45: moduloTransmisorUART, 
case__23: moduloReceptorUART__GB2, 
logic__67: moduloReceptorUART__GB3, 
logic__34: moduloTransmisorUART, 
datapath__3: moduloTransmisorUART, 
logic__32: moduloTransmisorUART, 
muxpart__4: moduloReceptorUART__GB2, 
case__19: moduloReceptorUART__GB3, 
