Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue May 23 20:27:05 2023
| Host         : LAPTOP-N1U65B11 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
| Design       : Main
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 111
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 60         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 12         |
| TIMING-18 | Warning          | Missing input or output delay  | 29         |
| TIMING-20 | Warning          | Non-clocked latch              | 9          |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin anodesRegister/tempAnodes_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin anodesRegister/tempAnodes_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin anodesRegister/tempAnodes_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin anodesRegister/tempAnodes_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin anodesRegister/tempAnodes_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin anodesRegister/tempAnodes_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin anodesRegister/tempAnodes_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin anodesRegister/tempAnodes_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin counter/out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin counter/out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin counter/out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin divider/outClock_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin segmentRegister/tempSegmentReg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin segmentRegister/tempSegmentReg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin segmentRegister/tempSegmentReg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin segmentRegister/tempSegmentReg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin segmentRegister/tempSegmentReg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin segmentRegister/tempSegmentReg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin segmentRegister/tempSegmentReg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/error_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/isReadyOutput_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/keyboardDataBuffer_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/keyboardDataBuffer_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/keyboardDataBuffer_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/keyboardDataBuffer_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/keyboardDataBuffer_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/keyboardDataBuffer_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/keyboardDataBuffer_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin symbolDecoder/handler/keyboardDataBuffer_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[1]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[3]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/FromState_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/FromState_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/Temp_Package_Data_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/Temp_Package_Data_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/Temp_Package_Data_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/Temp_Package_Data_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/Temp_Package_Data_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/Temp_Package_Data_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/Temp_Package_Data_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/Temp_Package_Data_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/Temp_Package_Data_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/Temp_Package_Data_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/Temp_Package_Data_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin uart/module_UART_Transiver/Temp_Package_Data_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/module_UART_Transiver/Temp_Package_Data_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/module_UART_Transiver/Temp_Package_Data_reg[0]_C/CLR
uart/module_UART_Transiver/Temp_Package_Data_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/module_UART_Transiver/Temp_Package_Data_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/module_UART_Transiver/Temp_Package_Data_reg[1]_C/CLR
uart/module_UART_Transiver/Temp_Package_Data_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/module_UART_Transiver/Temp_Package_Data_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/module_UART_Transiver/Temp_Package_Data_reg[2]_C/CLR
uart/module_UART_Transiver/Temp_Package_Data_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/module_UART_Transiver/Temp_Package_Data_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/module_UART_Transiver/Temp_Package_Data_reg[3]_C/CLR
uart/module_UART_Transiver/Temp_Package_Data_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/module_UART_Transiver/Temp_Package_Data_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/module_UART_Transiver/Temp_Package_Data_reg[5]_C/CLR
uart/module_UART_Transiver/Temp_Package_Data_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/module_UART_Transiver/Temp_Package_Data_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/module_UART_Transiver/Temp_Package_Data_reg[6]_C/CLR
uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on button relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on inp[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on inp[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on inp[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on inp[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on keyboardClock relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on keyboardData relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on leftButton relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on resetButton relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on rightButton relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on rxIn relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sortButton relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on Output_DebugLed[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on Output_UART_TX_DataBit relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch symbolDecoder/decoder/flags_reg[0] cannot be properly analyzed as its control pin symbolDecoder/decoder/flags_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch symbolDecoder/decoder/flags_reg[1] cannot be properly analyzed as its control pin symbolDecoder/decoder/flags_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch symbolDecoder/decoder/rButtonFlagD_reg cannot be properly analyzed as its control pin symbolDecoder/decoder/rButtonFlagD_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch uart/module_UART_Transiver/Temp_Package_Data_reg[0]_LDC cannot be properly analyzed as its control pin uart/module_UART_Transiver/Temp_Package_Data_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch uart/module_UART_Transiver/Temp_Package_Data_reg[1]_LDC cannot be properly analyzed as its control pin uart/module_UART_Transiver/Temp_Package_Data_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch uart/module_UART_Transiver/Temp_Package_Data_reg[2]_LDC cannot be properly analyzed as its control pin uart/module_UART_Transiver/Temp_Package_Data_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch uart/module_UART_Transiver/Temp_Package_Data_reg[3]_LDC cannot be properly analyzed as its control pin uart/module_UART_Transiver/Temp_Package_Data_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch uart/module_UART_Transiver/Temp_Package_Data_reg[5]_LDC cannot be properly analyzed as its control pin uart/module_UART_Transiver/Temp_Package_Data_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC cannot be properly analyzed as its control pin uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 9 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


