{"Source Block": ["hdl/library/axi_tdd/axi_tdd.v@180:198@HdlStmProcess", "    end else begin\n      tdd_rx_valid <= 1'b1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_vco_overlap <= 1'b0;\n      tdd_rf_overlap <= 1'b0;\n    end else begin\n      tdd_vco_overlap <= tdd_rx_vco_en & tdd_tx_vco_en;\n      tdd_rf_overlap <= tdd_rx_rf_en & tdd_tx_rf_en;\n    end\n  end\n\n  assign tdd_status = {6'b0, tdd_rf_overlap, tdd_vco_overlap};\n\n  // instantiations\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[186, "    if(rst == 1'b1) begin\n"]], "Add": [[186, "    if (rst == 1'b1) begin\n"]]}}