{"Source Block": ["oh/elink/hdl/etx_core.v@64:74@HdlIdDef", "   wire\t\t\tetx_access;\t\t// From etx_arbiter of etx_arbiter.v\n   wire [PW-1:0]\tetx_packet;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_rd_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\tetx_remap_access;\t// From etx_remap of etx_remap.v\n   wire [PW-1:0]\tetx_remap_packet;\t// From etx_remap of etx_remap.v\n   wire\t\t\tetx_rr;\t\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire [8:0]\t\tgpio_data;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tgpio_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [14:0]\t\tmi_addr;\t\t// From etx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_cfg_dout;\t\t// From etx_cfg of etx_cfg.v\n"], "Clone Blocks": [["oh/elink/hdl/etx_core.v@65:75", "   wire [PW-1:0]\tetx_packet;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_rd_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\tetx_remap_access;\t// From etx_remap of etx_remap.v\n   wire [PW-1:0]\tetx_remap_packet;\t// From etx_remap of etx_remap.v\n   wire\t\t\tetx_rr;\t\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire [8:0]\t\tgpio_data;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tgpio_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [14:0]\t\tmi_addr;\t\t// From etx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_cfg_dout;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tmi_cfg_en;\t\t// From etx_cfgif of ecfg_if.v\n"], ["oh/elink/hdl/etx_core.v@62:72", "   wire\t\t\temmu_access;\t\t// From etx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From etx_mmu of emmu.v\n   wire\t\t\tetx_access;\t\t// From etx_arbiter of etx_arbiter.v\n   wire [PW-1:0]\tetx_packet;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_rd_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\tetx_remap_access;\t// From etx_remap of etx_remap.v\n   wire [PW-1:0]\tetx_remap_packet;\t// From etx_remap of etx_remap.v\n   wire\t\t\tetx_rr;\t\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire [8:0]\t\tgpio_data;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tgpio_enable;\t\t// From etx_cfg of etx_cfg.v\n"], ["oh/elink/hdl/erx_core.v@60:70", "   wire\t\t\tedma_wait;\t\t// From erx_arbiter of erx_arbiter.v\n   wire\t\t\temesh_remap_access;\t// From erx_remap of erx_remap.v\n   wire [PW-1:0]\temesh_remap_packet;\t// From erx_remap of erx_remap.v\n   wire\t\t\temmu_access;\t\t// From erx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From erx_mmu of emmu.v\n   wire\t\t\terx_access;\t\t// From erx_protocol of erx_protocol.v\n   wire [PW-1:0]\terx_packet;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\tmailbox_irq_en;\t\t// From erx_cfg of erx_cfg.v\n   wire [14:0]\t\tmi_addr;\t\t// From erx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_cfg_dout;\t\t// From erx_cfg of erx_cfg.v\n   wire\t\t\tmi_cfg_en;\t\t// From erx_cfgif of ecfg_if.v\n"], ["oh/elink/hdl/etx_core.v@61:71", "   wire\t\t\tctrlmode_bypass;\t// From etx_cfg of etx_cfg.v\n   wire\t\t\temmu_access;\t\t// From etx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From etx_mmu of emmu.v\n   wire\t\t\tetx_access;\t\t// From etx_arbiter of etx_arbiter.v\n   wire [PW-1:0]\tetx_packet;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_rd_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\tetx_remap_access;\t// From etx_remap of etx_remap.v\n   wire [PW-1:0]\tetx_remap_packet;\t// From etx_remap of etx_remap.v\n   wire\t\t\tetx_rr;\t\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire [8:0]\t\tgpio_data;\t\t// From etx_cfg of etx_cfg.v\n"], ["oh/elink/hdl/etx_core.v@67:77", "   wire\t\t\tetx_remap_access;\t// From etx_remap of etx_remap.v\n   wire [PW-1:0]\tetx_remap_packet;\t// From etx_remap of etx_remap.v\n   wire\t\t\tetx_rr;\t\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire [8:0]\t\tgpio_data;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tgpio_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [14:0]\t\tmi_addr;\t\t// From etx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_cfg_dout;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tmi_cfg_en;\t\t// From etx_cfgif of ecfg_if.v\n   wire [63:0]\t\tmi_din;\t\t\t// From etx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_mmu_dout;\t\t// From etx_mmu of emmu.v\n"], ["oh/elink/hdl/etx_core.v@63:73", "   wire [PW-1:0]\temmu_packet;\t\t// From etx_mmu of emmu.v\n   wire\t\t\tetx_access;\t\t// From etx_arbiter of etx_arbiter.v\n   wire [PW-1:0]\tetx_packet;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_rd_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\tetx_remap_access;\t// From etx_remap of etx_remap.v\n   wire [PW-1:0]\tetx_remap_packet;\t// From etx_remap of etx_remap.v\n   wire\t\t\tetx_rr;\t\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire [8:0]\t\tgpio_data;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tgpio_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [14:0]\t\tmi_addr;\t\t// From etx_cfgif of ecfg_if.v\n"], ["oh/elink/hdl/etx_core.v@58:68", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tburst_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [3:0]\t\tctrlmode;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tctrlmode_bypass;\t// From etx_cfg of etx_cfg.v\n   wire\t\t\temmu_access;\t\t// From etx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From etx_mmu of emmu.v\n   wire\t\t\tetx_access;\t\t// From etx_arbiter of etx_arbiter.v\n   wire [PW-1:0]\tetx_packet;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_rd_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\tetx_remap_access;\t// From etx_remap of etx_remap.v\n   wire [PW-1:0]\tetx_remap_packet;\t// From etx_remap of etx_remap.v\n"], ["oh/elink/hdl/erx_core.v@59:69", "   wire\t\t\tedma_access;\t\t// From erx_dma of edma.v\n   wire\t\t\tedma_wait;\t\t// From erx_arbiter of erx_arbiter.v\n   wire\t\t\temesh_remap_access;\t// From erx_remap of erx_remap.v\n   wire [PW-1:0]\temesh_remap_packet;\t// From erx_remap of erx_remap.v\n   wire\t\t\temmu_access;\t\t// From erx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From erx_mmu of emmu.v\n   wire\t\t\terx_access;\t\t// From erx_protocol of erx_protocol.v\n   wire [PW-1:0]\terx_packet;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\tmailbox_irq_en;\t\t// From erx_cfg of erx_cfg.v\n   wire [14:0]\t\tmi_addr;\t\t// From erx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_cfg_dout;\t\t// From erx_cfg of erx_cfg.v\n"], ["oh/elink/hdl/etx_core.v@68:78", "   wire [PW-1:0]\tetx_remap_packet;\t// From etx_remap of etx_remap.v\n   wire\t\t\tetx_rr;\t\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire [8:0]\t\tgpio_data;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tgpio_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [14:0]\t\tmi_addr;\t\t// From etx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_cfg_dout;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tmi_cfg_en;\t\t// From etx_cfgif of ecfg_if.v\n   wire [63:0]\t\tmi_din;\t\t\t// From etx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_mmu_dout;\t\t// From etx_mmu of emmu.v\n   wire\t\t\tmi_mmu_en;\t\t// From etx_cfgif of ecfg_if.v\n"], ["oh/elink/hdl/etx_core.v@59:69", "   wire\t\t\tburst_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [3:0]\t\tctrlmode;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tctrlmode_bypass;\t// From etx_cfg of etx_cfg.v\n   wire\t\t\temmu_access;\t\t// From etx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From etx_mmu of emmu.v\n   wire\t\t\tetx_access;\t\t// From etx_arbiter of etx_arbiter.v\n   wire [PW-1:0]\tetx_packet;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_rd_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\tetx_remap_access;\t// From etx_remap of etx_remap.v\n   wire [PW-1:0]\tetx_remap_packet;\t// From etx_remap of etx_remap.v\n   wire\t\t\tetx_rr;\t\t\t// From etx_arbiter of etx_arbiter.v\n"], ["oh/elink/hdl/etx_core.v@66:76", "   wire\t\t\tetx_rd_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\tetx_remap_access;\t// From etx_remap of etx_remap.v\n   wire [PW-1:0]\tetx_remap_packet;\t// From etx_remap of etx_remap.v\n   wire\t\t\tetx_rr;\t\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire [8:0]\t\tgpio_data;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tgpio_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [14:0]\t\tmi_addr;\t\t// From etx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_cfg_dout;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tmi_cfg_en;\t\t// From etx_cfgif of ecfg_if.v\n   wire [63:0]\t\tmi_din;\t\t\t// From etx_cfgif of ecfg_if.v\n"], ["oh/elink/hdl/etx_core.v@60:70", "   wire [3:0]\t\tctrlmode;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tctrlmode_bypass;\t// From etx_cfg of etx_cfg.v\n   wire\t\t\temmu_access;\t\t// From etx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From etx_mmu of emmu.v\n   wire\t\t\tetx_access;\t\t// From etx_arbiter of etx_arbiter.v\n   wire [PW-1:0]\tetx_packet;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_rd_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\tetx_remap_access;\t// From etx_remap of etx_remap.v\n   wire [PW-1:0]\tetx_remap_packet;\t// From etx_remap of etx_remap.v\n   wire\t\t\tetx_rr;\t\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n"], ["oh/elink/hdl/erx_core.v@61:71", "   wire\t\t\temesh_remap_access;\t// From erx_remap of erx_remap.v\n   wire [PW-1:0]\temesh_remap_packet;\t// From erx_remap of erx_remap.v\n   wire\t\t\temmu_access;\t\t// From erx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From erx_mmu of emmu.v\n   wire\t\t\terx_access;\t\t// From erx_protocol of erx_protocol.v\n   wire [PW-1:0]\terx_packet;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\tmailbox_irq_en;\t\t// From erx_cfg of erx_cfg.v\n   wire [14:0]\t\tmi_addr;\t\t// From erx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_cfg_dout;\t\t// From erx_cfg of erx_cfg.v\n   wire\t\t\tmi_cfg_en;\t\t// From erx_cfgif of ecfg_if.v\n   wire [63:0]\t\tmi_din;\t\t\t// From erx_cfgif of ecfg_if.v\n"], ["oh/elink/hdl/etx_core.v@69:79", "   wire\t\t\tetx_rr;\t\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\tetx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire [8:0]\t\tgpio_data;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tgpio_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [14:0]\t\tmi_addr;\t\t// From etx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_cfg_dout;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tmi_cfg_en;\t\t// From etx_cfgif of ecfg_if.v\n   wire [63:0]\t\tmi_din;\t\t\t// From etx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_mmu_dout;\t\t// From etx_mmu of emmu.v\n   wire\t\t\tmi_mmu_en;\t\t// From etx_cfgif of ecfg_if.v\n   wire\t\t\tmi_we;\t\t\t// From etx_cfgif of ecfg_if.v\n"], ["oh/elink/hdl/etx_core.v@70:80", "   wire\t\t\tetx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire [8:0]\t\tgpio_data;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tgpio_enable;\t\t// From etx_cfg of etx_cfg.v\n   wire [14:0]\t\tmi_addr;\t\t// From etx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_cfg_dout;\t\t// From etx_cfg of etx_cfg.v\n   wire\t\t\tmi_cfg_en;\t\t// From etx_cfgif of ecfg_if.v\n   wire [63:0]\t\tmi_din;\t\t\t// From etx_cfgif of ecfg_if.v\n   wire [DW-1:0]\tmi_mmu_dout;\t\t// From etx_mmu of emmu.v\n   wire\t\t\tmi_mmu_en;\t\t// From etx_cfgif of ecfg_if.v\n   wire\t\t\tmi_we;\t\t\t// From etx_cfgif of ecfg_if.v\n   wire\t\t\tmmu_enable;\t\t// From etx_cfg of etx_cfg.v\n"]], "Diff Content": {"Delete": [[69, "   wire\t\t\tetx_rr;\t\t\t// From etx_arbiter of etx_arbiter.v\n"]], "Add": [[69, "   wire\t\t\tetx_wait;\t\t// From etx_protocol of etx_protocol.v\n"]]}}