Warning (10273): Verilog HDL warning at hpi_io_intf.sv(43): extended using "x" or "z" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/hpi_io_intf.sv Line: 43
Warning (10268): Verilog HDL information at vga_text_avl_interface.sv(226): always construct contains both blocking and non-blocking assignments File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/vga_text_avl_interface.sv Line: 226
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at vga_text_avl_interface.sv(226): always construct contains both blocking and non-blocking assignments File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 226
Warning (10268): Verilog HDL information at intro.sv(23): always construct contains both blocking and non-blocking assignments File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 23
