; Generated by QuickSFV v2.36 on 2015-08-07 at 11:50:40
; http://www.QuickSFV.org
;
;       450552  17:33.49 2013-07-25 Datasheet\ADC\AD7928.pdf
;       826488  17:34.09 2013-07-25 Datasheet\Audio CODEC\WM8731.pdf
;       278745  17:34.23 2013-07-25 Datasheet\Clock\Si5350C-B.pdf
;      2950753  17:34.38 2013-07-25 Datasheet\DDR3 SDRAM\43TR16256A-85120AL(ISSI).pdf
;      2037625  10:13.13 2014-12-19 Datasheet\EPCS128\S25FL128SAGMFI011.pdf
;       429140  17:35.05 2013-07-25 Datasheet\Ethernet\ksz9021rl-rn_ds.pdf
;       790662  17:35.23 2013-07-25 Datasheet\FPGA\cyclone5_datasheet.pdf
;     23335135  17:35.23 2013-07-25 Datasheet\FPGA\cyclone5_handbook.pdf
;       487845  17:35.49 2013-07-25 Datasheet\G-Sensor\ADXL345.pdf
;       200255  17:36.06 2013-07-25 Datasheet\IR Receiver and Emitter\IR12_21C_TR8.pdf
;       327815  17:36.06 2013-07-25 Datasheet\IR Receiver and Emitter\IRM_V538_TR1.pdf
;       308983  17:36.36 2013-07-25 Datasheet\Power\LT3080-1.pdf
;       303784  17:36.36 2013-07-25 Datasheet\Power\LT3085.pdf
;       353206  17:36.36 2013-07-25 Datasheet\Power\LTC3605.pdf
;       480472  17:36.36 2013-07-25 Datasheet\Power\LTC3608.pdf
;       419677  17:36.36 2013-07-25 Datasheet\Power\LTC3633.pdf
;       409038  17:36.36 2013-07-25 Datasheet\Power\LTM4624.pdf
;      1158569  17:36.36 2013-07-25 Datasheet\Power\tps51200.pdf
;      1364045  17:37.03 2013-07-25 Datasheet\SDRAM\IS42R16320D.pdf
;       789084  17:37.20 2013-07-25 Datasheet\UART TO USB\DS_FT232R.pdf
;      1159723  17:37.34 2013-07-25 Datasheet\USB\USB251xb.pdf
;       940106  17:37.34 2013-07-25 Datasheet\USB\USB3300-EZK.pdf
;       295220  17:37.46 2013-07-25 Datasheet\Video DAC\ADV7123.pdf
;      2907883  17:37.59 2013-07-25 Datasheet\Video Decoder\ADV7180.pdf
;       307448  12:01.41 2014-03-21 Demonstrations\ControlPanel\bin\ControlPanel
;        20871  17:46.07 2014-01-06 Demonstrations\ControlPanel\bin\hello
;     37238283  18:49.12 2014-03-21 Demonstrations\ControlPanel\bin\qt-4.8.5-altera-soc.tar.bz2
;         3039  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\ADLX345.cpp
;         3448  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\ADLX345.h
;       218305  17:21.02 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel
;          796  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel.pro
;        35719  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel.pro.user
;        20137  15:52.41 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel.pro.user.2.7pre1
;         5374  17:21.02 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\dialog.cpp
;         1691  20:29.52 2013-10-16 Demonstrations\ControlPanel\ControlPanel_QT\dialog.h
;        34778  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\dialog.ui
;         6369  17:21.02 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\fpga.cpp
;          787  15:52.41 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\fpga.h
;         3007  17:21.02 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\hps.cpp
;          384  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\hps.h
;         3936  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\hps_0.h
;          164  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\main.cpp
;         1472  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\tab_button.cpp
;         2475  15:52.41 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\tab_gsensor.cpp
;         1264  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\tab_hex.cpp
;         2797  17:21.02 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\tab_ir.cpp
;         5864  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\BUTTON_DOWN.bmp
;         5864  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\BUTTON_UP.bmp
;         1974  11:13.52 2013-10-23 Demonstrations\ControlPanel\ControlPanel_QT\images\GLED.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_0.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_1.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_2.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_3.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_4.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_5.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_6.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_7.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_8.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_9.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_a.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_b.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_c.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_d.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_e.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_f.bmp
;         1053  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\images\images.qrc
;        45846  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\IR_RX.bmp
;         1974  11:13.52 2013-10-23 Demonstrations\ControlPanel\ControlPanel_QT\images\RLED.bmp
;         2040  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\SMALL_BUTTON_DOWN.bmp
;         2040  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\SMALL_BUTTON_UP.bmp
;         3836  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\SW_down.bmp
;         3836  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\SW_up.bmp
;         7458  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\images\tab\G-Sensor.png
;         4682  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\images\tab\IRDA.png
;        67632  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\images\tab\movie.png
;         7167  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\images\tab\VGA.png
;         1727  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\images\tab\Video.png
;         4875  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\c5_pin_model_dump.txt
;        58959  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\cio_dump_disallowed_lists.echo
;          434  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.cdf
;           26  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.done
;         1028  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.fit.smsg
;          678  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.fit.summary
;        18966  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.jdi
;        91723  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.map.smsg
;          549  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.map.summary
;       104488  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.pin
;     33554640  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.pof
;          117  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.qpf
;        70497  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.qsf
;         1730  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.sdc
;      7500285  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.sof
;        26894  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.sta.summary
;        22513  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.v
;        57531  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top_assignment_defaults.qdf
;        47679  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.bsf
;            0  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.cmp
;      1346053  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.html
;       144400  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.qsys
;      3276402  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.sopcinfo
;         6685  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\hps_sdram_p0_all_pins.txt
;         1717  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_sdram_p0_summary.csv
;        44416  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\new_pin_assign.tcl
;         1270  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\PLLJ_PLLSPE_INFO.txt
;      7007184  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\soc_system.rbf
;           85  16:00.40 2013-12-10 Demonstrations\ControlPanel\Quartus\sof_to_rbf.bat
;        70037  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\.qsys_edit\DE1_SoC_QSYS.xml
;           66  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\.qsys_edit\filters.xml
;        70037  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\.qsys_edit\layout.xml
;          723  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\.qsys_edit\preferences.xml
;      9225793  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\DE1_SoC_QSYS_hps_0_hps.svd
;      3764830  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.debuginfo
;        97496  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.qip
;      9263439  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.regmap
;       220238  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.v
;      9225793  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS_hps_0_hps.svd
;        11784  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_addsubcarry.vhd
;         3769  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_atlantic_reporter.vhd
;         5638  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_au.vhd
;        36260  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_mm_bursting_master_fifo.vhd
;        14674  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_mm_mem_slave.vhd
;        12742  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_st_input.vhd
;         5616  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_st_output.vhd
;         1791  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_clock_reset.vhd
;         3083  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_cmp.vhd
;         8942  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_fifo.vhd
;        14003  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_fifo_usedw_calculator.vhd
;        13672  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_general_fifo.vhd
;         3963  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_gray_clock_crosser.vhd
;         5161  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_logic_fifo.vhd
;         1891  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_lu.vhd
;       127085  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_mem.vhd
;        17814  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_mult.vhd
;          862  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxbin2.vhd
;        11574  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxfast4.vhd
;        12175  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxfast8.vhd
;         2866  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxhot16.vhd
;         2313  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_one_bit_delay.vhd
;       158364  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_package.vhd
;        36289  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_pc.vhd
;         6216  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_pulling_width_adapter.vhd
;         4878  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_pushing_width_adapter.vhd
;         8174  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_ram_fifo.vhd
;         2232  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_reg.vhd
;         2610  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_std_logic_vector_delay.vhd
;         5365  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_trigger_to_synced_pulse.vhd
;        11784  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_addsubcarry.vhd
;         3769  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_atlantic_reporter.vhd
;         5638  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_au.vhd
;        36260  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_mm_bursting_master_fifo.vhd
;        14674  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_mm_mem_slave.vhd
;        12742  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_st_input.vhd
;         5616  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_st_output.vhd
;         1791  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_clock_reset.vhd
;         3083  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_cmp.vhd
;         8942  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_fifo.vhd
;        14003  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_fifo_usedw_calculator.vhd
;        13672  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_general_fifo.vhd
;         3963  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_gray_clock_crosser.vhd
;         5161  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_logic_fifo.vhd
;         1891  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_lu.vhd
;       127085  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_mem.vhd
;        17814  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_mult.vhd
;          862  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxbin2.vhd
;        11574  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxfast4.vhd
;        12175  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxfast8.vhd
;         2866  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxhot16.vhd
;         2313  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_one_bit_delay.vhd
;       158364  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_package.vhd
;        36289  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_pc.vhd
;         6216  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_pulling_width_adapter.vhd
;         4878  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_pushing_width_adapter.vhd
;         8174  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_ram_fifo.vhd
;         2232  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_reg.vhd
;         2610  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_std_logic_vector_delay.vhd
;         5365  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_trigger_to_synced_pulse.vhd
;        12544  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_edge_detect_chain.sv
;        17768  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_event_packet_decode.sv
;        35680  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_event_packet_encode.sv
;         3320  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_fifo2.sv
;        13536  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_h_kernel.sv
;         3024  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_latency_0_to_latency_1.sv
;         3480  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_latency_1_to_latency_0.sv
;        14840  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_mirror.sv
;        16768  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_mult_add.sv
;        85152  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_pkg.sv
;        12528  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_video_packet_decode.sv
;        10856  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_video_packet_encode.sv
;        29720  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer.sv
;        48616  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer_controller.sv
;        10632  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer_mem_block.sv
;        16440  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer_multicaster.sv
;        10952  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_packet_demux.sv
;        16448  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_packet_mux.sv
;        51656  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core.sv
;        11952  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_bilinear_channel.sv
;         4320  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_bilinear_coeffs.sv
;        99024  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_controller.sv
;         7976  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_edge_detect.sv
;        23752  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_horizontal_channel.sv
;         7456  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_nn_channel.sv
;         4704  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_realign.sv
;         4296  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_step_coeff.sv
;         3344  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_step_line.sv
;        11312  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_vertical_channel.sv
;        56840  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_kernel_creator.sv
;         4368  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_kernel_creator_step_coeff.sv
;         7208  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_kernel_creator_step_line.sv
;         1032  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_scheduler.ocp
;        97872  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_scheduler.sv
;        22008  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_video_input_bridge.sv
;         1120  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_video_output_bridge.ocp
;        23232  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_video_output_bridge.sv
;         2581  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_fifo.v
;         2390  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_frame_counter.v
;         1606  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_sample_counter.v
;         1071  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_sync.v
;         4203  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_sync_generation.v
;         2694  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_cvi.sdc
;        25097  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS.v
;         9198  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_av_st_output.v
;         8809  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_control.v
;         5665  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_embedded_sync_extractor.v
;        10760  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_resolution_detection.v
;          887  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_sync_polarity_convertor.v
;         3406  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_write_buffer.v
;         2581  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_fifo.v
;         2390  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_frame_counter.v
;         1606  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_sample_counter.v
;         1071  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_sync.v
;         4203  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_sync_generation.v
;         2694  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_cvi.sdc
;        25097  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS.v
;         9198  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_av_st_output.v
;         8809  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_control.v
;         5665  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_embedded_sync_extractor.v
;        10760  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_resolution_detection.v
;          887  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_sync_polarity_convertor.v
;         3406  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_write_buffer.v
;         2581  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_fifo.v
;         2390  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_frame_counter.v
;         1866  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_generic_count.v
;         1606  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_sample_counter.v
;         1071  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_sync.v
;         4203  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_sync_generation.v
;         1208  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_to_binary.v
;         1430  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_trigger_sync.v
;         6266  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_cvo.sdc
;        43369  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid.sv
;         4086  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_calculate_mode.v
;         5308  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_control.v
;        26475  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_mode_banks.sv
;         9292  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_statemachine.v
;         8428  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_sync_compare.v
;         2581  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_fifo.v
;         2390  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_frame_counter.v
;         1866  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_generic_count.v
;         1606  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_sample_counter.v
;         1071  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_sync.v
;         4203  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_sync_generation.v
;         1208  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_to_binary.v
;         1430  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_trigger_sync.v
;         6266  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_cvo.sdc
;        43369  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid.sv
;         4086  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_calculate_mode.v
;         5308  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_control.v
;        26475  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_mode_banks.sv
;         9292  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_statemachine.v
;         8428  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_sync_compare.v
;         4784  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipswi130_common_stream_input.v
;         2533  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipswi130_common_stream_output.v
;         2527  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipswi130_switch_control.v
;        36572  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd
;         3407  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_avalon_mm_master.v
;         4740  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_avalon_mm_slave.v
;        13994  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_fifo_usedw_calculator.vhd
;        13147  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_general_fifo.vhd
;         3934  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_gray_clock_crosser.vhd
;         5167  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_logic_fifo.vhd
;         2298  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_one_bit_delay.vhd
;       159033  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_package.vhd
;         5505  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_pulling_width_adapter.vhd
;         8128  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_ram_fifo.vhd
;         2639  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_std_logic_vector_delay.vhd
;         2533  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_stream_output.v
;         1537  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_unpack_data.v
;        10406  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_prc.v
;        11457  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_prc_core.v
;         4324  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_prc_read_master.v
;           96  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr.sdc
;        15690  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr.v
;         7694  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr_control_packet_encoder.v
;         7948  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr_controller.v
;        36572  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
;         3407  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_avalon_mm_master.v
;         4740  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_avalon_mm_slave.v
;        13994  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_fifo_usedw_calculator.vhd
;        13147  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_general_fifo.vhd
;         3934  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_gray_clock_crosser.vhd
;         5167  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_logic_fifo.vhd
;         2298  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_one_bit_delay.vhd
;       159033  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_package.vhd
;         5505  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_pulling_width_adapter.vhd
;         8128  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_ram_fifo.vhd
;         2639  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_std_logic_vector_delay.vhd
;         2533  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_stream_output.v
;         1537  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_unpack_data.v
;        10406  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_prc.v
;        11457  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_prc_core.v
;         4324  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_prc_read_master.v
;           96  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr.sdc
;        15690  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr.v
;         7694  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr_control_packet_encoder.v
;         7948  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr_controller.v
;        61191  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        26092  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_dc_fifo.v
;        11535  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_mm_clock_crossing_bridge.v
;        34467  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v
;         5157  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         7760  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v
;         4707  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5453  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;          885  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_dcfifo_synchronizer_bundle.v
;         1642  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_irq_clock_crosser.sv
;         2631  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11438  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv
;        30480  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43418  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        57105  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter.sv
;        13482  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        12423  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv
;        21306  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv
;        11349  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv
;        28313  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv
;        17188  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv
;        38705  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        57968  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_width_adapter.sv
;         1734  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.sdc
;        12331  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.v
;         3555  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_reset_synchronizer.v
;         3989  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\AUDIO_ADC.v
;         3972  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\AUDIO_DAC.v
;         7257  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\audio_fifo.v
;         6892  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\AUDIO_IF.v
;         4589  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\CLOCK_COUNTER.v
;         4362  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\credit_producer.v
;         7959  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router.sv
;        10340  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_001.sv
;         9276  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_002.sv
;         7583  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_004.sv
;         8674  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_005.sv
;         8896  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_006.sv
;         8395  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_007.sv
;        45339  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cl_scl_0.v
;         4243  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core.v
;         2033  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core_coeff.mif
;          592  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0.ocp
;       139440  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0.vhd
;       196103  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0_behaviour_behaviour.trace
;         4413  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0_tb.vhd
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0.ocp
;        72784  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0.vhd
;        83647  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0_behaviour_behaviour.trace
;         5483  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0_tb.vhd
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1.ocp
;        84760  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1.vhd
;        98045  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1_behaviour_behaviour.trace
;         5495  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1_tb.vhd
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2.ocp
;        76984  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2.vhd
;        81966  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2_behaviour_behaviour.trace
;         5487  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2_tb.vhd
;          592  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0.ocp
;       338536  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0.vhd
;       905001  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0_h_resampling_h_resampling.trace
;         4487  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0_tb.vhd
;          584  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0.ocp
;       211928  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0.vhd
;       629273  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0_behaviour_behaviour.trace
;          166  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\de1_soc_qsys_alt_vip_csc_0_coeff_data_init_id_1061_line152_contents.hex
;           70  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\de1_soc_qsys_alt_vip_csc_0_const_data_init_id_1071_line153_contents.hex
;         7021  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0_tb.vhd
;          592  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0.ocp
;       195736  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0.vhd
;       497601  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0_bob_bob.trace
;         8631  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0_tb.vhd
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0.ocp
;       281536  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0.vhd
;       449870  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0_behaviour_behaviour.trace
;       169130  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0_outputter_outputter.trace
;         6171  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0_tb.vhd
;         5178  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_swi_0.v
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0.ocp
;        79072  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0.vhd
;        85865  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0_behaviour_behaviour.trace
;         3155  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0_tb.vhd
;          592  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0.ocp
;       426576  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0.vhd
;         8642  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0_tb.vhd
;       280545  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0_vfb_reader_vfb_reader.trace
;       412099  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0_vfb_writer_vfb_writer.trace
;         4171  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux.sv
;         9918  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_001.sv
;         7358  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_002.sv
;         3537  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_004.sv
;         6086  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_005.sv
;         6657  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_006.sv
;         4136  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_007.sv
;        10678  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux.sv
;        11486  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_004.sv
;        11486  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_005.sv
;        11479  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_007.sv
;        11478  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_009.sv
;        10680  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_011.sv
;        10680  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_016.sv
;        11478  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_018.sv
;        10686  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_020.sv
;        10686  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_022.sv
;          856  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.ocp
;         3979  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.sdc
;       455528  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.v
;         2451  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_bht_ram.mif
;          979  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_dc_tag_ram.mif
;         1684  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_ic_tag_ram.mif
;         7104  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v
;         8421  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v
;        10379  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v
;         6443  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_mult_cell.v
;         1496  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_oci_test_bench.v
;         4244  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_ociram_default_contents.mif
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_rf_ram_a.mif
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_rf_ram_b.mif
;        29697  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_test_bench.v
;        18267  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_epcq.v
;         5148  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_epcq_boot_rom.hex
;        29662  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0.v
;        11979  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0_fpga_interfaces.sv
;        11763  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0_hps_io.v
;        12939  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0_hps_io_border.sv
;         2273  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_i2c_scl.v
;         2790  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_i2c_sda.v
;         7563  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router.sv
;         7491  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_002.sv
;         7656  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_004.sv
;         7656  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_005.sv
;         7653  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_007.sv
;         8038  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_009.sv
;         7491  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_010.sv
;         8048  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_011.sv
;         7491  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_012.sv
;         7483  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_014.sv
;         7486  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_015.sv
;         7559  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_016.sv
;         7476  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_017.sv
;         8038  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_018.sv
;         8048  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_020.sv
;         7491  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_021.sv
;         8048  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_022.sv
;         7491  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_023.sv
;         7473  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_027.sv
;         7476  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_028.sv
;         7473  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_029.sv
;         2088  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper.sv
;         1697  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper_001.sv
;        17643  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_jtag_uart.v
;         4390  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_key.v
;         2245  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_ledr.v
;      1060423  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0.v
;         8196  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv
;        10290  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_001.sv
;         9781  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_002.sv
;         4206  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv
;         9303  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_001.sv
;         8029  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_002.sv
;        10719  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv
;         2996  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002.sv
;         2996  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_004.sv
;        11519  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_008.sv
;        10727  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_011.sv
;        10727  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_015.sv
;         7902  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router.sv
;         7552  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_002.sv
;         7552  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv
;         8110  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_008.sv
;         8120  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_010.sv
;         8120  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_011.sv
;         8120  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_015.sv
;         3578  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002.sv
;         3578  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_004.sv
;         4850  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_008.sv
;         4214  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_011.sv
;         4214  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_015.sv
;        11453  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv
;        17927  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv
;        16309  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_002.sv
;       104283  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1.v
;         7692  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv
;         3564  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux.sv
;        10713  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux.sv
;         7996  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_id_router.sv
;         4163  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux.sv
;         2978  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux.sv
;       281047  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2.v
;         9419  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_addr_router.sv
;         6684  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_demux.sv
;         2978  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux.sv
;         7525  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_id_router.sv
;         3559  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux.sv
;        14665  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_mux.sv
;        17926  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_3.v
;       109769  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4.v
;         8631  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_addr_router.sv
;         4163  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_cmd_xbar_demux.sv
;         2985  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_cmd_xbar_mux.sv
;         7818  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_id_router.sv
;         3564  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_rsp_xbar_demux.sv
;        11451  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_rsp_xbar_mux.sv
;       840013  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.hex
;         3106  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.v
;          608  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator.ocp
;        79096  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator.vhd
;        85860  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator_behaviour_behaviour.trace
;         3186  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator_tb.vhd
;          328  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_0.qip
;         2422  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_0.v
;          456  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_audio.qip
;         2169  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_audio.v
;          334  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_sys.qip
;         2449  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_sys.v
;         3543  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_002.sv
;         4814  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_004.sv
;         4814  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_005.sv
;         4812  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_007.sv
;         4815  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_009.sv
;         3543  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_010.sv
;         4136  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_011.sv
;         3543  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_012.sv
;         3535  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_014.sv
;         3538  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_015.sv
;         4136  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_016.sv
;         3532  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_017.sv
;         4814  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_018.sv
;         4178  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_020.sv
;         3537  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_021.sv
;         4178  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_022.sv
;         3537  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_023.sv
;         3529  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_027.sv
;         3532  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_028.sv
;         3529  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_029.sv
;        11406  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux.sv
;        18714  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_001.sv
;        15454  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_002.sv
;        17880  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_004.sv
;        13838  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_005.sv
;        14626  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_006.sv
;        11412  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_007.sv
;        23889  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram.v
;         9191  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram_test_component.v
;        11747  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_spi_0.v
;         6180  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sw.v
;         1451  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sysid.v
;         1969  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_td_status.v
;         6957  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer.v
;         7031  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer_stamp.v
;        28625  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_uart.v
;         2273  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_vga_sel.v
;       240335  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hopt_mult_l3.vqm
;       264723  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hopt_mult_l4.vqm
;       292378  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hopt_mult_l5.vqm
;         5761  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps.pre.xml
;        76145  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram.v
;       107590  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0.ppf
;        27062  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0.sdc
;        17058  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0.sv
;         9571  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11715  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7109  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4093  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1801  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15549  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        87549  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17923  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95267  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5189  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_pll.sv
;         7379  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\ir_fifo.v
;        10167  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\irda_receive_terasic.v
;         3786  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\SEG7_IF.v
;         2319  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_CLOCK_COUNT.v
;         2456  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_IR_RX_FIFO.v
;         1241  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_IRM.v
;         1939  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_LOOPBACK.v
;         3988  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_STREAM_SOURCE.v
;           55  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\tta_x_blank_mem.hex
;         3111  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\alt_types.pre.h
;         9247  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\emif.pre.xml
;         1273  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sdram_io.pre.h
;       332031  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer.pre.c
;        24652  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer.pre.h
;         7640  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_auto.pre.h
;          692  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         1476  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         3864  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_defines.pre.h
;          386  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\system.pre.h
;        42049  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\tclrpt.pre.c
;        18127  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\tclrpt.pre.h
;       401078  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\hc_output\DE1_SOC_golden_top.names_drv_tbl
;         3111  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\alt_types.h
;         2699  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\DE1_SoC_QSYS_hps_0.hiof
;         9247  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\emif.xml
;         5761  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\hps.xml
;          100  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\id
;         1273  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sdram_io.h
;       332031  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer.c
;        24652  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer.h
;         7640  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_auto.h
;          692  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_auto_ac_init.c
;         1476  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_auto_inst_init.c
;         3864  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_defines.h
;          386  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\system.h
;        42049  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\tclrpt.c
;        18127  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\tclrpt.h
;         3989  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_ADC.v
;         3972  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_DAC.v
;          190  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo.qip
;         7257  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo.v
;       107868  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo_wave0.jpg
;        95175  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo_wave1.jpg
;         1112  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo_waveforms.html
;         6892  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_IF.v
;         4524  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_IF_hw.tcl
;          294  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\CLOCK_COUNTER.qip
;         4589  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\CLOCK_COUNTER.v
;         3905  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\CLOCK_COUNTER_bb.v
;         2319  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT.v
;         3749  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT_hw.tcl
;          134  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\greybox_tmp\cbx_args.txt
;        10078  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IRM\irda_receive_terasic.v
;         1241  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IRM\TERASIC_IRM.v
;         4266  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IRM\TERASIC_IRM_hw.tcl
;          275  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\ir_fifo.qip
;         7379  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\ir_fifo.v
;         6206  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\ir_fifo_bb.v
;        10167  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\irda_receive_terasic.v
;         2456  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\TERASIC_IR_RX_FIFO.v
;         5818  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\TERASIC_IR_RX_FIFO_hw.tcl
;          316  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\greybox_tmp\cbx_args.txt
;         2540  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_ISP1362\ISP1362_IF.v
;         8614  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_ISP1362\ISP1362_IF_hw.tcl
;         1939  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_LOOPBACk\TERASIC_LOOPBACK.v
;         4805  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_LOOPBACk\TERASIC_LOOPBACK_hw.tcl
;         3786  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_SEG7\SEG7_IF.v
;         6427  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_SEG7\SEG7_IF_hw.tcl
;         1658  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_SRAM\TERASIC_SRAM.v
;         6062  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_SRAM\TERASIC_SRAM_hw.tcl
;         3988  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_STREAM_SOURCE\TERASIC_STREAM_SOURCE.v
;         4911  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_STREAM_SOURCE\TERASIC_STREAM_SOURCE_hw.tcl
;         5666  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_VPG\TERASIC_VPG.v
;         9964  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_VPG\TERASIC_VPG_hw.tcl
;         8600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_VPG\vga_time_generator.v
;            0  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.lock
;        42608  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.log
;           26  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\version.ini
;          435  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.mylyn\repositories.xml.zip
;          672  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.core\.log
;       897024  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.core\ControlPanel.1381418224922.pdom
;       651264  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.core\ControlPanel_bsp.1381418221849.pdom
;            0  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
;        27440  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\ControlPanel.sc
;        25226  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\ControlPanel_bsp.sc
;            1  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;          984  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\ControlPanel.build.log
;          132  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\ControlPanel_bsp.build.log
;          226  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
;          984  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
;          132  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.projects\ControlPanel\.indexes\history.index
;          837  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.projects\ControlPanel\.indexes\properties.index
;          506  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.projects\ControlPanel_bsp\.indexes\properties.index
;        40610  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\6.tree
;        40363  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\8.tree
;            1  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;          104  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
;            1  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          696  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;          364  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
;           58  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-ControlPanel.prefs
;           58  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-ControlPanel_bsp.prefs
;          751  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;         4129  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;           75  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
;          249  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           74  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          631  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
;          283  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
;           94  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
;           62  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
;           97  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
;           57  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
;           69  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
;           69  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
;          129  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           48  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;         1036  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
;         1540  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.debug.core\.launches\New_configuration.launch
;          653  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.debug.ui\dialog_settings.xml
;          973  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.debug.ui\launchConfigurationHistory.xml
;        25170  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv
;        26875  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload1.csv
;        25002  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload2.csv
;        25849  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload3.csv
;        25266  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload4.csv
;        27292  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload5.csv
;        26880  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload6.csv
;        10498  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
;          682  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
;           80  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        19371  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;          257  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
;        36231  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\.cproject
;            0  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\.force_relink
;         3010  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\.project
;      3698528  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\ControlPanel.elf
;       244023  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\ControlPanel.map
;       674075  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\ControlPanel.objdump
;         3593  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\create-this-app
;        16806  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\I2C.c
;         2565  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\I2C.h
;         1933  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\main.c
;        35530  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\Makefile
;         4368  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_verify.c
;          267  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_verify.h
;          974  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\readme.txt
;         2177  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\terasic_includes.h
;         3551  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\video_control.c
;          197  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\video_control.h
;       385030  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\DE1_SoC_QSYS_onchip_memory2.hex
;           61  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\meminit.qip
;          300  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\meminit.spd
;       245715  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\hdl_sim\DE1_SoC_QSYS_onchip_memory2.dat
;         7440  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\hdl_sim\DE1_SoC_QSYS_onchip_memory2.sym
;        35107  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\.cproject
;         2694  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\.project
;         3369  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\alt_sys_init.c
;         1223  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\create-this-bsp
;         2819  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\linker.h
;        13325  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\linker.x
;        30706  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\Makefile
;         9794  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\mem_init.mk
;         2063  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\memory.gdb
;        18425  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\public.mk
;        60856  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\settings.bsp
;        71459  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\summary.html
;        14102  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\system.h
;         8094  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_jtag_uart.h
;         6020  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
;         4612  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
;         4098  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_pio_regs.h
;         3635  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_spi.h
;         5831  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_spi_regs.h
;         3174  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_sysid_qsys.h
;         2844  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
;         9337  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_timer.h
;        10540  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_timer_regs.h
;        13956  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_uart.h
;         6768  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_uart_fd.h
;         7987  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_uart_regs.h
;         4096  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
;        10266  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_init.c
;         3606  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
;         6979  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_read.c
;         7969  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_write.c
;         5543  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_spi.c
;         4362  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_sysid_qsys.c
;         4971  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_timer_sc.c
;         6252  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_timer_ts.c
;         2876  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_timer_vars.c
;         4398  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_fd.c
;        11022  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_init.c
;         5786  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_ioctl.c
;         8914  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_read.c
;         8387  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_write.c
;         3111  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\alt_types.h
;         3887  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\altera_nios2_qsys_irq.h
;         3982  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\io.h
;        11141  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\nios2.h
;         4994  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_flag.h
;         3503  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_hooks.h
;         4846  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_sem.h
;         3778  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_syscall.h
;         4788  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_alarm.h
;         1560  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_busy_sleep.h
;         3750  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_dev_llist.h
;         2695  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_exception_handler_registry.h
;         6935  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_file.h
;         2631  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_iic_isr_register.h
;         3354  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_irq_table.h
;         5779  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_legacy_irq.h
;         4088  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_no_error.h
;         2793  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\nios2_gmon_data.h
;         5056  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_alarm.h
;         4197  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_cache.h
;         2775  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_debug.h
;         4880  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_dev.h
;         8401  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_dma.h
;         8823  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_dma_dev.h
;         7314  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_driver.h
;         4812  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_errno.h
;         7800  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_exceptions.h
;         7306  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_flash.h
;         5439  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_flash_dev.h
;         3906  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_flash_types.h
;         8677  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_irq.h
;         2578  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_irq_entry.h
;         5446  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
;         5153  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_llist.h
;         4109  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_load.h
;        15978  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_log_printf.h
;         3637  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_set_args.h
;         3843  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_sim.h
;         4374  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_stack.h
;         3276  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_stdio.h
;         3496  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_sys_init.h
;         4752  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_sys_wrappers.h
;         3308  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_timestamp.h
;         3633  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_warning.h
;         4247  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\ioctl.h
;         6063  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\termios.h
;         4792  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_alarm_start.c
;         4130  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_busy_sleep.c
;         4124  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_close.c
;         4110  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dcache_flush.c
;         2791  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dcache_flush_all.c
;         4163  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dcache_flush_no_writeback.c
;         5726  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dev.c
;         2930  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dev_llist_insert.c
;         3191  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dma_rxchan_open.c
;         3187  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dma_txchan_open.c
;         3802  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_do_ctors.c
;         3797  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_do_dtors.c
;         5347  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_ecc_fatal_entry.S
;         3832  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_ecc_fatal_exception.c
;         2999  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_env_lock.c
;         2795  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_environ.c
;         2773  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_errno.c
;        15253  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exception_entry.S
;        21898  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exception_muldiv.S
;         3675  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exception_trap.S
;         3116  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_execve.c
;         3820  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exit.c
;         4566  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fcntl.c
;         3521  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fd_lock.c
;         3111  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fd_unlock.c
;         3761  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_find_dev.c
;         3884  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_find_file.c
;         3660  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_flash_dev.c
;         3120  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fork.c
;         3773  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fs_reg.c
;         5018  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fstat.c
;         4250  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_get_fd.c
;         3138  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_getchar.c
;         2863  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_getpid.c
;         5033  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_gettod.c
;         9524  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_gmon.c
;         3490  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_icache_flush.c
;         2655  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_icache_flush_all.c
;         5155  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_iic.c
;         4781  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_iic_isr_register.c
;         9329  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_instruction_exception_entry.c
;         4290  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_instruction_exception_register.c
;         4553  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_io_redirect.c
;         6065  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_ioctl.c
;         4793  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_entry.S
;         6589  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_handler.c
;         4566  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_register.c
;         2673  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_vars.c
;         4810  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_isatty.c
;         4283  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_kill.c
;         3117  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_link.c
;         3814  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_load.c
;         1798  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_log_macro.S
;        14854  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_log_printf.c
;         4339  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_lseek.c
;         6349  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_main.c
;         2975  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_malloc_lock.c
;         8491  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_mcount.S
;         5786  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_open.c
;         5218  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_printf.c
;         3092  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_putchar.c
;         3049  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_putstr.c
;         4773  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_read.c
;         3035  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_release_fd.c
;         2856  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_remap_cached.c
;         2898  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_remap_uncached.c
;         3112  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_rename.c
;         5486  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_sbrk.c
;         4286  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_settod.c
;         3042  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_software_exception.S
;         3123  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_stat.c
;         5541  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_tick.c
;         3565  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_times.c
;         2792  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_uncached_free.c
;         2899  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_uncached_malloc.c
;         3110  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_unlink.c
;         1919  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_usleep.c
;         2949  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_wait.c
;         5214  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_write.c
;         1574  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\altera_nios2_qsys_irq.c
;        16765  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\crt0.S
;         4875  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\c5_pin_model_dump.txt
;          433  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.cdf
;           26  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.done
;          482  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.fit.smsg
;          658  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.fit.summary
;        18959  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.jdi
;         3075  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.map.smsg
;          533  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.map.summary
;       104759  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.pin
;          110  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.qpf
;        43433  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.qsf
;          882  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.qws
;         2503  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sdc
;      6768739  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sof
;         9381  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sta.summary
;         7288  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.v
;         5054  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.bsf
;            0  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.cmp
;       151794  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.html
;        50666  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.qsys
;       399425  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.sopcinfo
;          479  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\PLLJ_PLLSPE_INFO.txt
;           66  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\filters.xml
;          514  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\preferences.xml
;        24540  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.qip
;        51145  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.v
;        26092  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_dc_fifo.v
;        11535  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_mm_clock_crossing_bridge.v
;        34467  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v
;         4707  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5453  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;          885  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_dcfifo_synchronizer_bundle.v
;         1642  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_irq_clock_crosser.sv
;         9530  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv
;        13482  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        12423  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv
;        21306  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv
;        28313  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv
;        17188  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv
;        38705  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv
;         1734  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.sdc
;        12331  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.v
;         3555  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_reset_synchronizer.v
;         7965  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router.sv
;         8487  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_001.sv
;         8401  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_002.sv
;          337  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_altpll_0.qip
;         2239  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_altpll_0.v
;         4153  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux.sv
;         5390  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_001.sv
;         5390  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_002.sv
;        10663  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux.sv
;          856  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.ocp
;         3979  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.sdc
;       453240  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.v
;         2451  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_bht_ram.mif
;          915  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_dc_tag_ram.mif
;         1940  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_ic_tag_ram.mif
;         7104  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v
;         8421  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v
;        10379  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v
;         6443  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_mult_cell.v
;         1496  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_oci_test_bench.v
;         4244  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_ociram_default_contents.mif
;          600  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_rf_ram_a.mif
;          600  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_rf_ram_b.mif
;        29697  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_test_bench.v
;         7544  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router.sv
;         7473  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_002.sv
;         7473  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_004.sv
;         1918  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper.sv
;        17643  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_jtag_uart.v
;      1680030  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.hex
;         3106  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.v
;         3529  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_002.sv
;         3529  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_004.sv
;        11391  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux.sv
;        13011  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_001.sv
;        13011  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_002.sv
;        11747  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_spi_0.v
;         1907  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sw.v
;         1451  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sysid.v
;         6958  16:29.09 2014-05-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer.v
;         1780  11:04.42 2014-04-02 Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.bat
;       797819  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.elf
;          192  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.sh
;      6768487  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.sof
;       401078  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\hc_output\DE1_SoC_ADC.names_drv_tbl
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.lock
;         1631  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.log
;           26  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\version.ini
;          438  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.mylyn\repositories.xml.zip
;          336  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\.log
;       593920  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_ADC.1378085475428.pdom
;       299008  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_ADC_bsp.1378085467099.pdom
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
;        27274  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_ADC.sc
;        24192  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_ADC_bsp.sc
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;         1811  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_ADC.build.log
;          144  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_ADC_bsp.build.log
;          226  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
;         1811  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
;          229  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.markers
;           64  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.indexes\history.index
;          549  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.indexes\properties.index
;          160  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.indexes\4d\history.index
;          115  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.indexes\4d\7d\history.index
;          232  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.indexes\4d\7d\8f\history.index
;         2442  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC_bsp\.markers
;           46  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC_bsp\.indexes\history.index
;          502  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC_bsp\.indexes\properties.index
;        10443  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\3.tree
;        12817  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\4.tree
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;          104  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          696  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;          335  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
;           58  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_ADC.prefs
;           58  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_ADC_bsp.prefs
;          751  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;         4095  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;           75  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
;          249  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           74  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          631  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
;          283  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
;           88  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.gathering.prefs
;          141  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
;           62  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
;           97  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
;           57  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
;           69  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
;           69  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
;          129  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           48  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;         1036  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
;           36  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\.org.eclipse.epp.usagedata.recording.workspaceId
;        27090  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv
;        26352  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload1.csv
;        27191  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload2.csv
;         5632  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
;          379  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ltk.core.refactoring\.refactorings\.workspace\2013\9\36\refactorings.history
;           56  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ltk.core.refactoring\.refactorings\.workspace\2013\9\36\refactorings.index
;          209  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ltk.ui.refactoring\dialog_settings.xml
;          139  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.editors\dialog_settings.xml
;          434  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        22943  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;          257  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
;        36223  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\.cproject
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\.force_relink
;         3008  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\.project
;         3584  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\create-this-app
;       797819  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\DE1_SoC_ADC.elf
;       219260  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\DE1_SoC_ADC.map
;       558176  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\DE1_SoC_ADC.objdump
;         3791  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\main.c
;        35454  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\Makefile
;          672  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\readme.txt
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\obj\default\.force_relink
;        35093  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.cproject
;            0  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.force_rebuild_all
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.force_relink
;         2692  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.project
;         3135  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\alt_sys_init.c
;         1214  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\create-this-bsp
;         2794  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\linker.h
;        13083  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\linker.x
;        30123  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\Makefile
;         9794  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\mem_init.mk
;         2067  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\memory.gdb
;        17983  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\public.mk
;        57234  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\settings.bsp
;        67649  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\summary.html
;         9412  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\system.h
;         8094  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart.h
;         6020  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
;         4612  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
;         4098  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_pio_regs.h
;         3635  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_spi.h
;         5831  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_spi_regs.h
;         3174  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys.h
;         2844  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
;         9337  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_timer.h
;        10540  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_timer_regs.h
;         4096  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
;        10266  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_init.c
;         3606  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
;         6979  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_read.c
;         7969  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_write.c
;         5543  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_spi.c
;         4362  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_sysid_qsys.c
;         4971  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_timer_sc.c
;         6252  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_timer_ts.c
;         2876  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_timer_vars.c
;         3111  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\alt_types.h
;         3887  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\altera_nios2_qsys_irq.h
;         3982  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\io.h
;        11141  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\nios2.h
;         4994  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_flag.h
;         3503  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_hooks.h
;         4846  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_sem.h
;         3778  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_syscall.h
;         4788  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_alarm.h
;         1560  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_busy_sleep.h
;         3750  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_dev_llist.h
;         2695  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_exception_handler_registry.h
;         6935  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_file.h
;         2631  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_iic_isr_register.h
;         3354  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_irq_table.h
;         5779  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_legacy_irq.h
;         4088  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_no_error.h
;         2793  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\nios2_gmon_data.h
;         5056  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_alarm.h
;         4197  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_cache.h
;         2775  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_debug.h
;         4880  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_dev.h
;         8401  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_dma.h
;         8823  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_dma_dev.h
;         7314  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_driver.h
;         4812  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_errno.h
;         7800  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_exceptions.h
;         7306  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_flash.h
;         5439  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_flash_dev.h
;         3906  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_flash_types.h
;         8677  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_irq.h
;         2578  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_irq_entry.h
;         5446  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
;         5153  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_llist.h
;         4109  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_load.h
;        15978  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_log_printf.h
;         3637  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_set_args.h
;         3843  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_sim.h
;         4374  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_stack.h
;         3276  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_stdio.h
;         3496  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_sys_init.h
;         4752  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_sys_wrappers.h
;         3308  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_timestamp.h
;         3633  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_warning.h
;         4247  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\ioctl.h
;         6063  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\termios.h
;         4792  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_alarm_start.c
;         4130  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_busy_sleep.c
;         4124  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_close.c
;         4110  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dcache_flush.c
;         2791  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dcache_flush_all.c
;         4163  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dcache_flush_no_writeback.c
;         5726  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dev.c
;         2930  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dev_llist_insert.c
;         3191  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dma_rxchan_open.c
;         3187  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dma_txchan_open.c
;         3802  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_do_ctors.c
;         3797  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_do_dtors.c
;         5347  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_ecc_fatal_entry.S
;         3832  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_ecc_fatal_exception.c
;         2999  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_env_lock.c
;         2795  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_environ.c
;         2773  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_errno.c
;        15253  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exception_entry.S
;        21898  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exception_muldiv.S
;         3675  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exception_trap.S
;         3116  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_execve.c
;         3820  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exit.c
;         4566  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fcntl.c
;         3521  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fd_lock.c
;         3111  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fd_unlock.c
;         3761  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_find_dev.c
;         3884  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_find_file.c
;         3660  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_flash_dev.c
;         3120  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fork.c
;         3773  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fs_reg.c
;         5018  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fstat.c
;         4250  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_get_fd.c
;         3138  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_getchar.c
;         2863  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_getpid.c
;         5033  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_gettod.c
;         9524  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_gmon.c
;         3490  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_icache_flush.c
;         2655  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_icache_flush_all.c
;         5155  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_iic.c
;         4781  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_iic_isr_register.c
;         9329  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_instruction_exception_entry.c
;         4290  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_instruction_exception_register.c
;         4553  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_io_redirect.c
;         6065  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_ioctl.c
;         4793  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_entry.S
;         6589  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_handler.c
;         4566  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_register.c
;         2673  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_vars.c
;         4810  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_isatty.c
;         4283  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_kill.c
;         3117  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_link.c
;         3814  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_load.c
;         1798  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_log_macro.S
;        14854  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_log_printf.c
;         4339  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_lseek.c
;         6349  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_main.c
;         2975  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_malloc_lock.c
;         8491  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_mcount.S
;         5786  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_open.c
;         5218  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_printf.c
;         3092  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_putchar.c
;         3049  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_putstr.c
;         4773  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_read.c
;         3035  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_release_fd.c
;         2856  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_remap_cached.c
;         2898  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_remap_uncached.c
;         3112  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_rename.c
;         5486  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_sbrk.c
;         4286  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_settod.c
;         3042  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_software_exception.S
;         3123  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_stat.c
;         5541  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_tick.c
;         3565  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_times.c
;         2792  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_uncached_free.c
;         2899  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_uncached_malloc.c
;         3110  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_unlink.c
;         1919  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_usleep.c
;         2949  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_wait.c
;         5214  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_write.c
;         1574  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\altera_nios2_qsys_irq.c
;        16765  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\crt0.S
;        12406  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.bsf
;            0  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.cmp
;       250877  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.html
;        70654  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.qsys
;       655182  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.sopcinfo
;         4875  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\c5_pin_model_dump.txt
;        58959  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\cio_dump_disallowed_lists.echo
;          437  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.cdf
;           26  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.done
;          821  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.fit.smsg
;          662  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.fit.summary
;        18451  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.jdi
;         3736  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.map.smsg
;          537  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.map.summary
;       104761  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.pin
;          112  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.qpf
;        67486  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.qsf
;           48  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.qws
;         1659  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sdc
;      6795715  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sof
;        12713  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sta.summary
;         9856  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.v
;        57531  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio_assignment_defaults.qdf
;          910  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\PLLJ_PLLSPE_INFO.txt
;           66  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\.qsys_edit\filters.xml
;          547  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\.qsys_edit\preferences.xml
;        30751  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\audio_nios.qip
;        78479  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\audio_nios.v
;        26092  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_dc_fifo.v
;        11535  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_mm_clock_crossing_bridge.v
;        34467  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_sc_fifo.v
;         5157  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         7760  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v
;         4707  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_pipeline_base.v
;          885  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_dcfifo_synchronizer_bundle.v
;         1642  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_irq_clock_crosser.sv
;        11438  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_arbitrator.sv
;        57105  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_adapter.sv
;        13482  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        12423  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_master_agent.sv
;        21306  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_master_translator.sv
;        28313  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_slave_agent.sv
;        17188  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_slave_translator.sv
;        38705  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        57968  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_width_adapter.sv
;         1734  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_reset_controller.sdc
;        12331  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_reset_controller.v
;         3555  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_reset_synchronizer.v
;         3989  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\AUDIO_ADC.v
;         3972  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\AUDIO_DAC.v
;         7257  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_fifo.v
;         6848  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\AUDIO_IF.v
;         7962  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_addr_router.sv
;         9588  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_addr_router_001.sv
;         8887  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_addr_router_002.sv
;          460  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_altpll_audio.qip
;         2170  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_altpll_audio.v
;         4162  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_demux.sv
;         7957  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_demux_001.sv
;         6668  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_demux_002.sv
;        12081  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_mux.sv
;          856  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu.ocp
;         3861  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu.sdc
;       453248  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu.v
;         2451  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_bht_ram.mif
;          979  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_dc_tag_ram.mif
;         1940  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_ic_tag_ram.mif
;         7058  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_jtag_debug_module_sysclk.v
;         8351  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_jtag_debug_module_tck.v
;        10271  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_jtag_debug_module_wrapper.v
;         6425  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_mult_cell.v
;         1482  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_oci_test_bench.v
;         4244  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_ociram_default_contents.mif
;          600  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_rf_ram_a.mif
;          600  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_rf_ram_b.mif
;        29571  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_test_bench.v
;         2249  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_i2c_scl.v
;         2766  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_i2c_sda.v
;         7541  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router.sv
;         7470  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_002.sv
;         7467  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_004.sv
;         7467  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_006.sv
;         7467  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_008.sv
;         2001  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_irq_mapper.sv
;        17487  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_jtag_uart.v
;         4364  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_key.v
;      1680030  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_onchip_memory2.hex
;         3076  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_onchip_memory2.v
;         2257  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_pio_led.v
;          316  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_pll.qip
;         2305  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_pll.v
;         4156  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux.sv
;         3530  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux_002.sv
;         3525  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux_006.sv
;         3525  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux_008.sv
;        11393  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_mux.sv
;        16243  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_mux_001.sv
;        14619  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_mux_002.sv
;        23808  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sdram.v
;         9131  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sdram_test_component.v
;         6154  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sw.v
;         1454  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sysid_qsys.v
;         6935  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_timer.v
;         3786  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\SEG7_IF.v
;         1784  11:05.33 2014-04-02 Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.bat
;      1076107  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.elf
;          194  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.sh
;      6724060  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.sof
;       401078  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\hc_output\DE1_SoC_Audio.names_drv_tbl
;         3989  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_ADC.v
;         3972  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_DAC.v
;          190  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo.qip
;         7257  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo.v
;       107868  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo_wave0.jpg
;        95175  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo_wave1.jpg
;         1112  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo_waveforms.html
;         6848  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_IF.v
;         4665  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_IF_hw.tcl
;         2018  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT.v
;         4379  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT_hw.tcl
;         2540  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_ISP1362\ISP1362_IF.v
;         8125  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_ISP1362\ISP1362_IF_hw.tcl
;         3786  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SEG7\SEG7_IF.v
;         6195  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SEG7\SEG7_IF_hw.tcl
;         1658  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SRAM\TERASIC_SRAM.v
;         5950  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SRAM\TERASIC_SRAM_hw.tcl
;         5666  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_VPG\TERASIC_VPG.v
;         9732  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_VPG\TERASIC_VPG_hw.tcl
;         8600  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_VPG\vga_time_generator.v
;            0  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.lock
;         3163  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.log
;           26  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\version.ini
;          438  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.mylyn\repositories.xml.zip
;          252  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\.log
;      1028096  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_Audio.1378178683865.pdom
;       286720  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_Audio_bsp.1378178625007.pdom
;            0  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
;        27632  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_Audio.sc
;        24193  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_Audio_bsp.sc
;            1  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;        35598  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_Audio.build.log
;          146  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_Audio_bsp.build.log
;          226  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
;        35598  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
;         2096  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio\.markers
;          870  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio\.indexes\properties.index
;         1711  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio_bsp\.markers
;          386  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio_bsp\.indexes\properties.index
;        13381  17:08.35 2013-09-16 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\2.tree
;        16590  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\3.tree
;            1  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;          104  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
;            1  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          696  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;          400  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
;          589  17:08.35 2013-09-16 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_Audio.prefs
;           58  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_Audio_bsp.prefs
;          751  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;         4102  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;           75  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
;          249  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           74  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          631  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
;          283  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
;           88  17:08.35 2013-09-16 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.gathering.prefs
;          141  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
;           62  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
;           97  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
;           57  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
;           69  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
;           69  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
;          129  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           48  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;         1036  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
;          874  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.debug.core\.launches\DE1_SoC_Audio Nios II Hardware configuration.launch
;          647  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.debug.ui\dialog_settings.xml
;          509  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.debug.ui\launchConfigurationHistory.xml
;           36  17:08.35 2013-09-16 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\.org.eclipse.epp.usagedata.recording.workspaceId
;        26553  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv
;        16836  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
;          139  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.editors\dialog_settings.xml
;           80  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        22597  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;          257  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
;        36240  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\.cproject
;         3012  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\.project
;        12290  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\AUDIO.c
;         2968  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\AUDIO.h
;         2629  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\AUDIO_REG.h
;         3588  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\create-this-app
;      1076107  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\DE1_SoC_Audio.elf
;       237298  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\DE1_SoC_Audio.map
;       696163  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\DE1_SoC_Audio.objdump
;         2506  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\debug.c
;         2333  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\debug.h
;         9150  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\I2C.c
;         1959  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\I2C.h
;         2114  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\LED.c
;         1664  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\LED.h
;        15534  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\main.c
;        35548  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\Makefile
;         2242  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\my_includes.h
;         1534  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\my_types.h
;          672  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\readme.txt
;         1407  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\SEG7.c
;         1638  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\SEG7.h
;        35161  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.cproject
;            0  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.force_rebuild_all
;         2696  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.project
;         3032  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\alt_sys_init.c
;         1232  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\create-this-bsp
;         2884  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\linker.h
;        13896  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\linker.x
;        29842  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\Makefile
;        10394  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\mem_init.mk
;         2099  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\memory.gdb
;        17994  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\public.mk
;        58761  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\settings.bsp
;        69218  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\summary.html
;        13133  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\system.h
;         8094  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_jtag_uart.h
;         6020  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
;         4612  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
;         4098  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_pio_regs.h
;         3174  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_sysid_qsys.h
;         2844  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
;         9337  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_timer.h
;        10540  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_timer_regs.h
;         4096  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
;        10266  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_init.c
;         3606  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
;         6979  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_read.c
;         7969  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_write.c
;         4362  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_sysid_qsys.c
;         4971  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_timer_sc.c
;         6252  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_timer_ts.c
;         2876  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_timer_vars.c
;         3111  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\alt_types.h
;         3887  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\altera_nios2_qsys_irq.h
;         3982  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\io.h
;        11141  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\nios2.h
;         4994  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_flag.h
;         3503  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_hooks.h
;         4846  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_sem.h
;         3778  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_syscall.h
;         4788  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_alarm.h
;         1560  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_busy_sleep.h
;         3750  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_dev_llist.h
;         2695  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_exception_handler_registry.h
;         6935  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_file.h
;         2631  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_iic_isr_register.h
;         3354  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_irq_table.h
;         5779  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_legacy_irq.h
;         4088  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_no_error.h
;         2793  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\nios2_gmon_data.h
;         5056  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_alarm.h
;         4197  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_cache.h
;         2775  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_debug.h
;         4880  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_dev.h
;         8401  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_dma.h
;         8823  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_dma_dev.h
;         7314  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_driver.h
;         4812  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_errno.h
;         7800  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_exceptions.h
;         7306  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_flash.h
;         5439  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_flash_dev.h
;         3906  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_flash_types.h
;         8677  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_irq.h
;         2578  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_irq_entry.h
;         5446  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
;         5153  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_llist.h
;         4109  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_load.h
;        15978  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_log_printf.h
;         3637  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_set_args.h
;         3843  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_sim.h
;         4374  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_stack.h
;         3276  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_stdio.h
;         3496  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_sys_init.h
;         4752  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_sys_wrappers.h
;         3308  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_timestamp.h
;         3633  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_warning.h
;         4247  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\ioctl.h
;         6063  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\termios.h
;         4792  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_alarm_start.c
;         4130  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_busy_sleep.c
;         4124  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_close.c
;         4110  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dcache_flush.c
;         2791  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dcache_flush_all.c
;         4163  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dcache_flush_no_writeback.c
;         5726  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dev.c
;         2930  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dev_llist_insert.c
;         3191  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dma_rxchan_open.c
;         3187  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dma_txchan_open.c
;         3802  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_do_ctors.c
;         3797  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_do_dtors.c
;         5347  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_ecc_fatal_entry.S
;         3832  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_ecc_fatal_exception.c
;         2999  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_env_lock.c
;         2795  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_environ.c
;         2773  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_errno.c
;        15253  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exception_entry.S
;        21898  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exception_muldiv.S
;         3675  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exception_trap.S
;         3116  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_execve.c
;         3820  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exit.c
;         4566  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fcntl.c
;         3521  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fd_lock.c
;         3111  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fd_unlock.c
;         3761  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_find_dev.c
;         3884  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_find_file.c
;         3660  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_flash_dev.c
;         3120  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fork.c
;         3773  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fs_reg.c
;         5018  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fstat.c
;         4250  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_get_fd.c
;         3138  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_getchar.c
;         2863  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_getpid.c
;         5033  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_gettod.c
;         9524  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_gmon.c
;         3490  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_icache_flush.c
;         2655  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_icache_flush_all.c
;         5155  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_iic.c
;         4781  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_iic_isr_register.c
;         9329  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_instruction_exception_entry.c
;         4290  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_instruction_exception_register.c
;         4553  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_io_redirect.c
;         6065  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_ioctl.c
;         4793  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_entry.S
;         6589  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_handler.c
;         4566  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_register.c
;         2673  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_vars.c
;         4810  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_isatty.c
;         4283  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_kill.c
;         3117  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_link.c
;         3814  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_load.c
;         1798  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_log_macro.S
;        14854  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_log_printf.c
;         4339  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_lseek.c
;         6349  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_main.c
;         2975  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_malloc_lock.c
;         8491  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_mcount.S
;         5786  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_open.c
;         5218  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_printf.c
;         3092  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_putchar.c
;         3049  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_putstr.c
;         4773  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_read.c
;         3035  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_release_fd.c
;         2856  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_remap_cached.c
;         2898  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_remap_uncached.c
;         3112  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_rename.c
;         5486  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_sbrk.c
;         4286  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_settod.c
;         3042  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_software_exception.S
;         3123  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_stat.c
;         5541  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_tick.c
;         3565  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_times.c
;         2792  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_uncached_free.c
;         2899  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_uncached_malloc.c
;         3110  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_unlink.c
;         1919  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_usleep.c
;         2949  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_wait.c
;         5214  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_write.c
;         1574  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\altera_nios2_qsys_irq.c
;        16765  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\crt0.S
;         4875  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\c5_pin_model_dump.txt
;        58959  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\cio_dump_disallowed_lists.echo
;          441  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.cdf
;           26  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.done
;          482  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.fit.smsg
;          665  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.fit.summary
;          234  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.jdi
;          320  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.map.smsg
;          540  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.map.summary
;       104763  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.pin
;          114  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.qpf
;        44001  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.qsf
;         1467  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.qws
;         1659  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sdc
;      6690274  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sof
;         7792  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sta.summary
;        10048  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.v
;        57531  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default_assignment_defaults.qdf
;          467  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\PLLJ_PLLSPE_INFO.txt
;     16777443  15:46.16 2014-12-05 Demonstrations\FPGA\DE1_SoC_Default\demo_batch\DE1_SoC_Default.jic
;      6690274  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_Default\demo_batch\DE1_SoC_Default.sof
;       186409  14:22.15 2013-11-14 Demonstrations\FPGA\DE1_SoC_Default\demo_batch\sfl_enhanced_01_02d120dd.sof
;         3243  14:07.40 2014-11-20 Demonstrations\FPGA\DE1_SoC_Default\demo_batch\test.bat
;       401078  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\hc_output\DE1_SoC_Default.names_drv_tbl
;         8754  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\AUDIO_DAC.v
;         4357  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\I2C_AV_Config.v
;         3871  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\I2C_Controller.v
;          286  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\img_data.qip
;         6820  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\img_data.v
;           98  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\img_data_inst.v
;          288  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\img_index.qip
;         6817  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\img_index.v
;          100  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\img_index_inst.v
;          233  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\Reset_Delay.v
;          705  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\SEG7_LUT.v
;          364  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\SEG7_LUT_6.v
;         4406  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.bsf
;          331  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.cmp
;          554  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.ppf
;         1084  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.qip
;          527  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.sip
;          190  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.spd
;        15865  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.v
;         1782  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\vga_controller.v
;         2895  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\video_sync_generator.v
;          360  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\greybox_tmp\cbx_args.txt
;          316  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio\VGA_Audio_0002.qip
;         2289  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio\VGA_Audio_0002.v
;        16559  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\VGA_Audio.vo
;         7193  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\aldec\rivierapro_setup.tcl
;         1297  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\cds.lib
;           18  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\hdl.var
;         4159  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\ncsim_setup.sh
;         6926  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\mentor\msim_setup.tcl
;         2750  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\synopsys\vcs\vcs_setup.sh
;          616  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\synopsys\vcsmx\synopsys_sim.setup
;         4241  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\synopsys\vcsmx\vcsmx_setup.sh
;      3309389  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\VGA_DATA\img_data_logo.mif
;         3147  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\VGA_DATA\index_logo.mif
;       188466  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\VGA_DATA\PrintNum.exe
;          117  15:21.49 2013-09-05 Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.qpf
;        43369  16:59.14 2014-05-16 Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.qsf
;         6028  17:38.38 2014-01-29 Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.sdc
;         6899  16:59.14 2014-05-16 Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.v
;         4875  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\c5_pin_model_dump.txt
;          441  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.cdf
;           26  17:05.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.done
;          482  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.fit.smsg
;          653  17:05.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.fit.summary
;          234  17:05.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.jdi
;          531  17:05.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.map.summary
;       104763  17:05.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.pin
;          114  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.qpf
;        43521  17:05.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.qsf
;         1467  17:05.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.qws
;         2503  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sdc
;      6690274  17:05.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sof
;         1233  17:05.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sta.summary
;         7651  17:05.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.v
;        57472  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound_assignment_defaults.qdf
;         1647  11:05.58 2014-04-02 Demonstrations\FPGA\DE1_SoC_i2sound\demo_batch\DE1_SoC_i2sound.bat
;      6690274  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_i2sound\demo_batch\DE1_SoC_i2sound.sof
;       401078  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\hc_output\DE1_SoC_i2sound.names_drv_tbl
;         3751  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\v\clock_500.v
;         5320  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\v\i2c.v
;         3618  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\v\keytr.v
;          431  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.cdf
;          109  10:56.10 2013-09-16 Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.qpf
;        43951  17:12.08 2014-05-16 Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.qsf
;         1659  10:56.10 2013-09-16 Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.sdc
;      6690264  17:12.08 2014-05-16 Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.sof
;         9939  17:12.08 2014-05-16 Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.v
;         8852  10:56.10 2013-09-16 Demonstrations\FPGA\DE1_SoC_IR\IR_RECEIVE_Terasic.v
;         6035  10:56.10 2013-09-16 Demonstrations\FPGA\DE1_SoC_IR\IR_TRANSMITTER_Terasic.v
;         3281  10:56.10 2013-09-16 Demonstrations\FPGA\DE1_SoC_IR\SEG_HEX.v
;         1642  11:06.17 2014-04-02 Demonstrations\FPGA\DE1_SoC_IR\demo_batch\DE1_SoC_IR.bat
;      6690264  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_IR\demo_batch\DE1_SOC_IR.sof
;         4875  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\c5_pin_model_dump.txt
;          443  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.cdf
;           26  17:23.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.done
;          482  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.fit.smsg
;          656  17:23.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.fit.summary
;          235  17:23.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.jdi
;          533  17:23.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.map.summary
;       104764  17:23.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.pin
;          115  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.qpf
;        43468  17:23.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.qsf
;         1475  17:23.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.qws
;         2503  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sdc
;      6690276  17:23.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sof
;         1233  17:23.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sta.summary
;         8162  17:23.43 2014-05-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.v
;         7893  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\ps2.v
;          711  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\SEG7_LUT.v
;         1648  20:44.21 2014-04-10 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\demo_batch\DE1_SoC_PS2_DEMO.bat
;      6690276  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\demo_batch\DE1_SoC_PS2_DEMO.sof
;       401078  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\hc_output\DE1_SoC_PS2_DEMO.names_drv_tbl
;         4875  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\c5_pin_model_dump.txt
;         7036  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.bsf
;            0  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.cmp
;       148404  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.html
;        47991  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.qsys
;       369201  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.sopcinfo
;          457  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.cdf
;           26  17:09.19 2014-08-05 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.done
;          821  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.fit.smsg
;          688  17:09.19 2014-08-05 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.fit.summary
;        20595  15:17.30 2014-06-18 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.jdi
;         3288  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.map.smsg
;          557  17:09.19 2014-08-05 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.map.summary
;       104771  15:17.30 2014-06-18 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.pin
;          296  15:17.30 2014-06-18 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.pti_db_list.ddb
;          122  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.qpf
;        44044  17:34.14 2014-05-16 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.qsf
;         2481  17:09.19 2014-08-05 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.qws
;         2578  17:09.19 2014-08-05 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sdc
;      6759867  17:09.19 2014-08-05 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sof
;         7017  15:17.30 2014-06-18 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sta.summary
;          296  15:17.30 2014-06-18 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.tis_db_list.ddb
;         7798  17:34.14 2014-05-16 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.v
;          447  15:17.30 2014-06-18 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\PLLJ_PLLSPE_INFO.txt
;        72097  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\DE1_SoC_QSYS.xml
;           66  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\filters.xml
;        70037  17:34.14 2014-05-16 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\layout.xml
;          709  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\preferences.xml
;       731239  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.debuginfo
;        21383  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.qip
;        13873  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.regmap
;        43002  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.v
;        34467  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v
;         4705  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v
;        11438  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv
;        57101  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter.sv
;        13480  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        12421  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv
;        21304  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv
;        11344  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv
;        28311  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv
;        17186  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv
;        38700  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        57966  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_width_adapter.sv
;         1734  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.sdc
;        12327  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.v
;         3553  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_reset_synchronizer.v
;         7979  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router.sv
;         9348  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_001.sv
;         4166  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux.sv
;         7324  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_001.sv
;        10669  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux.sv
;         7547  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router.sv
;         7476  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_002.sv
;         7473  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_006.sv
;         1916  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper.sv
;        17643  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_jtag_uart.v
;         4390  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_key.v
;       332688  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0.v
;         8217  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv
;         9864  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_001.sv
;         4202  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv
;         7360  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_001.sv
;        10711  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv
;         2989  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002.sv
;         7887  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router.sv
;         7538  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_002.sv
;         7535  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_006.sv
;         4196  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux.sv
;         3570  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002.sv
;        11445  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv
;        15488  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv
;          864  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.ocp
;         4392  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.sdc
;       457232  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.v
;         2451  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_bht_ram.mif
;         1043  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_dc_tag_ram.mif
;         2068  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_ic_tag_ram.mif
;         7265  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v
;         8666  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck.v
;        10757  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v
;         6506  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_mult_cell.v
;         1545  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_oci_test_bench.v
;         4244  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_ociram_default_contents.mif
;          600  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_rf_ram_a.mif
;          600  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_rf_ram_b.mif
;        30138  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_test_bench.v
;       672013  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.hex
;         3106  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.v
;          322  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll.qip
;         2239  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll.v
;         4160  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux.sv
;         3534  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_002.sv
;        11397  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux.sv
;        15440  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_001.sv
;        23891  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram.v
;         9191  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram_test_component.v
;         1456  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sysid_qsys.v
;         6959  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer.v
;         1804  11:06.59 2014-04-02 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.bat
;       795646  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.elf
;          204  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.sh
;      6759867  17:09.19 2014-08-05 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.sof
;       401078  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\hc_output\DE1_SoC_SDRAM_Nios_Test.names_drv_tbl
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.lock
;         2319  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.log
;           26  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\version.ini
;          438  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.mylyn\repositories.xml.zip
;          252  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\.log
;       598016  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_SDRAM_Nios_Test.1377848257949.pdom
;       274432  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_SDRAM_Nios_Test_bsp.1377848249508.pdom
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
;        27075  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_SDRAM_Nios_Test.sc
;        24191  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_SDRAM_Nios_Test_bsp.sc
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;          288  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_SDRAM_Nios_Test.build.log
;          156  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_SDRAM_Nios_Test_bsp.build.log
;          226  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
;          288  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
;          209  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test\.markers
;          256  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test\.indexes\history.index
;          643  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test\.indexes\properties.index
;         2466  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test_bsp\.markers
;           46  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test_bsp\.indexes\history.index
;          404  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test_bsp\.indexes\properties.index
;        10441  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\1.tree
;        12245  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\2.tree
;        12245  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\3.tree
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;          104  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          696  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;          413  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
;           58  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_SDRAM_Nios_Test.prefs
;           58  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_SDRAM_Nios_Test_bsp.prefs
;          751  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;         4119  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;           75  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
;          249  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           74  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          631  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
;          283  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
;           88  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.gathering.prefs
;          141  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
;           62  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
;           97  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
;           57  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
;           69  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
;           69  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
;          129  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           48  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;         1036  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
;           36  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\.org.eclipse.epp.usagedata.recording.workspaceId
;        27283  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv
;        27419  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload1.csv
;         6311  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
;          139  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.editors\dialog_settings.xml
;          434  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        20299  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;          257  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
;        36259  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\.cproject
;         3032  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\.project
;         3608  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\create-this-app
;       795646  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.elf
;       240233  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.map
;       600524  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.objdump
;         3159  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\main.c
;        35502  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\Makefile
;         4368  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\mem_verify.c
;          267  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\mem_verify.h
;          672  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\readme.txt
;         2178  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\terasic_includes.h
;        35125  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.cproject
;            0  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.force_rebuild_all
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.force_relink
;         2716  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.project
;         3071  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\alt_sys_init.c
;         1232  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\create-this-bsp
;         2897  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\linker.h
;        13912  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\linker.x
;        29844  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\Makefile
;        10396  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\mem_init.mk
;         2112  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\memory.gdb
;        18027  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\public.mk
;        57296  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\settings.bsp
;        67693  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\summary.html
;         9877  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\system.h
;         8094  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_jtag_uart.h
;         6020  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
;         4612  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
;         4098  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_pio_regs.h
;         3174  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_sysid_qsys.h
;         2844  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
;         9337  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_timer.h
;        10540  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_timer_regs.h
;         4096  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
;        10266  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_init.c
;         3606  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
;         6979  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_read.c
;         7969  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_write.c
;         4362  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_sysid_qsys.c
;         4971  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_timer_sc.c
;         6252  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_timer_ts.c
;         2876  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_timer_vars.c
;         3111  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\alt_types.h
;         3887  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\altera_nios2_qsys_irq.h
;         3982  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\io.h
;        11141  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\nios2.h
;         4994  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_flag.h
;         3503  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_hooks.h
;         4846  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_sem.h
;         3778  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_syscall.h
;         4788  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_alarm.h
;         1560  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_busy_sleep.h
;         3750  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_dev_llist.h
;         2695  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_exception_handler_registry.h
;         6935  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_file.h
;         2631  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_iic_isr_register.h
;         3354  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_irq_table.h
;         5779  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_legacy_irq.h
;         4088  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_no_error.h
;         2793  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\nios2_gmon_data.h
;         5056  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_alarm.h
;         4197  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_cache.h
;         2775  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_debug.h
;         4880  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_dev.h
;         8401  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_dma.h
;         8823  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_dma_dev.h
;         7314  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_driver.h
;         4812  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_errno.h
;         7800  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_exceptions.h
;         7306  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_flash.h
;         5439  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_flash_dev.h
;         3906  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_flash_types.h
;         8677  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_irq.h
;         2578  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_irq_entry.h
;         5446  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
;         5153  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_llist.h
;         4109  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_load.h
;        15978  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_log_printf.h
;         3637  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_set_args.h
;         3843  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_sim.h
;         4374  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_stack.h
;         3276  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_stdio.h
;         3496  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_sys_init.h
;         4752  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_sys_wrappers.h
;         3308  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_timestamp.h
;         3633  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_warning.h
;         4247  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\ioctl.h
;         6063  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\termios.h
;         4792  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_alarm_start.c
;         4130  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_busy_sleep.c
;         4124  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_close.c
;         4110  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dcache_flush.c
;         2791  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dcache_flush_all.c
;         4163  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dcache_flush_no_writeback.c
;         5726  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dev.c
;         2930  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dev_llist_insert.c
;         3191  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dma_rxchan_open.c
;         3187  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dma_txchan_open.c
;         3802  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_do_ctors.c
;         3797  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_do_dtors.c
;         5347  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_ecc_fatal_entry.S
;         3832  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_ecc_fatal_exception.c
;         2999  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_env_lock.c
;         2795  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_environ.c
;         2773  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_errno.c
;        15253  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exception_entry.S
;        21898  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exception_muldiv.S
;         3675  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exception_trap.S
;         3116  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_execve.c
;         3820  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exit.c
;         4566  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fcntl.c
;         3521  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fd_lock.c
;         3111  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fd_unlock.c
;         3761  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_find_dev.c
;         3884  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_find_file.c
;         3660  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_flash_dev.c
;         3120  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fork.c
;         3773  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fs_reg.c
;         5018  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fstat.c
;         4250  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_get_fd.c
;         3138  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_getchar.c
;         2863  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_getpid.c
;         5033  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_gettod.c
;         9524  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_gmon.c
;         3490  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_icache_flush.c
;         2655  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_icache_flush_all.c
;         5155  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_iic.c
;         4781  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_iic_isr_register.c
;         9329  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_instruction_exception_entry.c
;         4290  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_instruction_exception_register.c
;         4553  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_io_redirect.c
;         6065  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_ioctl.c
;         4793  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_entry.S
;         6589  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_handler.c
;         4566  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_register.c
;         2673  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_vars.c
;         4810  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_isatty.c
;         4283  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_kill.c
;         3117  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_link.c
;         3814  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_load.c
;         1798  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_log_macro.S
;        14854  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_log_printf.c
;         4339  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_lseek.c
;         6349  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_main.c
;         2975  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_malloc_lock.c
;         8491  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_mcount.S
;         5786  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_open.c
;         5218  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_printf.c
;         3092  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_putchar.c
;         3049  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_putstr.c
;         4773  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_read.c
;         3035  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_release_fd.c
;         2856  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_remap_cached.c
;         2898  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_remap_uncached.c
;         3112  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_rename.c
;         5486  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_sbrk.c
;         4286  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_settod.c
;         3042  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_software_exception.S
;         3123  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_stat.c
;         5541  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_tick.c
;         3565  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_times.c
;         2792  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_uncached_free.c
;         2899  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_uncached_malloc.c
;         3110  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_unlink.c
;         1919  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_usleep.c
;         2949  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_wait.c
;         5214  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_write.c
;         1574  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\altera_nios2_qsys_irq.c
;        16765  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\crt0.S
;         4875  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\c5_pin_model_dump.txt
;        58959  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\cio_dump_disallowed_lists.echo
;          404  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.cdf
;           26  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.done
;          482  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.fit.smsg
;          686  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.fit.summary
;         5133  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.jdi
;         2992  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.map.smsg
;          555  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.map.summary
;       104770  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.pin
;          296  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.pti_db_list.ddb
;          121  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.qpf
;       123035  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.qsf
;         4244  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.qws
;         1730  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sdc
;      6702567  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sof
;        12253  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sta.summary
;          305  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.tis_db_list.ddb
;         9405  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.v
;        57531  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test_assignment_defaults.qdf
;        11065  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\pll.xml
;          975  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\PLLJ_PLLSPE_INFO.txt
;      1749008  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\stp1.stp
;       553571  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\stp1_auto_stripped.stp
;         1654  11:07.20 2014-04-02 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\demo_batch\DE1_SoC_SDRAM_RTL_Test.bat
;      6702567  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\demo_batch\DE1_SoC_SDRAM_RTL_Test.sof
;          393  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\greybox_tmp\cbx_args.txt
;       401078  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\hc_output\DE1_SoC_SDRAM_RTL_Test.names_drv_tbl
;        17099  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\command.v
;         5812  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\control_interface.v
;          909  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdr_data_path.v
;        11958  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_Control.v
;         1579  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_Params.h
;         3930  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.bsf
;          290  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.cmp
;          493  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.ppf
;         1104  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.qip
;          536  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.sip
;          193  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.spd
;        17612  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.v
;          194  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO.qip
;         7898  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO.v
;       145202  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO_wave0.jpg
;       136874  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO_wave1.jpg
;         1130  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO_waveforms.html
;          194  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO.qip
;         7898  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO.v
;       145202  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO_wave0.jpg
;       136874  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO_wave1.jpg
;         1130  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO_waveforms.html
;          319  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0\sdram_pll0_0002.qip
;         2238  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0\sdram_pll0_0002.v
;        16977  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\sdram_pll0.vo
;         7420  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\aldec\rivierapro_setup.tcl
;         1297  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\cadence\cds.lib
;           18  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\cadence\hdl.var
;         4375  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\cadence\ncsim_setup.sh
;         7145  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\mentor\msim_setup.tcl
;         2961  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\synopsys\vcs\vcs_setup.sh
;          616  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\synopsys\vcsmx\synopsys_sim.setup
;         4452  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\synopsys\vcsmx\vcsmx_setup.sh
;         3923  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.bsf
;          276  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.cmp
;          486  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.ppf
;          950  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.qip
;          459  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.sip
;          172  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.spd
;        17559  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.v
;           15  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim.f
;         3700  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\RW_Test.v
;         9724  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\sdram_pll0.xml
;          298  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll\pll_0002.qip
;         2227  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll\pll_0002.v
;        15391  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\pll.vo
;         7407  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\aldec\rivierapro_setup.tcl
;         1297  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\cadence\cds.lib
;           18  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\cadence\hdl.var
;         4362  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\cadence\ncsim_setup.sh
;         7132  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\mentor\msim_setup.tcl
;         2948  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\synopsys\vcs\vcs_setup.sh
;          616  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\synopsys\vcsmx\synopsys_sim.setup
;         4439  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\synopsys\vcsmx\vcsmx_setup.sh
;         4875  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\c5_pin_model_dump.txt
;        58959  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\cio_dump_disallowed_lists.echo
;          395  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.cdf
;           26  17:51.31 2014-05-16 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.done
;          482  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.fit.smsg
;          650  17:51.31 2014-05-16 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.fit.summary
;          229  17:51.31 2014-05-16 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.jdi
;         2992  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.map.smsg
;          528  17:51.31 2014-05-16 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.map.summary
;       104758  17:51.31 2014-05-16 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.pin
;          109  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.qpf
;        68689  17:51.31 2014-05-16 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.qsf
;         1427  17:51.31 2014-05-16 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.qws
;         1732  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sdc
;      6690264  17:51.31 2014-05-16 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sof
;        10009  17:51.31 2014-05-16 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sta.summary
;        13036  17:51.31 2014-05-16 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.v
;        57531  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV_assignment_defaults.qdf
;            0  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\DIV.qip
;            0  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Line_Buffer.qip
;            0  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\MAC_3.qip
;         5157  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\MAC_3.xml
;          747  17:51.31 2014-05-16 Demonstrations\FPGA\DE1_SoC_TV\PLLJ_PLLSPE_INFO.txt
;          828  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\qmegawiz_errors_log.txt
;            0  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_PLL.qip
;        11071  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_PLL.xml
;            0  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_RD_FIFO.qip
;            0  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_WR_FIFO.qip
;         1642  11:07.41 2014-04-02 Demonstrations\FPGA\DE1_SoC_TV\demo_batch\DE1_SoC_TV.bat
;      6690264  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\demo_batch\DE1_SoC_TV.sof
;          235  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\greybox_tmp\cbx_args.txt
;       401078  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\hc_output\DE1_SoC_TV.names_drv_tbl
;        17066  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\command.v
;         5812  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\control_interface.v
;          909  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\sdr_data_path.v
;        14828  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_Control_4Port.v
;         1542  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_Params.h
;         3931  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.bsf
;          285  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.cmp
;          494  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.ppf
;         1082  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.qip
;          525  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.sip
;          190  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.spd
;        17642  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.v
;           27  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim.f
;          194  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO.qip
;         7898  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO.v
;       145202  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO_wave0.jpg
;       136874  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO_wave1.jpg
;         1130  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO_waveforms.html
;          194  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO.qip
;         7898  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO.v
;       145202  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO_wave0.jpg
;       136874  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO_wave1.jpg
;         1130  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO_waveforms.html
;          316  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL\Sdram_PLL_0002.qip
;         2306  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL\Sdram_PLL_0002.v
;        16861  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\Sdram_PLL.vo
;         7419  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\aldec\rivierapro_setup.tcl
;         1297  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\cadence\cds.lib
;           18  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\cadence\hdl.var
;         4374  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\cadence\ncsim_setup.sh
;         7144  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\mentor\msim_setup.tcl
;         2960  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\synopsys\vcs\vcs_setup.sh
;          616  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\synopsys\vcsmx\synopsys_sim.setup
;         4451  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\synopsys\vcsmx\vcsmx_setup.sh
;         8754  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\AUDIO_DAC.v
;         3033  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\DIV.bsf
;          272  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\DIV.qip
;         4631  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\DIV.v
;         4357  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\I2C_AV_Config.v
;         3871  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\I2C_Controller.v
;         2813  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\ITU_656_Decoder.v
;         3018  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Line_Buffer.bsf
;          304  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Line_Buffer.qip
;         4838  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Line_Buffer.v
;         5869  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.bsf
;          813  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.cmp
;          777  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.ppf
;          797  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.qip
;        23046  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.v
;          353  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\PLL.ppf
;          268  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\PLL.qip
;        14622  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\PLL.v
;          497  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\Reset_Delay.v
;         3931  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.bsf
;          285  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.cmp
;          494  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.ppf
;         1082  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.qip
;          525  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.sip
;          190  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.spd
;        17642  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.v
;        11071  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.xml
;           27  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim.f
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_RD_FIFO.qip
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_WR_FIFO.qip
;          705  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\SEG7_LUT.v
;          364  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\SEG7_LUT_6.v
;          364  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\SEG7_LUT_8.v
;          907  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\TD_Detect.v
;          193  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\TP_RAM.qip
;         8078  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\TP_RAM.v
;         2818  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\VGA_Ctrl.v
;         4129  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\YCbCr2RGB.v
;          734  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\YUV422_to_444.v
;         1411  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\greybox_tmp\cbx_args.txt
;          316  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL\Sdram_PLL_0002.qip
;         2306  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL\Sdram_PLL_0002.v
;        16861  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\Sdram_PLL.vo
;         7419  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\aldec\rivierapro_setup.tcl
;         1297  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\cadence\cds.lib
;           18  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\cadence\hdl.var
;         4374  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\cadence\ncsim_setup.sh
;         7144  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\mentor\msim_setup.tcl
;         2960  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\synopsys\vcs\vcs_setup.sh
;          616  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\synopsys\vcsmx\synopsys_sim.setup
;         4451  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\synopsys\vcsmx\vcsmx_setup.sh
;         2427  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\counter_bus_mux.bsf
;          388  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\counter_bus_mux.qip
;         3861  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\counter_bus_mux.v
;         7341  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\my_first_fpga.bdf
;          232  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\my_first_fpga.jdi
;         1295  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\my_first_fpga.qpf
;         3965  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\my_first_fpga.qsf
;          801  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\my_first_fpga.qws
;          114  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\my_first_fpga.sdc
;      6690270  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\my_first_fpga.sof
;         2974  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll.bsf
;          233  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll.cmp
;          364  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll.ppf
;          950  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll.qip
;          459  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll.sip
;          172  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll.spd
;        15608  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll.v
;        10806  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_bb.v
;         1633  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\simple_counter.bsf
;          515  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\simple_counter.v
;          298  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll\pll_0002.qip
;         2152  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll\pll_0002.v
;        15004  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_sim\pll.vo
;         7177  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_sim\aldec\rivierapro_setup.tcl
;         1297  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\cds.lib
;           18  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\hdl.var
;         4143  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\ncsim_setup.sh
;         6910  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_sim\mentor\msim_setup.tcl
;         2734  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcs\vcs_setup.sh
;          616  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\synopsys_sim.setup
;         4225  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\vcsmx_setup.sh
;         7660  09:59.43 2013-09-03 Demonstrations\SoC\hps_gpio\hps_gpio
;         2494  09:59.43 2013-09-03 Demonstrations\SoC\hps_gpio\main.c
;          374  09:59.43 2013-09-03 Demonstrations\SoC\hps_gpio\Makefile
;         2106  09:59.43 2013-09-03 Demonstrations\SoC\hps_gsensor\ADXL345.c
;         3551  09:59.43 2013-09-03 Demonstrations\SoC\hps_gsensor\ADXL345.h
;        11415  09:59.43 2013-09-03 Demonstrations\SoC\hps_gsensor\gsensor
;         3121  09:59.43 2013-09-03 Demonstrations\SoC\hps_gsensor\main.c
;          380  09:59.43 2013-09-03 Demonstrations\SoC\hps_gsensor\Makefile
;         9991  09:59.43 2013-09-03 Demonstrations\SoC\hps_i2c_switch\i2c_switch
;         7107  09:59.43 2013-09-03 Demonstrations\SoC\hps_i2c_switch\main.c
;          557  09:59.43 2013-09-03 Demonstrations\SoC\hps_i2c_switch\Makefile
;          111  09:59.43 2013-09-03 Demonstrations\SoC\my_first_hps\main.c
;          378  09:59.43 2013-09-03 Demonstrations\SoC\my_first_hps\Makefile
;         6537  09:59.43 2013-09-03 Demonstrations\SoC\my_first_hps\my_first_hps
;         4875  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\c5_pin_model_dump.txt
;        20041  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\ghrd_top.v
;        25094  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_clock_info.xml
;         1720  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_sdram_p0_summary.csv
;        12652  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\Makefile
;         4408  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.asm.rpt
;            0  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.cmp
;           26  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.done
;        18033  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.dtb
;        42006  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.dts
;      2157164  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.fit.rpt
;          689  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.fit.smsg
;          659  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.fit.summary
;        16081  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.flow.rpt
;      1034449  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.html
;        28371  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.jdi
;      3598759  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.map.rpt
;         3584  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.map.smsg
;          534  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.map.summary
;       104592  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.pin
;         1285  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qpf
;        68842  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qsf
;        57820  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qsys
;          626  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qws
;      7411257  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sof
;      2705266  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sopcinfo
;     13113816  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sta.rpt
;         9861  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sta.summary
;        48640  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system_assignment_defaults.qdf
;        14567  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system_board_info.xml
;         1711  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system_timing.sdc
;           66  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\filters.xml
;        70037  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\layout.xml
;          629  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\preferences.xml
;        79612  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\soc_system.xml
;         6957  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\soc_system_schematic.nlv
;       401078  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hc_output\soc_system.names_drv_tbl
;         2197  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9718  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12925  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\id
;         2924  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       340712  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5707  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\altsource_probe\hps_reset.qip
;         4169  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\altsource_probe\hps_reset.v
;         3120  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\altsource_probe\hps_reset_bb.v
;         2532  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\debounce\debounce.v
;         2382  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\edge_detect\altera_edge_detector.v
;         2405  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\intr_capturer\intr_capturer.v
;         6069  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\intr_capturer\intr_capturer_hw.tcl
;        32286  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.bsf
;         9752  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.cmp
;      1152290  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.html
;      3739147  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.xml
;         5931  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_bb.v
;        15647  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_generation.rpt
;        12055  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_inst.v
;        21750  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_inst.vhd
;      2175212  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.debuginfo
;      1845748  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.qip
;      9233366  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.regmap
;       104581  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.v
;      9231914  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5155  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6784  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11844  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21079  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29159  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17335  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37038  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58122  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         2362  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;        12129  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\credit_producer.v
;        12925  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps.pre.xml
;        76144  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram.v
;       107590  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27195  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4165  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88060  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17635  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5190  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\intr_capturer.v
;         4519  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_button_pio.v
;         6405  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        31814  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12402  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        11757  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         5688  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        12937  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;        19197  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master.v
;         1528  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master_b2p_adapter.v
;         1364  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master_p2b_adapter.v
;         1833  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master_timing_adt.v
;         1914  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1693  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2258  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_led_pio.v
;        21788  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec.v
;         3644  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec_b2p_adapter.sv
;         3444  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec_p2b_adapter.sv
;         4083  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec_timing_adt.sv
;        19187  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure.v
;         1526  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.v
;         1362  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.v
;         1831  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.v
;       439932  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         7692  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv
;         9791  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_002.sv
;         9255  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_003.sv
;         3548  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         7346  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         6107  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11493  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11496  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         2975  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;         3560  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv
;         7358  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_002.sv
;         6119  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_003.sv
;        11505  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv
;        11508  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_001.sv
;         2985  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_002.sv
;         2987  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_005.sv
;         8184  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv
;         8098  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_001.sv
;         7540  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_002.sv
;         7542  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_005.sv
;         7683  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         9782  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         9246  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         4816  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4824  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3556  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         2964  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        15474  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        13860  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;         4828  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux.sv
;         4836  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_001.sv
;         3566  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_002.sv
;         3568  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_005.sv
;         2976  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv
;        15486  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_002.sv
;        13872  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_003.sv
;        82633  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         8621  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv
;         4153  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         2967  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         4165  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv
;         2979  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv
;         7533  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv
;         8612  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7542  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3548  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11431  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;         3560  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv
;        11443  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv
;       237581  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         1463  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9718  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       340712  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5707  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;         8383  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\Makefile
;          897  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\preloader.ds
;        65536  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\preloader.img
;        28380  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\settings.bsp
;        38304  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\u-boot-spl.bin
;       224508  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\u-boot.img
;         1204  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\uboot.ds
;         6163  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\build.h
;        10993  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\iocsr_config_cyclone5.c
;         2009  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\iocsr_config_cyclone5.h
;         2909  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\pinmux_config.h
;         6181  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\pinmux_config_cyclone5.c
;         5264  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\pll_config.h
;         3784  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\reset_config.h
;         5921  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\sdram\sdram_config.h
;            0  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\stamp\13.1.0\qsys.stamp
;            0  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\stamp\13.1.0\quartus.stamp
;            0  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\stamp\13.1.0\quartus_pin_assignments.stamp
;         4875  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\c5_pin_model_dump.txt
;           26  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.done
;          689  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.fit.smsg
;          672  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.fit.summary
;        33524  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.jdi
;         5644  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.map.smsg
;          540  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.map.summary
;       104526  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.pin
;          115  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.qpf
;        68477  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.qsf
;           48  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.qws
;         2254  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sdc
;      7386616  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sof
;        18368  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sta.summary
;        18906  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.v
;         1722  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_sdram_p0_summary.csv
;        11088  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\Makefile
;          634  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\PLLJ_PLLSPE_INFO.txt
;          691  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\quartus.exe.stackdump
;        33410  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.bsf
;            0  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.cmp
;      1097892  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.html
;        61324  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.qsys
;      7007184  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.rbf
;      2505374  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.sopcinfo
;           83  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\sof_to_rbf.bat
;         3450  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.bsf
;          241  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.cmp
;          428  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.ppf
;         1038  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.qip
;          503  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.sip
;          184  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.spd
;        17505  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.v
;           23  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim.f
;           66  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\filters.xml
;        72097  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\layout.xml
;          609  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\preferences.xml
;        72097  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\soc_system.xml
;       401078  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hc_output\DE1_SOC_golden_top.names_drv_tbl
;       401078  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hc_output\DE1_SOC_Linux_FB.names_drv_tbl
;         3111  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         8815  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\emif.xml
;         5845  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\id
;         1273  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       330097  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        22283  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer.h
;         7864  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;          692  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         1487  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         3632  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;          386  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\system.h
;        32472  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        16798  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;         2532  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\debounce\debounce.v
;         1644  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\intr_capturer\intr_capturer.v
;         5179  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\intr_capturer\intr_capturer_hw.tcl
;      1406549  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log.mif
;       382196  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_512x54.mif
;         6801  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_fifo.v
;         6253  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_generator.v
;         5473  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_generator_hw.tcl
;         6481  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_rom.v
;         3989  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_ADC.v
;         3972  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_DAC.v
;          190  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo.qip
;         7257  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo.v
;       107868  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo_wave0.jpg
;        95175  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo_wave1.jpg
;         1112  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo_waveforms.html
;         6854  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_IF.v
;         4669  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_IF_hw.tcl
;        10127  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_IRM\irda_receive_terasic.v
;         1241  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_IRM\TERASIC_IRM.v
;         5237  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_IRM\TERASIC_IRM_hw.tcl
;       611645  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system.v
;      9222754  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system_hps_0_hps.svd
;         2581  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_fifo.v
;         2390  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_frame_counter.v
;         1866  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_generic_count.v
;         1606  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_sample_counter.v
;         1071  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_sync.v
;         4203  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_sync_generation.v
;         1208  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_to_binary.v
;         1430  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_trigger_sync.v
;         6266  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_cvo.sdc
;        43369  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid.sv
;         4086  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_calculate_mode.v
;         5308  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_control.v
;        26475  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_mode_banks.sv
;         9292  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_statemachine.v
;         8428  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_sync_compare.v
;        36572  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd
;         3407  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_avalon_mm_master.v
;         4740  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_avalon_mm_slave.v
;        13994  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_fifo_usedw_calculator.vhd
;        13147  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_general_fifo.vhd
;         3934  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_gray_clock_crosser.vhd
;         5167  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_logic_fifo.vhd
;         2298  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_one_bit_delay.vhd
;       159033  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_package.vhd
;         5505  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_pulling_width_adapter.vhd
;         8128  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_ram_fifo.vhd
;         2639  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_std_logic_vector_delay.vhd
;         2533  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_stream_output.v
;         1537  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_unpack_data.v
;        10406  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_prc.v
;        11457  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_prc_core.v
;         4324  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_prc_read_master.v
;           96  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr.sdc
;        15690  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr.v
;         7694  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr_control_packet_encoder.v
;         7948  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr_controller.v
;        60888  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_packets_to_master.v
;        32190  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_sc_fifo.v
;         7502  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_bytes_to_packets.v
;         5155  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_clock_crosser.v
;         7758  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_handshake_clock_crosser.v
;         2037  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_idle_inserter.v
;         1891  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_idle_remover.v
;          140  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_jtag_interface.sdc
;         2868  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_jtag_interface.v
;         9632  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_packets_to_bytes.v
;         4990  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_pipeline_base.v
;         7828  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_jtag_dc_streaming.v
;         5990  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_jtag_sld_node.v
;        26724  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_jtag_streaming.v
;         2631  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_oct_cyclonev.sv
;        11438  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_address_alignment.sv
;         9447  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_arbitrator.sv
;        30271  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_axi_master_ni.sv
;        43066  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_axi_slave_ni.sv
;        56181  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_burst_adapter.sv
;        12940  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_burst_uncompressor.sv
;        17508  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_combined_width_adapter.sv
;        12279  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_master_agent.sv
;        20915  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_master_translator.sv
;        27949  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_slave_agent.sv
;        17110  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_slave_translator.sv
;        15501  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_traffic_limiter.sv
;        56551  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_width_adapter.sv
;         2362  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_pli_streaming.v
;         1734  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_reset_controller.sdc
;         3584  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_reset_controller.v
;         3553  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_reset_synchronizer.v
;         4362  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\credit_producer.v
;         5301  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps.pre.xml
;        76145  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram.v
;       107516  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0.ppf
;        26927  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0.sdc
;        17016  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0.sv
;         9571  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11715  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29176  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_ldc.v
;         7112  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_altdqdqs.v
;         4093  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_generic_ddio.v
;         1801  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_iss_probe.v
;         3267  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_parameters.tcl
;         5621  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_phy_csr.sv
;        15283  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_pin_assignments.tcl
;        86642  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_pin_map.tcl
;        18114  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_report_timing.tcl
;        94438  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_report_timing_core.tcl
;         4053  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_reset.v
;         1995  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_reset_sync.v
;         5144  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_timing.tcl
;         6157  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_pll.sv
;         1644  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\intr_capturer.v
;         8370  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router.sv
;         8386  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router_001.sv
;         8990  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router_002.sv
;         9255  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router_004.sv
;         3887  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_button_pio.v
;         4121  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux.sv
;         4135  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux_001.sv
;         6718  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux_002.sv
;         7320  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux_004.sv
;        10669  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_mux.sv
;        11464  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_mux_002.sv
;         4506  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_dipsw_pio.v
;        29837  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0.v
;        11977  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0_fpga_interfaces.sv
;        11928  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0_hps_io.v
;        13169  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0_hps_io_border.sv
;         7553  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_id_router.sv
;         8118  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_id_router_002.sv
;         7478  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_id_router_008.sv
;         1914  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_irq_mapper.sv
;         1693  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_irq_mapper_001.sv
;        17487  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_jtag_uart.v
;         2527  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_led_pio.v
;        17218  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure.v
;         1526  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure_b2p_adapter.v
;         1362  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure_p2b_adapter.v
;         1831  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure_timing_adt.v
;          452  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_pll_stream.qip
;         2228  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_pll_stream.v
;         4798  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_demux_002.sv
;         3530  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_demux_008.sv
;        11397  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_mux.sv
;        14629  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_mux_002.sv
;        15436  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_mux_004.sv
;         1463  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_sysid_qsys.v
;         3111  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\alt_types.pre.h
;         8650  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\emif.pre.xml
;         1273  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sdram_io.pre.h
;       318848  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer.pre.c
;        21208  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer.pre.h
;         7864  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_auto.pre.h
;          692  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         1487  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         3601  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_defines.pre.h
;          386  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\system.pre.h
;        32573  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\tclrpt.pre.c
;        16798  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\tclrpt.pre.h
;      2212609  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.debuginfo
;        54992  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.qip
;      9233366  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.regmap
;       105536  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.v
;      9231914  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system_hps_0_hps.svd
;         2581  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_fifo.v
;         2390  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_frame_counter.v
;         1866  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_generic_count.v
;         1606  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_sample_counter.v
;         1071  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_sync.v
;         4203  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_sync_generation.v
;         1208  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_to_binary.v
;         1430  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_trigger_sync.v
;         6266  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_cvo.sdc
;        43369  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid.sv
;         4086  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_calculate_mode.v
;         5308  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_control.v
;        26475  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_mode_banks.sv
;         9292  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_statemachine.v
;         8428  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_sync_compare.v
;        36572  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
;         3407  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_avalon_mm_master.v
;         4740  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_avalon_mm_slave.v
;        13994  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_fifo_usedw_calculator.vhd
;        13147  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_general_fifo.vhd
;         3934  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_gray_clock_crosser.vhd
;         5167  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_logic_fifo.vhd
;         2298  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_one_bit_delay.vhd
;       159033  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_package.vhd
;         5505  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_pulling_width_adapter.vhd
;         8128  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_ram_fifo.vhd
;         2639  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_std_logic_vector_delay.vhd
;         2533  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_stream_output.v
;         1537  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_unpack_data.v
;        10406  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_prc.v
;        11457  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_prc_core.v
;         4324  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_prc_read_master.v
;           96  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr.sdc
;        15690  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr.v
;         7694  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr_control_packet_encoder.v
;         7948  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr_controller.v
;        61191  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5155  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         7758  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v
;         2037  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         1891  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          140  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         2868  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         7828  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         5990  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26724  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11438  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        30478  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43418  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        57101  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        13480  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        12421  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21304  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11344  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        28311  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17186  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        38700  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        57966  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         2362  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1734  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12327  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;         4362  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\credit_producer.v
;         5761  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps.pre.xml
;        76145  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram.v
;       107590  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27062  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11715  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7109  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4093  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1801  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15549  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        87549  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17923  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95267  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5189  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         1644  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\intr_capturer.v
;         3887  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_button_pio.v
;         6405  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        34792  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12161  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        11757  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;        12937  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;         1914  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1693  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2257  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_led_pio.v
;        19187  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure.v
;         1526  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.v
;         1362  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.v
;         1831  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.v
;       123344  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         8619  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv
;         8635  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_001.sv
;         4157  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv
;         4171  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_001.sv
;        10711  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv
;         7893  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv
;        11445  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv
;       458292  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         9494  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv
;         9791  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router_002.sv
;         6746  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv
;         7356  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux_002.sv
;        11498  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv
;        11506  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux_005.sv
;         2985  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux_006.sv
;         8179  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv
;         8191  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router_005.sv
;         7540  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router_006.sv
;         4826  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv
;         4834  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux_005.sv
;         3566  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux_006.sv
;        14669  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv
;        15484  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux_002.sv
;          452  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_pll_stream.qip
;         2169  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_pll_stream.v
;         1463  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         3111  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         8815  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         1273  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       330097  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        22283  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;         7864  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;          692  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         1487  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         3632  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;          386  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\system.pre.h
;        32472  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        16798  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;            0  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\stamp\13.0.0\qsys.stamp
;            0  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\stamp\13.0.0\quartus.stamp
;            0  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\stamp\13.0.0\quartus_pin_assignments.stamp
;          310  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll\vga_pll_0002.qip
;         2160  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll\vga_pll_0002.v
;        15962  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\vga_pll.vo
;         7415  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\aldec\rivierapro_setup.tcl
;         1297  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\cadence\cds.lib
;           18  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\cadence\hdl.var
;         4370  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\cadence\ncsim_setup.sh
;         7140  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\mentor\msim_setup.tcl
;         2956  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\synopsys\vcs\vcs_setup.sh
;          616  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\synopsys\vcsmx\synopsys_sim.setup
;         4447  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\synopsys\vcsmx\vcsmx_setup.sh
;         4875  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\c5_pin_model_dump.txt
;        58959  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\cio_dump_disallowed_lists.echo
;          149  10:23.59 2014-01-16 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\generate_hps_qsys_header.sh
;         4376  10:23.59 2014-01-16 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_0.h
;           26  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.done
;          689  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.fit.smsg
;          656  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.fit.summary
;        33519  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.jdi
;         3674  10:54.49 2013-11-14 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.map.smsg
;          531  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.map.summary
;       104521  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.pin
;         1319  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.qpf
;        68836  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.qsf
;         1519  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.qws
;         1659  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sdc
;      7377225  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sof
;         9685  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sta.summary
;        16798  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.v
;        57450  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX_assignment_defaults.qdf
;         6661  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_sdram_p0_all_pins.txt
;         1717  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_sdram_p0_summary.csv
;         1809  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ledadd.sed
;        11084  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\Makefile
;         1261  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\PLLJ_PLLSPE_INFO.txt
;        65536  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\preloader_with_header
;        29369  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.bsf
;            0  10:54.49 2013-11-14 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.cmp
;        17663  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.dts
;      1020190  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.html
;        49351  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.qsys
;      2329728  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.sopcinfo
;           66  10:54.49 2013-11-14 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\.qsys_edit\filters.xml
;          583  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\.qsys_edit\preferences.xml
;       401078  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hc_output\HPS_LED_HEX.names_drv_tbl
;         3111  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9247  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\emif.xml
;         5761  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\id
;         1273  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       332031  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24652  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer.h
;         7640  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;          692  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         1476  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         3864  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;          386  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\system.h
;        42049  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18127  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;         2532  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\debounce\debounce.v
;         1644  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\intr_capturer\intr_capturer.v
;         5179  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\intr_capturer\intr_capturer_hw.tcl
;         3784  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\TERASIC_SEG7\SEG7_IF.v
;         6195  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\TERASIC_SEG7\SEG7_IF_hw.tcl
;      9216953  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system_hps_0_hps.svd
;        50728  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system.qip
;        99906  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system.v
;      9216953  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61191  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  10:54.49 2013-11-14 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5157  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2037  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         1891  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          140  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         2868  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4707  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         7828  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         5990  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26724  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11438  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        30480  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43418  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        57105  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        13482  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        17511  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_combined_width_adapter.sv
;        12423  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21306  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        28313  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17188  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        38705  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        57968  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         2362  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1734  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12331  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_reset_controller.v
;         3555  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;         4362  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\credit_producer.v
;         5761  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps.pre.xml
;        76145  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram.v
;       107590  10:54.49 2013-11-14 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27062  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11715  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7109  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4093  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1801  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15549  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        87549  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17923  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95267  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5189  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         1644  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\intr_capturer.v
;         3784  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\SEG7_IF.v
;         7571  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router.sv
;         8728  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router_002.sv
;         8479  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router_003.sv
;         8385  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router_005.sv
;         3525  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux.sv
;         6069  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux_002.sv
;         5435  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux_003.sv
;         4138  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux_005.sv
;        11464  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_mux.sv
;        10680  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_mux_005.sv
;        29654  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0.v
;        11977  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        11757  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;        12937  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;         8112  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router.sv
;         8026  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_001.sv
;         7481  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_003.sv
;         8036  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_005.sv
;         7484  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_006.sv
;         1746  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1695  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2260  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_led_pio.v
;        19187  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure.v
;         1526  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.v
;         1362  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.v
;         1831  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.v
;       237581  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         4793  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_demux.sv
;         4167  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_demux_005.sv
;         3533  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_demux_006.sv
;        13832  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_mux_002.sv
;        13024  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_mux_003.sv
;        11404  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_mux_005.sv
;         1463  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         3111  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9247  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         1273  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       332031  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24652  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;         7640  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;          692  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         1476  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         3864  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;          386  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42049  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18127  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;      6800160  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\sof_download\HPS_LED_HEX.sof
;         1643  13:41.39 2014-04-08 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\sof_download\test.bat
;        18127  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\alt_fpga_manager_terasic.h
;        20718  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\hps_config_fpga
;      7376724  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\HPS_LED_HEX.sof
;        27509  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\hsp_config_fpga.c
;          790  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\Makefile
;      2248310  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\soc_system_dc.rbf
;         4376  10:23.13 2014-01-16 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\hps_0.h
;        12854  10:23.13 2014-01-16 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\HPS_LED_HEX
;          963  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\led.c
;          198  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\led.h
;         2070  10:23.13 2014-01-16 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\main.c
;          636  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\Makefile
;         1776  10:23.13 2014-01-16 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\seg7.c
;         1687  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\seg7.h
;        20718  14:22.38 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\quickfile\hps_config_fpga
;        12673  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\quickfile\HPS_LED_HEX
;      2248310  14:22.38 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\quickfile\soc_system_dc.rbf
;         4875  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\c5_pin_model_dump.txt
;          101  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\generate_hps_qsys_header.sh
;        18244  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ghrd_top.v
;         4008  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_0.h
;        25094  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_clock_info.xml
;         1717  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_sdram_p0_summary.csv
;        12652  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\Makefile
;            0  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.cmp
;           26  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.done
;        18033  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.dtb
;        42006  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.dts
;          689  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.smsg
;          652  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.summary
;      1017496  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.html
;        37924  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.jdi
;         3674  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.smsg
;          527  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.summary
;       104520  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.pin
;         1285  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qpf
;        68555  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsf
;        48262  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsys
;         1499  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qws
;      7372990  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sof
;      2320072  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sopcinfo
;         9687  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sta.summary
;         1711  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system_timing.sdc
;           66  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\filters.xml
;        70037  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\layout.xml
;          622  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\preferences.xml
;        72702  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system.xml
;       401078  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hc_output\soc_system.names_drv_tbl
;         3111  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9247  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\emif.xml
;         5761  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\id
;         1273  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       332031  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24652  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.h
;         7640  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;          692  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         1476  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         3864  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;          386  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\system.h
;        42049  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18127  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.qip
;         4169  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.v
;         3120  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset_bb.v
;         2532  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\debounce\debounce.v
;         2382  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\edge_detect\altera_edge_detector.v
;         2405  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer.v
;         6069  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer_hw.tcl
;      1929119  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.debuginfo
;        50773  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.qip
;      9218377  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.regmap
;        98570  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.v
;      9216953  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61191  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5157  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2037  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         1891  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          140  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         2868  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4707  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         7828  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         5990  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26724  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11438  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        30480  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43418  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        57105  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        13482  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        12423  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21306  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11349  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        28313  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17188  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        38705  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        57968  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         2362  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1734  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12331  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.v
;         3555  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;         4362  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\credit_producer.v
;         5761  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps.pre.xml
;        76145  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram.v
;       107590  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27062  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11715  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7109  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4093  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1801  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3287  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15549  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        87549  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17923  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95267  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5189  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\intr_capturer.v
;         4519  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_button_pio.v
;         6405  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        31623  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12393  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        11757  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;        12937  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;        19197  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master.v
;         1528  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master_b2p_adapter.v
;         1364  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master_p2b_adapter.v
;         1833  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master_timing_adt.v
;         1746  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1695  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2258  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_led_pio.v
;       364403  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         7691  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv
;         9002  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_002.sv
;         8717  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_003.sv
;         3560  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv
;         5482  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_002.sv
;         4845  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_003.sv
;        11505  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv
;        11508  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_001.sv
;         2987  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_002.sv
;        10717  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_004.sv
;         2985  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_005.sv
;         8184  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv
;         8098  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_001.sv
;         7542  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_002.sv
;         8108  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_004.sv
;         7540  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_005.sv
;         4828  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux.sv
;         4836  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_001.sv
;         3568  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_002.sv
;         4202  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_004.sv
;         3566  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_005.sv
;         2976  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv
;        13065  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_002.sv
;        12258  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_003.sv
;        84968  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         8621  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv
;         4165  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv
;         2979  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv
;         7533  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv
;         3560  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv
;        11443  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv
;       237581  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         2260  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_pio_led.v
;         1463  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         3111  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9247  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         1273  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       332031  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24652  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;         7640  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;          692  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         1476  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         3864  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;          386  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42049  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18127  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;            0  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\13.1.0\qsys.stamp
;            0  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\13.1.0\quartus.stamp
;            0  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\13.1.0\quartus_pin_assignments.stamp
;         4008  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\hps_0.h
;         1928  11:33.29 2014-05-09 Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\main.c
;          393  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\Makefile
;         7971  20:54.25 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\my_first_hps-fpga
;        18100  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ghrd_top.v
;        25094  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_clock_info.xml
;         1717  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_sdram_p0_summary.csv
;        12652  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\Makefile
;        18033  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.dtb
;        42006  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.dts
;         1285  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qpf
;        68555  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qsf
;        46742  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qsys
;         1483  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qws
;      7368293  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.sof
;      2295233  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.sopcinfo
;         1711  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system_timing.sdc
;           66  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\filters.xml
;        70037  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\layout.xml
;          619  18:11.47 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\preferences.xml
;        72688  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system.xml
;         3111  09:34.28 2014-01-22 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9247  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\emif.xml
;         5761  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\id
;         1273  09:34.28 2014-01-22 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       332031  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24652  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.h
;         7640  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;          692  09:34.28 2014-01-22 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         1476  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         3864  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;          386  09:34.28 2014-01-22 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\system.h
;        42049  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18127  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.qip
;         4169  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.v
;         3120  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset_bb.v
;         2532  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\debounce\debounce.v
;         2382  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\edge_detect\altera_edge_detector.v
;         2405  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer.v
;         6069  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer_hw.tcl
;      1871552  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.debuginfo
;        48643  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.qip
;      9210885  18:11.47 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.regmap
;        95883  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.v
;      9209475  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61191  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5157  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2037  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         1891  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          140  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         2868  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4707  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         7828  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         5990  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26724  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11438  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        30480  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43418  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        57105  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        13482  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        12423  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21306  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11349  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        28313  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17188  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        38705  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        57968  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         2362  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1734  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12331  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.v
;         3555  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;         4362  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\credit_producer.v
;         5761  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps.pre.xml
;        76145  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram.v
;       107590  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27062  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11715  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7109  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4093  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1801  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15549  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        87549  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17923  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95267  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5189  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\intr_capturer.v
;         4519  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_button_pio.v
;         6405  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        31623  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12393  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        11757  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;        12937  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;        19197  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master.v
;         1528  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master_b2p_adapter.v
;         1364  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master_p2b_adapter.v
;         1833  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master_timing_adt.v
;         1746  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1695  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2258  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_led_pio.v
;       316717  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         7691  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv
;         9002  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_002.sv
;         8478  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_003.sv
;         3560  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv
;         5482  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_002.sv
;         4208  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_003.sv
;        11505  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv
;        11508  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_001.sv
;         2985  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_005.sv
;         8184  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv
;         8098  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_001.sv
;         7540  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_005.sv
;         4828  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux.sv
;         4836  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_001.sv
;         3566  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_005.sv
;         2976  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv
;        13065  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_002.sv
;        11451  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_003.sv
;        84968  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         8621  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv
;         4165  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv
;         2979  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv
;         7533  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv
;         3560  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv
;        11443  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv
;       237581  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         1463  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         3111  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9247  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         1273  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       332031  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24652  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;         7640  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;          692  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         1476  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         3864  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;          386  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42049  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18127  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;            0  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\stamp\13.1.0\qsys.stamp
;            0  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\stamp\13.1.0\quartus.stamp
;            0  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\stamp\13.1.0\quartus_pin_assignments.stamp
;      2083655  10:27.07 2014-12-19 Schematic\DE1-SoC.pdf
;           85  14:41.19 2014-01-16 Tools\rbf_generate_file\sof_to_rbf.bat
;     47764480  10:57.19 2014-10-03 Tools\SystemBuilder\DE1SoC_SystemBuilder.exe
;          626  15:11.20 2013-07-25 Tools\SystemBuilder\DE1SoC_SystemBuilder.exe.manifest
;     19348175  11:02.44 2014-04-23 UserManual\DE1-SoC_Control_Panel.pdf
;      2753343  18:25.12 2014-02-18 UserManual\DE1-SoC_Getting_Started_Guide.pdf
;      1020865  17:22.31 2014-05-05 UserManual\DE1-SoC_QSG.pdf
;      7780155  17:33.15 2015-08-06 UserManual\DE1-SoC_User_manual.pdf
;      2128452  15:28.46 2014-02-07 UserManual\learning_roadmap.pdf
;      5071332  19:39.31 2014-12-16 UserManual\My_First_Fpga.pdf
;       886707  16:17.13 2014-03-04 UserManual\My_First_HPS-Fpga.pdf
;      2130451  16:48.57 2013-12-18 UserManual\My_First_HPS.pdf
631c3abb77907cd9c05dd9e079a247d7 *Datasheet\ADC\AD7928.pdf
62fd88f706a672fc82c2d997a2ddabcb *Datasheet\Audio CODEC\WM8731.pdf
909292eef9e5b5ee372aea9cfc2ad6c5 *Datasheet\Clock\Si5350C-B.pdf
18868f7e57a6f81aaa0a4e0571cb5e03 *Datasheet\DDR3 SDRAM\43TR16256A-85120AL(ISSI).pdf
552094e48547de8d832da6cad2bb036d *Datasheet\EPCS128\S25FL128SAGMFI011.pdf
787ca1480e57968f25f9a520520c9999 *Datasheet\Ethernet\ksz9021rl-rn_ds.pdf
b37ecd21f5645183a63e09715d6d837b *Datasheet\FPGA\cyclone5_datasheet.pdf
5094d767f2ad2dde811f94751d73a9fe *Datasheet\FPGA\cyclone5_handbook.pdf
4314a132ee82bd78e088e3e92a34c082 *Datasheet\G-Sensor\ADXL345.pdf
72c9e88b08ba7b0b85b7aa6e40bfe7b9 *Datasheet\IR Receiver and Emitter\IR12_21C_TR8.pdf
417171b66a761d731f287ad8ce37a6a3 *Datasheet\IR Receiver and Emitter\IRM_V538_TR1.pdf
eb465b3da797621efcda62f317a7b9de *Datasheet\Power\LT3080-1.pdf
35ac4038650fc95bd3413841b7f60bdd *Datasheet\Power\LT3085.pdf
6553527eff4e173c8cc95f17097e8ee8 *Datasheet\Power\LTC3605.pdf
1a63aff1184185e10908f653a421b938 *Datasheet\Power\LTC3608.pdf
5e90f41e8ad9e07a5f4a30b830bfbb35 *Datasheet\Power\LTC3633.pdf
3ce74f53422edffa4787a42cda45878b *Datasheet\Power\LTM4624.pdf
a944df7a1c6517c7d35c96ba0261c04a *Datasheet\Power\tps51200.pdf
a60642247d4982e7ba7546b4986f273d *Datasheet\SDRAM\IS42R16320D.pdf
b6c803d0c4dabcb498e5544aa39a384c *Datasheet\UART TO USB\DS_FT232R.pdf
935d73f0603f71609f27da1b04d402fe *Datasheet\USB\USB251xb.pdf
1919b99760408350fed026d430bc3ffe *Datasheet\USB\USB3300-EZK.pdf
53c97021bca0fcd907f53de2d2c250a5 *Datasheet\Video DAC\ADV7123.pdf
e8ccc56ea3864924ecc62c8b852ab120 *Datasheet\Video Decoder\ADV7180.pdf
30e230e904cf4ccc4f96abf44648fe28 *Demonstrations\ControlPanel\bin\ControlPanel
974d48ba42000a3652ba8bdd3ffbea6c *Demonstrations\ControlPanel\bin\hello
1e46f89922828bd432f43091afb4828c *Demonstrations\ControlPanel\bin\qt-4.8.5-altera-soc.tar.bz2
229a9cc9c9b5cca41bb4b3223bf9cade *Demonstrations\ControlPanel\ControlPanel_QT\ADLX345.cpp
51f6444142bf6de2b8838672b95ea4a3 *Demonstrations\ControlPanel\ControlPanel_QT\ADLX345.h
48323b3074e4e80f1d612d852d124f3a *Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel
c37ce2339238ec0da0af2aa768843681 *Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel.pro
b81cb10f30b1ad08b5759b601ddfe303 *Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel.pro.user
05a30080f9bd80b8f006cbeeb385cc7d *Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel.pro.user.2.7pre1
af9ae91b3d48f5abc8fb61d9ab4192bc *Demonstrations\ControlPanel\ControlPanel_QT\dialog.cpp
3bd07232a6f5e21f33ab3ea3ef475799 *Demonstrations\ControlPanel\ControlPanel_QT\dialog.h
877bb61a82f0ebaf25fab0a34107fe8b *Demonstrations\ControlPanel\ControlPanel_QT\dialog.ui
1d8c3eea81a6110638abf49b9a047480 *Demonstrations\ControlPanel\ControlPanel_QT\fpga.cpp
409a6e6cbdd189fc3a6d5e9553c44658 *Demonstrations\ControlPanel\ControlPanel_QT\fpga.h
d7e6affee3146a6356e4559fea08ec88 *Demonstrations\ControlPanel\ControlPanel_QT\hps.cpp
e1231f4ac6b0ff677105e7b28feb6e31 *Demonstrations\ControlPanel\ControlPanel_QT\hps.h
213c824c4f50eb30dfffb64e78893429 *Demonstrations\ControlPanel\ControlPanel_QT\hps_0.h
c6f3ebecf3f3710e4af4a4d4880bae70 *Demonstrations\ControlPanel\ControlPanel_QT\main.cpp
5f2acfeabda5d9a7d9708c15620d3d57 *Demonstrations\ControlPanel\ControlPanel_QT\tab_button.cpp
d671790e5c4a370f6c908b022b674385 *Demonstrations\ControlPanel\ControlPanel_QT\tab_gsensor.cpp
5f93186d2f2ec57269508b6a071e8c83 *Demonstrations\ControlPanel\ControlPanel_QT\tab_hex.cpp
19f52a606835385495e8a94a37feed0c *Demonstrations\ControlPanel\ControlPanel_QT\tab_ir.cpp
6bfd38fa08d893fa6ea61b73aa8c1ee6 *Demonstrations\ControlPanel\ControlPanel_QT\images\BUTTON_DOWN.bmp
c77c97b6f27c08e7476011a0a921ff0f *Demonstrations\ControlPanel\ControlPanel_QT\images\BUTTON_UP.bmp
9808f7b88fcae0c3847a48552af5c24c *Demonstrations\ControlPanel\ControlPanel_QT\images\GLED.bmp
b51e7aa937a473128d174ef35d0b81ae *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_0.bmp
0092a7713727df924ee65c46b00bf15c *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_1.bmp
bc56caa97f1aa1bc785eed68715ce4c4 *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_2.bmp
3107dc76c2c6f9e1896822f5ff92f657 *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_3.bmp
4e9edc42dd2f1b1e57fc2c064c6dd208 *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_4.bmp
76b8217de3f39f97f91678bd6d3c1164 *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_5.bmp
9fabc22cc8cb2b13660947ffc7f6bd87 *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_6.bmp
32f0643bd8482d86c73a41254df098a1 *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_7.bmp
da272eae440e445a35a46a4123bafa64 *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_8.bmp
c4843ef8c2648fba6b7bd0efa4cade9d *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_9.bmp
a2cbb7af9a27c32eb40114070854a9d9 *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_a.bmp
688c3f3a90667f5aab3f049288e1d19f *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_b.bmp
94a04ae64d0582fe3d9ffe1df98496bd *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_c.bmp
4987461bb601ba993e83537103126f18 *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_d.bmp
5f21448a6b2c6fcb45c16f4d23da138c *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_e.bmp
9700c23eb97c26fcfe0857f85a6eb97d *Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_f.bmp
493b675449870ed0613da9ceac55ffe3 *Demonstrations\ControlPanel\ControlPanel_QT\images\images.qrc
205dfef6f1b611abeb51385982e30071 *Demonstrations\ControlPanel\ControlPanel_QT\images\IR_RX.bmp
21579d7aa0585e80503c284e177339fc *Demonstrations\ControlPanel\ControlPanel_QT\images\RLED.bmp
c79f242f43768025d8ef6b9ec8cec457 *Demonstrations\ControlPanel\ControlPanel_QT\images\SMALL_BUTTON_DOWN.bmp
2de2522fcb51e1d6a541e179f4b868d5 *Demonstrations\ControlPanel\ControlPanel_QT\images\SMALL_BUTTON_UP.bmp
47c934c53b0aa588fdf9254552951404 *Demonstrations\ControlPanel\ControlPanel_QT\images\SW_down.bmp
352ec32db83f9fe8bb4a7196a33272af *Demonstrations\ControlPanel\ControlPanel_QT\images\SW_up.bmp
f5a93e01476fc3dace18741f44f5c7c2 *Demonstrations\ControlPanel\ControlPanel_QT\images\tab\G-Sensor.png
9db619d67aded5b07bee8fd1dd320928 *Demonstrations\ControlPanel\ControlPanel_QT\images\tab\IRDA.png
65f50bfcba8e27c50e8a919edfcf72a5 *Demonstrations\ControlPanel\ControlPanel_QT\images\tab\movie.png
ae209191680e41e6062ba03d3deba6f4 *Demonstrations\ControlPanel\ControlPanel_QT\images\tab\VGA.png
6b82d95d3b40a3a3d15ded41dc4f7acf *Demonstrations\ControlPanel\ControlPanel_QT\images\tab\Video.png
12ef10eb7badbad15760a1c20726908c *Demonstrations\ControlPanel\Quartus\c5_pin_model_dump.txt
8a92d9260346b4380d0c9c4d2a13b40a *Demonstrations\ControlPanel\Quartus\cio_dump_disallowed_lists.echo
30103e83f2b77c0e4f8f2701bf8c0201 *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.cdf
123b2c153e13658f93dd884ed6b51d0b *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.done
f1f5491ef580c3e5a0d1cad2fcc01399 *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.fit.smsg
8c98b4c1d1aa95806d958d1483154ce4 *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.fit.summary
9b9268e79c3ed97d0d3cb573e3507784 *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.jdi
0e1ead0d6994e9f990cace6d52139d8a *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.map.smsg
a7a4b43e1eb5b5135e44f3b1b0673662 *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.map.summary
cb31de257f565592c0d7f14aac53161e *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.pin
7d6985351e39ac46e22610e0645eb6fc *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.pof
b220675f3d0a983aef2eb55697e57536 *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.qpf
d16d5f4dd6e022edc94fb249ab5a8c2b *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.qsf
155cef3dc172a2c928819b3e7257174c *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.sdc
d5e597d62ab5eadc89ee1545ed438f20 *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.sof
b412b537cdd6ec14e33f6664cf34c387 *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.sta.summary
a0e70325979b020334a8728ff288b187 *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.v
d7832b3cd4d398d2c521337b106f4a10 *Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top_assignment_defaults.qdf
66969fd55827c2b40450e72eb71ad267 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.bsf
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.cmp
bbe5eb4b03da5af99896d98826a2b884 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.html
ca42f9c165f0e1c261b7f4d5698fadc7 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.qsys
fb636813576eb85d6024f11cf11e8638 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.sopcinfo
bbff13efe398b56dec8f628bd3a0bf79 *Demonstrations\ControlPanel\Quartus\hps_sdram_p0_all_pins.txt
a076bc35261418f7b68b6a59baaf0901 *Demonstrations\ControlPanel\Quartus\hps_sdram_p0_summary.csv
22105b0ff512dbbf02bef97254f6f452 *Demonstrations\ControlPanel\Quartus\new_pin_assign.tcl
7201e060c5527d8db06fc87527d12ee9 *Demonstrations\ControlPanel\Quartus\PLLJ_PLLSPE_INFO.txt
7afc517aa4941f2b0627077f84c3eae6 *Demonstrations\ControlPanel\Quartus\soc_system.rbf
e89f8a746124537717ed67a99aef1f68 *Demonstrations\ControlPanel\Quartus\sof_to_rbf.bat
2446dd636a10c3a5f2df6c0c4567f819 *Demonstrations\ControlPanel\Quartus\.qsys_edit\DE1_SoC_QSYS.xml
9c97847098d6154df17027adcbd43199 *Demonstrations\ControlPanel\Quartus\.qsys_edit\filters.xml
7f6c4c74bdcf0f5a39cd93a4696592ba *Demonstrations\ControlPanel\Quartus\.qsys_edit\layout.xml
f03fd47af8de7c8a497c8c1b35f79f49 *Demonstrations\ControlPanel\Quartus\.qsys_edit\preferences.xml
d9ef5304641063e9fd7daebb14b2eb78 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\DE1_SoC_QSYS_hps_0_hps.svd
8d03dd3203b90c19c64f3d9c90240121 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.debuginfo
f5b3c2a167a11c91453bd2a11ce4e8ec *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.qip
ff19e35f848cb2bf2e3f0e548ada5c25 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.regmap
37931e9c835a9933d8bb061a7b96f56c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.v
d9ef5304641063e9fd7daebb14b2eb78 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS_hps_0_hps.svd
9e543e8ab1b48d96175598e46d1aea76 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_addsubcarry.vhd
8d23e35f240f896629db69e94c40a05c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_atlantic_reporter.vhd
19ecf812c9908a8272f3614975568ecd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_au.vhd
f34dad08f68b7fd300eeb0dd3874cf3f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_mm_bursting_master_fifo.vhd
09ee459c5d9a749b846051c8976b71f0 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_mm_mem_slave.vhd
f9349c91f35d33188588949ebd77d270 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_st_input.vhd
7c8c13b9235b086ab103b2f2896b0bc6 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_st_output.vhd
4b8bbd6d4f5511327c7835ba046d113d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_clock_reset.vhd
2ee36d2d6f580b51b3787afdebb36d7f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_cmp.vhd
c0c80998489d7ad7418c7b922fca7776 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_fifo.vhd
e337364b9a67850fd93249247223f483 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_fifo_usedw_calculator.vhd
75b784ab6a99770c3603859c2b233d3f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_general_fifo.vhd
706d5975aeaeba6c3fca0eab30693678 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_gray_clock_crosser.vhd
f085b0ed4c0a83467b2e0f3180d22478 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_logic_fifo.vhd
1dbb03390fc973a7fc3d13acb7bbf7dd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_lu.vhd
21e6b12cd76bfdb905ad5062dab5b3bd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_mem.vhd
3c5b64f43dfa980c617949cfca76120a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_mult.vhd
f251b1936f872110db422a4b750407dc *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxbin2.vhd
437bdcc4551ec49635760440a94cff7c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxfast4.vhd
288516976240d1d18f3eb84146b13624 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxfast8.vhd
8814988c1e3ccb9b6e8e0f311e14e574 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxhot16.vhd
81ae2a890d1b4af743680b8850635a41 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_one_bit_delay.vhd
b9ca49d7a813a99b25978a714d3ce23c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_package.vhd
5d23ec553a4b0f87c72eb8d0e539a431 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_pc.vhd
34f34adf3dfc130140836b53b055e82a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_pulling_width_adapter.vhd
1f69c306508d7d647a95c10b75068589 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_pushing_width_adapter.vhd
d1c7fe20d3a98adab25a595f5e0e0cab *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_ram_fifo.vhd
87587423b1bbcb1d408f3c92f893a251 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_reg.vhd
987037c619063f2a1634f9e91512aaf1 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_std_logic_vector_delay.vhd
b5a10358da5fe4a4184fdb9f2f871fce *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_trigger_to_synced_pulse.vhd
efcf4ce92d6a0945d57e394848b99ae9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_addsubcarry.vhd
fa776d33faa459f502dbd0f48ae4504d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_atlantic_reporter.vhd
1e77a4d0d0a29808a13382a2e6b8b2c4 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_au.vhd
f72a5bfa0ec97b8a2fe1a0bf7cc64d9c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_mm_bursting_master_fifo.vhd
be58c1857ffbb4928383f157aef8fba0 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_mm_mem_slave.vhd
1f46a257606c343a4458432e42daa00c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_st_input.vhd
6ebaa85ff8013c7e4bc2e520d568db0a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_st_output.vhd
1cef4f1c60220a28fe70d824facfd218 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_clock_reset.vhd
a0635255d13226b7fc2ce7efc13beb36 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_cmp.vhd
992c6978819736d527730f2b73366eab *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_fifo.vhd
382b5cc5ac7b584a51cfe999d3c76f2a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_fifo_usedw_calculator.vhd
211837b2ed3b0937d7df08e499b2d951 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_general_fifo.vhd
7371f2b2a50a5fa0365017e14c16b9ce *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_gray_clock_crosser.vhd
4257d4e0a1e4c79fd375373fc4e0f646 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_logic_fifo.vhd
8a91e861cd0d233ea267d031a5559c01 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_lu.vhd
4839cb86d57e08ba88801bf167ddbcf9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_mem.vhd
d8801d44a1aaf030167224fed07d16f5 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_mult.vhd
3c1c738bd25a6bf1d565f7b266cc891e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxbin2.vhd
3fed77149a70be9c90a2bbfd5591a58a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxfast4.vhd
6123825f5126f2e638f8f95bb6f21866 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxfast8.vhd
eb700c81d86f0fa2e4ccc2f1cce517a8 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxhot16.vhd
f11e212c15fd822b6246424942e21b30 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_one_bit_delay.vhd
a270b9db07bae75ccf39c0917441d644 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_package.vhd
ed4c82125562453fd96e058898b3432a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_pc.vhd
2033e47ea881d766b32992fc5a425098 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_pulling_width_adapter.vhd
5a967e1dd9be9f6ce5b5e9a9546d42bd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_pushing_width_adapter.vhd
32d1b1522590e02b5d94378beaa47c0d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_ram_fifo.vhd
a7df540199e9ce6c66a5c1ba0d124a87 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_reg.vhd
aa254cebddea3e79b610ade1b79e1a35 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_std_logic_vector_delay.vhd
2f9e58b489b13d0a596c4df77ca19e15 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_trigger_to_synced_pulse.vhd
ed2c9be5ace3635953bad85b7ae0de6d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_edge_detect_chain.sv
4d8291267a82af304f689130d678e2d3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_event_packet_decode.sv
f5ea1700fd4135303e9842e3c4bc602e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_event_packet_encode.sv
f69f983cd3c589fa3fb099841f39b084 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_fifo2.sv
713ebc7eeafb7b33bd285a62c135be8b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_h_kernel.sv
52dbb225630a6f97be9cf48ebd3570f6 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_latency_0_to_latency_1.sv
c17e418edd497253c31afc48e567cf4d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_latency_1_to_latency_0.sv
646875f705f75cc41dc9684e63992273 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_mirror.sv
4cd0b7e262d620eaa4f3c213a9e41978 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_mult_add.sv
00bd44a047f675130dd5f8bc414e0d0d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_pkg.sv
9b98aed09ef64aae2527e02a3a35b57e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_video_packet_decode.sv
48d18de4f7a2fa1b7134d29b7bc1e774 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_video_packet_encode.sv
1fb2f2547f2f719d476ee9e0b09a69c0 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer.sv
c29945d5b8ea61d36de051c334e89d51 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer_controller.sv
c29d632c895ef9d3777020b77dbfc830 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer_mem_block.sv
1505c90716510778278478492ff0f6a2 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer_multicaster.sv
c8440cff30966efff1c53ca275230d70 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_packet_demux.sv
244ad6581bb24425a251f026f130272c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_packet_mux.sv
73f0dcf32f701a099e7afef2e032039e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core.sv
dc1b7bc67105690cf6820ebf20ebb9ae *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_bilinear_channel.sv
457006b99216d7e86e81d96b5c3d53a1 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_bilinear_coeffs.sv
fcd4c8879cb2aadb0605e6f819f6ed0d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_controller.sv
19bb2b3e6e21943339c10668eb71b136 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_edge_detect.sv
ceb534c51cb1bc843219e61a8384b3c0 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_horizontal_channel.sv
d3c2a5b4ebf90f3809c55d9f3da3072a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_nn_channel.sv
93bbd2fe7e611f353a342ebf2e2f4a79 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_realign.sv
ed45562928d878e3e7805cc174b1fc5b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_step_coeff.sv
c7c550a549ec128d4860edb40cb5634a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_step_line.sv
e8f2d718c27c9b9804668e55f89e4817 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_vertical_channel.sv
f4b0aa1cbd78c18c090efa7244d5a6b0 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_kernel_creator.sv
2d43d3c0e52eb3bdf9de2ff35db46be7 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_kernel_creator_step_coeff.sv
4208f2df0b1d689f43f810062ff07724 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_kernel_creator_step_line.sv
b78f078207e5d66baefecdaf39a1a854 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_scheduler.ocp
f3b19743cd114b1b81d606677bd4a882 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_scheduler.sv
c0d5a408d90700d45ea2051398c992c4 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_video_input_bridge.sv
c9eb8b4d97e9f4d19a5ce84c8de1df6d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_video_output_bridge.ocp
b5cba86cd703a33d0d153419f52e5fab *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_video_output_bridge.sv
f508afebd421a55225bc0636c3a78b47 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_fifo.v
eb9fa4eb3ba26a6620ccc5bf687ec99e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_frame_counter.v
47876a825b03096d21f2b0207d8f675a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_sample_counter.v
b51745cc299caa8a3cbe3bafbb6cd484 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_sync.v
956515dcbfc56d7de9737934a46faa06 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_sync_generation.v
05358baa51a795da77078fa41ca12171 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_cvi.sdc
7cbb84cd98506119f3d7a1207a70ea84 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS.v
1d87678b6d52d662f2205b205790e039 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_av_st_output.v
e0f6d583bd61d25749ffb5b7ae79e328 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_control.v
cb6369f695aeecd312d4fb6011034839 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_embedded_sync_extractor.v
1312d63a7132862846b7fd86019cd24e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_resolution_detection.v
cdd294ad2ea04982525bb53f7ebf556f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_sync_polarity_convertor.v
c7e41942f497f2588d691d0c3dc56908 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_write_buffer.v
f804e9d29ce8370ca682f03197f3189c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_fifo.v
99b2640540345ee0670cddb069c7b1ae *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_frame_counter.v
4dbf667a5c4c8e18912510e306468187 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_sample_counter.v
2901ebae8a8653b33bbd2fb42d11fd02 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_sync.v
3b72080934e41fd8dc8c95218fcabbef *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_sync_generation.v
458dd928f41d77a466babf67490ca38c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_cvi.sdc
76f71e3931524b762820a661cf48326e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS.v
252046bb6c9b13fcd5f2d28368d13061 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_av_st_output.v
f948148617eefd5d3ea4ef93701f3a7a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_control.v
114b9a528db5fc4aef9864cf3be9ea5a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_embedded_sync_extractor.v
7319533899d290a57a532b7a855ba606 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_resolution_detection.v
bd0bda3816e942afa616ee5e81f55784 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_sync_polarity_convertor.v
17ee9628a3a29ca380430890362ca47b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_write_buffer.v
f3069db46eb5c30c5fb377493429f811 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_fifo.v
7e0f3530bbb3327afa2092527d8b739b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_frame_counter.v
ec6455abd1e75ec56308dda55593219d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_generic_count.v
114900e0c89bf5ff9fe04db37bfcf93f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_sample_counter.v
c3ad147f10a747bcf86bd44f29911803 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_sync.v
9cb1c2e2eeb1a077ee9b91237bf05517 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_sync_generation.v
61bcf2cc01edb10b3724f43395713d69 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_to_binary.v
811e6c17088701d0dc28549dfab2803d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_trigger_sync.v
f9d44165d50daf22d9dff027b3c61872 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_cvo.sdc
657166a97b539f0779b72ac8617de839 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid.sv
a7fcf6105f99a50a8a90bbe09f726a7b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_calculate_mode.v
385ea137808bced502bee2161b0c93b5 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_control.v
bfaaf69905445a7c97a17b2daee20441 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_mode_banks.sv
43b6a04ed87e7884ab254f59fb66a2ba *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_statemachine.v
ec39207eb8df378b89e1a2d3697d2e1a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_sync_compare.v
41364bc80a8e263869592324781b6157 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_fifo.v
51d2f5de85504603d6ee143968fc868a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_frame_counter.v
d62485a13a8c9c0890dd31b45fa24709 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_generic_count.v
c986b62fa3940861a713b469232e3144 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_sample_counter.v
8f0bb16f49c9277c88fa800aaf7f5dfb *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_sync.v
64d74de4fdca559deed00e3ea4657a9f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_sync_generation.v
cd6c2d41ce6a4cd71b76ac8e3df91d6c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_to_binary.v
78081a913809f4e9efec8cb43f8b8109 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_trigger_sync.v
94dfc6931c404b44297718427a7ae341 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_cvo.sdc
1dba6d35defab6ef6df989e71410aec0 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid.sv
504197b9f903fc23e125f802d02e5a85 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_calculate_mode.v
83835c2f8bb279a36ffffd7a71ee3ca2 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_control.v
92db26d7043161dde864d9a696d7088f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_mode_banks.sv
98b13d691f90cd55100ff335fcd20584 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_statemachine.v
387dbeb17942c4c537319faf19d9c86a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_sync_compare.v
ed2d8e80eb34a10ba36825d6112e1a6b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipswi130_common_stream_input.v
1e14969073127e8e1f3adc8fb51bc841 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipswi130_common_stream_output.v
dc92b84d3cf01ef0f08b945122d0d505 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipswi130_switch_control.v
784e8988d3dab66b13a8e02cb354fdef *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd
38705841ef50081932758e550f4f7452 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_avalon_mm_master.v
723ff2d13e32b1763d420e0b299cd702 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_avalon_mm_slave.v
16d67333d508e6f588ba5745f882078f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_fifo_usedw_calculator.vhd
53c4e60cdc61e297c53d632bb2b662e5 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_general_fifo.vhd
eed2f1b419ba3729324ec121731f8be2 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_gray_clock_crosser.vhd
c37d568ecbd93b78eb4782cbe37390ae *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_logic_fifo.vhd
76b98affd4f96d1a8ec18dabb7182789 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_one_bit_delay.vhd
d207d98a21234fbe6279c7be57d48c4e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_package.vhd
c8563ff2f92791f535ee7d07aafdb1a6 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_pulling_width_adapter.vhd
c098c0183c824527257baa7f2f26699f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_ram_fifo.vhd
a09e88436470bd75fbdc47b0c6c5d4e3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_std_logic_vector_delay.vhd
27e38ffb6c4251ed6dea22a3c6e37e5d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_stream_output.v
5c4405539ec097d235310149508d0d8e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_unpack_data.v
1e3f883b65a8d9dbf2fa1ddb6ca5ac2d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_prc.v
a261bd547fc41c7e1cf1b905ba16ddc6 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_prc_core.v
85d77bb97b103f8b1adcad4f76e08829 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_prc_read_master.v
20244c5f2ffc3f77b020233ca59cb932 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr.sdc
ec34a4343854e2a713820a0dc7a9a99b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr.v
4fdce15863d395b46fbbff7a0cb243f0 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr_control_packet_encoder.v
852eec978e6152783a1c1a8f8fb3bd2e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr_controller.v
8cccb544282e295fe3462e180a3ae7d1 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
8dfd77b0709b4aa186c05c6b6c72c7fd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_avalon_mm_master.v
58690e02e7602975780547484f2f564e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_avalon_mm_slave.v
319b3a1ca198b9efa9e03ffd41b138a3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_fifo_usedw_calculator.vhd
5d2922b6acb7efcc448cbeba7eeade4b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_general_fifo.vhd
a4c8b124b045f66906b5b8a1945d20f5 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_gray_clock_crosser.vhd
d10079ff22b42a9c01b428f3b72c52e8 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_logic_fifo.vhd
841189ff574996f55bca4686c330e66e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_one_bit_delay.vhd
54448b8cd554defe777a008f1a67b46f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_package.vhd
76c40953655468c54911a27d782525da *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_pulling_width_adapter.vhd
209eb8bdc5bb4472888c0a59362ffd56 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_ram_fifo.vhd
64136ada32b9d1ad5e87c2c00d5743cc *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_std_logic_vector_delay.vhd
c8aa4836f723a3eadd529e120b1c5a4b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_stream_output.v
337ad6afa9cd6cf067ecc821f611d0ed *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_unpack_data.v
53f8378839b7e67c1505203145b0f2b8 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_prc.v
684e7eb55370f5dc0efa9dddb649f15c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_prc_core.v
1199b8445418f62be0265d50cf8a547f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_prc_read_master.v
e7bba02659928df61b959b7e46d66ae3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr.sdc
c3d802603ff1edb58afb30c2c93c3e42 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr.v
5c810574910e360bc374a779d21b13c1 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr_control_packet_encoder.v
280347174e089283b9a5130bd6ae3166 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr_controller.v
3f1877f908d92195044d47b0e7d19600 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
1522c7393771f88a513a25d27fb64bd0 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_dc_fifo.v
a6a2c469cfb9997140a1f0ee4a7fba3f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_mm_clock_crossing_bridge.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v
478bcf7748b66941cc90184329798f6b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_clock_crosser.v
f5bb7d093fb6334feb72be08831b6e9d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v
5aa9de6a13be30e81ecd8480518ef1a7 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v
e0eda5aa595d1bbbb1dcf0e76b8e1229 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
870c2cf38b2cab243410c6b233b8bf1d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_dcfifo_synchronizer_bundle.v
e9eea072ebd88a33cdced463a0032261 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_irq_clock_crosser.sv
07cf07941758e8a4b97291f9e3a2b274 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
afbebaf23b3c25e28e7a15ad0ff69a1c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
07a630509768de0aed01f3a406f94cf6 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
c419b82fc0a9ca4db61763430bdfc44c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
235798be70cd662f90e2971015006440 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_address_alignment.sv
154e79e96efd9078fca7567956e70911 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv
bb35539893d11a4465bdb3727e12b46f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_axi_master_ni.sv
fcdaf5c00a6bd5257d50484554588c38 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_axi_slave_ni.sv
18f4e959b73f25a2494e5e1bbbb388f7 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter.sv
b10fb04f6d0157ed5becf4721a507824 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv
389bfa443e50e54b6595e307c787ae59 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv
0fd9631617b8d0cb26f384f9a59fec6b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv
d37a44e58c07842e4587ef21fcfed3e7 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv
6dba7fa12ddc04b7dba39530a4e48b37 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv
58acfc9243495ce75b3e4fd6da7486df *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv
49032dbdc919e54bf1efadd8a647e943 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv
ee7d10027509817c8da6a2f1b5d2ef2d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_width_adapter.sv
495e908597dd509da1b4a9f8dde7eb0f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.sdc
feb9cf148c4529a890c041d23edbac7d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.v
c781ff415c71fcf7821525d8a7264f61 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_reset_synchronizer.v
67301f8cdd7b2f41be2c43cc0c231987 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\AUDIO_ADC.v
4ed447de9ef4beafa07fe6bcec4d2ee3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\AUDIO_DAC.v
9e2437ebed77a3df7376a6a3247884c5 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\audio_fifo.v
2cc3e21382d9e38c1f748f7422f2cbcc *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\AUDIO_IF.v
276288276755d6a621133a5e321ea6b4 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\CLOCK_COUNTER.v
fd044db660510498405f927d0db928f9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\credit_producer.v
ea02a4aa4e9ef20c462983a0d30e1832 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router.sv
83c947d108c39d2d94bb7a04c6e24d94 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_001.sv
1994f98398b57d73f4517bfeaacca489 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_002.sv
d2e900455e6aadd7b1b7ef51f892023f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_004.sv
760d2bfde91b0b92bebd23a00848c0aa *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_005.sv
acf87e9e010a95f2b98dc0b2e9dee3bd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_006.sv
f5c4da34680bccb6b09d9f83cd71802c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_007.sv
b2a7c128a4ddd2daa81941f97ddce54a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cl_scl_0.v
8ac81a36cdf6870845f44a2689041978 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core.v
7ce9ac20d08bbc7a4334a42d9dd466c6 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core_coeff.mif
84f09a280b9a2d4cfd8897517ffca338 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0.ocp
86832da787d41aafa88cc23ca77c8b64 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0.vhd
b14a2065fc218c52ae3c927e43361a68 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0_behaviour_behaviour.trace
f11152de0af2c49218d5a2351cdba550 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0_tb.vhd
ea9e5e3eb7bf7ca347f97f54df95e63d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0.ocp
fd094a832868e3a0d43d237d0e61caa2 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0.vhd
254e11335ea23b8413d7d23fc92a7a47 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0_behaviour_behaviour.trace
0ec483c7dae71347af1cc6415a055f90 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0_tb.vhd
52d3785e3f3a0421db49645868ca0dcc *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1.ocp
b5a1f3206981d3e5d10fd16ff364c35e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1.vhd
465652f92e2c4e5bad01512ed22d8287 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1_behaviour_behaviour.trace
83f1e19ac9b2fa34e63b881a9812f7f4 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1_tb.vhd
b3479771ef912eee7dc43f5322cde1b9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2.ocp
9427f86b76fc4ff660e155e5fb17eca9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2.vhd
ba1cdcbc1f18f0882a5ed3e6e3289c6d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2_behaviour_behaviour.trace
0e830bf324a5978e3e744ed0e4e071a4 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2_tb.vhd
1e2f27779bdf2067c0867740f4c1e3c9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0.ocp
761c4a7b60d9656eea3c06a7d24b2cb8 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0.vhd
700dfb7378122cf6711af1d736707a7e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0_h_resampling_h_resampling.trace
03c8f9929c568a4958d4c1f51a5b98af *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0_tb.vhd
eef7d86c19d140bb7480183f0db6d20b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0.ocp
55adb0431611a64d08db38455003baf2 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0.vhd
2505e2a9118a9aaeeee25a33ee7c2977 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0_behaviour_behaviour.trace
c18d91ed0981b48637b36b53420f4b60 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\de1_soc_qsys_alt_vip_csc_0_coeff_data_init_id_1061_line152_contents.hex
ab4a007d7d1897d825c194830e1c5def *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\de1_soc_qsys_alt_vip_csc_0_const_data_init_id_1071_line153_contents.hex
e5846d0a53f79ddc5912532e5e9553d7 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0_tb.vhd
3a2328ec1d26d76a9d95c4727e84681a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0.ocp
1ba53c706c3f2a000f81045ac80cf531 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0.vhd
bbf646cbd0163d3f82584deaeb4f8e78 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0_bob_bob.trace
8a9f561cd3ac870adb87a00c80b01b8e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0_tb.vhd
6748dfb277c43c76bcd08be039429e67 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0.ocp
068b5a9ed2dd14fd1c03bc803c2f32a7 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0.vhd
59f1b91c51d97d11f474270c1d11cf2e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0_behaviour_behaviour.trace
03702b70c3dd676b7dddfe4e150f85e3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0_outputter_outputter.trace
92f35b0a49f1f1a62f79ca6ae7ac3752 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0_tb.vhd
c1f83b230ab15f7019bea9ae12d9ec99 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_swi_0.v
9aaba84731cb8795bd8fcd1b012148a3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0.ocp
2a327f637b6b68a5b0222f448d728a6a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0.vhd
2287f85370161ae77dcefaebe85925cd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0_behaviour_behaviour.trace
c7df15ee926fd7b50fa1234683c7c4e9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0_tb.vhd
2e3c032319a2a7e7ae822898763309d9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0.ocp
50dd16d76bc91e174c5a5b12c5dc3f26 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0.vhd
5cc8f34d900b20adba19d4811985e9e7 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0_tb.vhd
2f3e48e88668e5cf3f64065fed442b72 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0_vfb_reader_vfb_reader.trace
b28a5edd90da3c50d82ec69fd637e2e9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0_vfb_writer_vfb_writer.trace
745010f54029ae0e2ac16e8fa4f60d69 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux.sv
017a7748b2beacf280a623acb72adf58 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_001.sv
ba7a6d6669e643131d1d01a1642e4173 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_002.sv
e53fc195e3c25799dbd2f9e1d6c68e45 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_004.sv
f63865f7159260c4eac3a671203b0e16 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_005.sv
84b7088b91e0bb2c860c5acad031bb48 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_006.sv
80fddb392bf905c992e586d0eec68132 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_007.sv
6580da19b807e915b6580d7c18c8b7bc *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux.sv
671ea7f1935219fcd75be09a104134f6 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_004.sv
8b00800c6f087cf466299f13c6b9618d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_005.sv
8e9fd66d943f92803f26407448686470 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_007.sv
808b575885e956ee7b47fcc6ce16edbc *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_009.sv
17ced64943a442e4697a4e2fd772aa80 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_011.sv
2f833e41698422d23429f7a071258414 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_016.sv
201736fdfab0e3f2cc86031aa7769c75 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_018.sv
249f3a63631b14d4acf7e7416dbf31e9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_020.sv
96d86900958ce0d58d541c0766ae8620 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_022.sv
0dc49245de2a0284d492f9f058dfd280 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.ocp
e05a769edc49c41c01530105b4557173 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.sdc
0f6dd5be6779ed88c9b8a3024c728319 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.v
72606348d2fbeac7ac64c289d93b2853 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_bht_ram.mif
2c89848e629119c05dd761ea67c1c1a5 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_dc_tag_ram.mif
2d729bbb91be1b7beeeb520ad9d9ff65 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_ic_tag_ram.mif
82fdddedb82623fb47a4e63da4803576 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v
1b8e319b3eb2447b580d44697d2ac3e8 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v
93367d4b2d29653ab356d0b62e993bb3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v
b7fd32e06863a4f600f57ad891256b9c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_mult_cell.v
aa16d20dd00f06a1f73dbb8a99aa43f3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_oci_test_bench.v
4520141b8fdc756ee9980391d15d1b86 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_ociram_default_contents.mif
37e6bb46f5930b58f608ad218371e525 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_rf_ram_a.mif
37e6bb46f5930b58f608ad218371e525 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_rf_ram_b.mif
b0ae89f539febd519dd2e63951e598f0 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_test_bench.v
24b9281aad750c8db4b1b28adcd06e06 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_epcq.v
d2c89405c2cd7963024b3145773c4717 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_epcq_boot_rom.hex
a725e2e1221ea4b94c4a370a0009a9d8 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0.v
ff9756c0ceca4dce0e21c79cd6e61d64 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0_fpga_interfaces.sv
e3495b58b02f623e63e27d1ff3aa4d55 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0_hps_io.v
fd6ace76c8a8aaaa0c25df71154b8dfd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0_hps_io_border.sv
c9705731e3235676d8480401b03ab2e2 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_i2c_scl.v
c853155af969df9015b3ff208a04d49c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_i2c_sda.v
b3b2591ec2438445301779a81dfdd2b1 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router.sv
456865f7af69288e5a248200444cb11d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_002.sv
9a2cd660a5168c5793329b7c0156ac28 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_004.sv
88422b972b56e5995f1a4c9ed85e05d3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_005.sv
1cc30eb4cd3008a32c75db36f9e64b0c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_007.sv
a2d04991cab80a73b9d7764a466e4d59 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_009.sv
e8e17aac0690e7de88ae9fa4593177b2 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_010.sv
984e2d80d20386bd04d68fb28dac29b6 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_011.sv
0386b516517040cf49a31e34b84a5a73 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_012.sv
c6101fa2049ecdd0efbdfcb28b601759 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_014.sv
14dadd873d26f92fc8265cb1dd16735d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_015.sv
284300bc3bc7994ed8299efc516f79a9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_016.sv
edb7b1dab6c1a15bf8499b7aaea820d2 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_017.sv
5eb07057995b446f6a2ac5b770ea5fe3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_018.sv
12f47b25992d4dcdb85585ccec31d43f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_020.sv
1ab225d7d2569869f0949328f1197af9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_021.sv
8f10c2406f10c3622e48235c9a1b8e73 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_022.sv
32a5dbc567fc8ae66917e626525557a9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_023.sv
01f8eeb85117713e62cf951c8c5bb55d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_027.sv
1a8e97983acc9728f80b12158b9046ee *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_028.sv
c5dcd16c8f8e8606ed3789a48dc99c31 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_029.sv
7c30806f6bb9e938a42c7500e2f12652 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper.sv
816effc223760d3ba0a748832adab905 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper_001.sv
c6801e47e76063459eae0e5079093697 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_jtag_uart.v
8dc33422d5e654e17b6d8b47189fbefe *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_key.v
a7433809c403b552f0d7d88a438d3903 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_ledr.v
e00ade3e06b9fd172097ef08984d1804 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0.v
e65b3ae15062a7342aa6890d3ced1319 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv
24dff95c217c675a12e8a7fada6dbe92 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_001.sv
9c10067cd3df32428c762f0cf46fb6bb *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_002.sv
64ba2287dca4cb1f2dfede76b98fc753 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv
1ca5a4416962b822ee7c32b7617abd94 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_001.sv
a74532f218bda2e69c6a44b05cbfa835 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_002.sv
7248a5a948c6d4968b717c83a4edd44b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv
ce0a576828c651e9383d8dbcd0bb5db5 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002.sv
cd3b4fa61b029fe6a00db2a31457491e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_004.sv
38aabeab550db60cebeb574d090e33b8 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_008.sv
809cd53d3e5a6ebe0804065c49109c79 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_011.sv
1cf39d116b4cbb454446483ac9d5dcef *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_015.sv
c64849211a30dea4af39899602ad106f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router.sv
bc43cb75694b5f219bb89514202ed92b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_002.sv
1e53352709be208d5f641635a4e6203c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv
6cff900eebabc13e497b4a8640337470 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_008.sv
de5bf78a3020b179f5df86dda2865d78 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_010.sv
3b44ca77d5c047d7a3383d2b86a548c4 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_011.sv
340374c41fe95d185ddd42922e623707 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_015.sv
a31313e3d1f39bed8af4d520db399b4d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002.sv
62530e4fc9f086ac27c53d00dd34f6c3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_004.sv
46066236ac422eab6839f0395fd098b5 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_008.sv
aac576a0a4f7051cc15e8707c4b8f5fa *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_011.sv
b801e59535a891d343381f9b20c07ac8 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_015.sv
06e88890d61e6726cf65dca689cb90ab *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv
43b17355a0092eb0636bf9a26147d22a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv
1917a86a2edbb67f273b92c44e36e0da *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_002.sv
c9d17cb062086a4c3460f63275880489 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1.v
390b0f93dfc0a10f0207296ceb09b507 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv
94f036352cd04b893f42831d147850e2 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux.sv
3f7b71f2dbb0a603be9a709a643856fd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux.sv
9a32fe85dd8130b280d854fc082e9605 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_id_router.sv
7129501d893286ea925bc7483d731d59 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux.sv
1f2033fd1c329f11ebe3d829281554cc *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux.sv
c61779910ab0014b83830eea34e8724b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2.v
527b909f8746ced81a76feba35d6500b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_addr_router.sv
308eed6147290b7b18bb4191db09b528 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_demux.sv
6f10dbc96b7f99c59b90cbf336f64302 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux.sv
544110be54e56e52de014eb0be6dc408 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_id_router.sv
1e76109535569c13a5b9b973da333be5 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux.sv
403bf183210e494d774ec06f1cc68c5c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_mux.sv
219e5ae7756f5c1fa44523955056c64f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_3.v
d91e41cb7e9ba0a54782c5b4fc3bf403 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4.v
dc425240f717b5f9ff5ae6e126c928ff *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_addr_router.sv
38e8b81e6dfeb0b58c3c56ba17aa9877 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_cmd_xbar_demux.sv
0f4926971a42e3cb8467f832cb8c8888 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_cmd_xbar_mux.sv
a28195231cd939e5678ad905cff48622 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_id_router.sv
622658865cff552b745af13f3aae3010 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_rsp_xbar_demux.sv
03e7f7d5005b32be8f476c7a2b629743 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_rsp_xbar_mux.sv
52d8f34238c9ea9fe80492d99ade5b74 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.hex
1ef455588ba4128db508eac0112b5b86 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.v
c9bc0c51c473f73a7f9b37d76256fdff *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator.ocp
75a3454528b0eee3b355ce92c05dc982 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator.vhd
355a05342ab9dbf7022e5d9aee97cbfe *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator_behaviour_behaviour.trace
84e676382f749906dd6eb6937edc1eb1 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator_tb.vhd
948801427a037bd74cae3e4885ab0d39 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_0.qip
be6050ca108fc47307d6a8cb0f90e13f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_0.v
c942d3ef591bc61b78ecdc14b85b45d2 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_audio.qip
e86e0a66481ed122411d3d687d20dc3d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_audio.v
4706d46cfeb69dc1f9aaf783ac78e39a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_sys.qip
a91603663551cb7e441eb43a06fb671f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_sys.v
596dd18327ef95faa151bf85f76fe98d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_002.sv
315923337a23d5efc7ec41a31dcadb34 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_004.sv
10dc550ab88888e30c057a2ab2b54c4f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_005.sv
d0d290613fb912ffc29e98a2f14ef3b8 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_007.sv
5483c2e38d50454e3b99531b9e34245c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_009.sv
6194163a59f8be01bfda3b24499dd299 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_010.sv
18bbad1d65fc4d7c65ba7c97ab6cc9bd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_011.sv
a5c29b577bb9410f2c933b2510c533b8 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_012.sv
dd9722e0762864729fbc387ac111c33d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_014.sv
592bdaec31188f46e51078dfbd9caaa7 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_015.sv
1c00d41870895e179a7f20baed00b317 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_016.sv
47475c673d01521478f5fbf7cd7cc420 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_017.sv
c6227b43509f0e8f8ed127317a42b9d5 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_018.sv
990206678eb1fcdca2fa8c868899ca12 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_020.sv
66c92f9518569f6653b1953b6d48831c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_021.sv
0adac99aa26244a78e00b4dbd89e4fe1 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_022.sv
8f40a59cf17b676ef9e0e67848fc1e69 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_023.sv
424118ecb808294c66f4ce6dac614afe *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_027.sv
72cd7ae55ccc2795c19f33b1a7f966c9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_028.sv
48603f529553b5778190c2dae1e8a422 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_029.sv
33baecd383acbb264cacb8632581d19c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux.sv
c113932bff366e8ce121592d760403fa *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_001.sv
4f9ed1beb6471e0ee483e97a394c63db *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_002.sv
73277e8aa74342f093e6fc4a95ee3525 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_004.sv
5d44bafe3e424a6700961a8ad1bb296f *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_005.sv
d31953811aa7923abc23900d1e671202 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_006.sv
07464abee2b19d53dd9dd0399a4fedff *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_007.sv
7ee333f6c47c73cfba7134cdc73882ef *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram.v
8fad51062af77fbde89c8c10e801c30b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram_test_component.v
67513af6f0d6122b67f3ba93439aad06 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_spi_0.v
7e9f73efdb8b8552e5de238d09317fed *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sw.v
205de8181346bd99cfdc5b479ba3d08a *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sysid.v
18808286ed74a14de8d435077bbe5167 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_td_status.v
d382846206cba3e6b75bef963aaff930 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer.v
0f2365d217a56c0b6264ff8ca307a088 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer_stamp.v
039b9720e9e665df9de005ff76adb63e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_uart.v
70c8880fd28106e08a9a794f307b747e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_vga_sel.v
bafb1bb01319467a0ef2000189dfa04d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hopt_mult_l3.vqm
695c1285731a0d3d0f950e83e818f619 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hopt_mult_l4.vqm
39cb511f13702b20bc769a0a0c5319c9 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hopt_mult_l5.vqm
f8f745d85244c29c8d36e470962b550b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps.pre.xml
d62b779b332665e8c4107a846b170f11 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram.v
73cff5513fdf293b6c84ff126bccbbdf *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0.ppf
6537ff0fd612f41f16b1b07a123f0ade *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0.sdc
84ebe2ce7e8cb1ca81c811fd07b31672 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0.sv
7d60e4679a5a29764a8844f6b9361c06 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
6de12b31698bfe8e24030042b1686bc3 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
dcd5f2f521c9ee1f1a0b8538abc5a2fd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
ab026152cd1f3d60512ea44d2d3bfddf *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_ldc.v
8adf7510f0143f7db31f9cab070bc402 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_altdqdqs.v
dfdb872e6d103458107fbda3c238aa4d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
8a810403728ad5b94347a718d675144c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_generic_ddio.v
bb4dc9c02f6a5ae306de74f00673902d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_iss_probe.v
d03969f3d10288403953049da28a101d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_parameters.tcl
bd90510d09b78adbb7614221f65e5878 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_phy_csr.sv
936b3b80bcbe07187c89695708a24c86 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
8f8de3c7b776505df730dd5ed456fabf *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_pin_map.tcl
237ae78693fb9c6fa0da67bf556c9248 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_report_timing.tcl
45096b9218c27b9fabc50a559c9e63ac *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
6fe72851e4644d9c6401ca73f45869ad *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_reset.v
95fdbd1d770aa151467c067375408005 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_reset_sync.v
881ef3d74dc11f9d91d92304a8453c67 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_timing.tcl
87746ad3c2214b9645116f713a8c73ef *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_pll.sv
061f53c49dbd4bbf048f8d6d76646fc5 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\ir_fifo.v
b1603af3a3a521165941fa119f50613d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\irda_receive_terasic.v
a0befbf9c01aa1cad0210fab924370cf *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\SEG7_IF.v
ae9a80ff5eeb39c46dd31ba09d385c44 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_CLOCK_COUNT.v
2c2a76051b434d1a11cb2e3e120d90ec *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_IR_RX_FIFO.v
8e150afa9debf7de2e5c940163d3136e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_IRM.v
29f43b14378f9c84b3ca3d50e1c122e4 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_LOOPBACK.v
b9f691a4a58c17f24781291017cbea1c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_STREAM_SOURCE.v
7d777f1ca04cd0adeb53263a00ae8f0b *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\tta_x_blank_mem.hex
34646258655eb2d3007201d81d2043bd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\alt_types.pre.h
2aeb17a1f7e9110d41689f405b12f4dd *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\emif.pre.xml
1779ed0328dd4a9f2b015c1240638b3e *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sdram_io.pre.h
cb5dc3133cc23efa27f7ab1da814f6d0 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer.pre.c
24e43690a2e8c0d0ebd0dfcb21c93c75 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer.pre.h
74c21a09a2cc983904f31acd1a2699f6 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_auto.pre.h
a1f4591dfe951a6ee48a661b33578c6c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
1e8a0218f1eeb0701706915486759c8c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
98b52831ef7f0bf0a4a82ad4b6cd9d1c *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_defines.pre.h
a1aa23bb2e437bbc76e671cc3871b3ee *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\system.pre.h
a35bf5284ad706ab2840a18c77b8f773 *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\tclrpt.pre.c
b9e53263a1c848baaf369763097b001d *Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\tclrpt.pre.h
441486c74057120513f4eed1abb58d44 *Demonstrations\ControlPanel\Quartus\hc_output\DE1_SOC_golden_top.names_drv_tbl
34646258655eb2d3007201d81d2043bd *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\alt_types.h
201fccd06e42d782c7953cd9f29afa41 *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\DE1_SoC_QSYS_hps_0.hiof
2aeb17a1f7e9110d41689f405b12f4dd *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\emif.xml
f8f745d85244c29c8d36e470962b550b *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\hps.xml
95d280333dbaab169b22a8c4469a237e *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\id
1779ed0328dd4a9f2b015c1240638b3e *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sdram_io.h
cb5dc3133cc23efa27f7ab1da814f6d0 *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer.c
24e43690a2e8c0d0ebd0dfcb21c93c75 *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer.h
74c21a09a2cc983904f31acd1a2699f6 *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_auto.h
a1f4591dfe951a6ee48a661b33578c6c *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_auto_ac_init.c
1e8a0218f1eeb0701706915486759c8c *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_auto_inst_init.c
98b52831ef7f0bf0a4a82ad4b6cd9d1c *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_defines.h
a1aa23bb2e437bbc76e671cc3871b3ee *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\system.h
a35bf5284ad706ab2840a18c77b8f773 *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\tclrpt.c
b9e53263a1c848baaf369763097b001d *Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\tclrpt.h
67301f8cdd7b2f41be2c43cc0c231987 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_ADC.v
4ed447de9ef4beafa07fe6bcec4d2ee3 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_DAC.v
a9a88809cba24a4874b9d8f0d7eddda6 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo.qip
9e2437ebed77a3df7376a6a3247884c5 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo.v
1e5cb62529c55c38413f50848dce336b *Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo_wave0.jpg
60258af576932b694d7806796f8adbc0 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo_wave1.jpg
65bf2f2e40187bbac543146d0ccf07e3 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo_waveforms.html
2cc3e21382d9e38c1f748f7422f2cbcc *Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_IF.v
69377ca295c83e9b275c17c4d31692a0 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_IF_hw.tcl
b139f96493e4ec90578e23496683a6a8 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\CLOCK_COUNTER.qip
276288276755d6a621133a5e321ea6b4 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\CLOCK_COUNTER.v
70088021beda3eb7fb93c0b4e0131a01 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\CLOCK_COUNTER_bb.v
ae9a80ff5eeb39c46dd31ba09d385c44 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT.v
59606ab2a76e6bbb5adff75fefc4f7f1 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT_hw.tcl
5b1b7a519380ded3ad85981abb9a1556 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\greybox_tmp\cbx_args.txt
7833507312d63bf9343ff9481994bc39 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_IRM\irda_receive_terasic.v
8e150afa9debf7de2e5c940163d3136e *Demonstrations\ControlPanel\Quartus\ip\TERASIC_IRM\TERASIC_IRM.v
cd1e088fb239a63ee22666f294d2077a *Demonstrations\ControlPanel\Quartus\ip\TERASIC_IRM\TERASIC_IRM_hw.tcl
4051d725966008615577e0b3daef08fd *Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\ir_fifo.qip
061f53c49dbd4bbf048f8d6d76646fc5 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\ir_fifo.v
8a85f9a507e5a9f7d15f3ca43c18f0d6 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\ir_fifo_bb.v
b1603af3a3a521165941fa119f50613d *Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\irda_receive_terasic.v
2c2a76051b434d1a11cb2e3e120d90ec *Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\TERASIC_IR_RX_FIFO.v
a72c340d4f6e1f551e08f4f52bd8e90b *Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\TERASIC_IR_RX_FIFO_hw.tcl
b8b7f493c941581ee27b43ac76d7a31a *Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\greybox_tmp\cbx_args.txt
f97554da2b685308db078dbc2f364b24 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_ISP1362\ISP1362_IF.v
9edb45f8a26e427bb0097d2804d03fa4 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_ISP1362\ISP1362_IF_hw.tcl
29f43b14378f9c84b3ca3d50e1c122e4 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_LOOPBACk\TERASIC_LOOPBACK.v
96a1bbeed41107cd98420daf35050fb9 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_LOOPBACk\TERASIC_LOOPBACK_hw.tcl
a0befbf9c01aa1cad0210fab924370cf *Demonstrations\ControlPanel\Quartus\ip\TERASIC_SEG7\SEG7_IF.v
cb7b572f80433cb58e8dc7570db3e75a *Demonstrations\ControlPanel\Quartus\ip\TERASIC_SEG7\SEG7_IF_hw.tcl
470b191c8bb0102aefa16db12783e044 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_SRAM\TERASIC_SRAM.v
ff3250eac069f603527717e6845e72a1 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_SRAM\TERASIC_SRAM_hw.tcl
b9f691a4a58c17f24781291017cbea1c *Demonstrations\ControlPanel\Quartus\ip\TERASIC_STREAM_SOURCE\TERASIC_STREAM_SOURCE.v
036a5b0aedd569660234ef3b3c883dc0 *Demonstrations\ControlPanel\Quartus\ip\TERASIC_STREAM_SOURCE\TERASIC_STREAM_SOURCE_hw.tcl
b4934e4d2ddbd836779bbdb048223ded *Demonstrations\ControlPanel\Quartus\ip\TERASIC_VPG\TERASIC_VPG.v
284ba2546b07db81d40c6aca2658453b *Demonstrations\ControlPanel\Quartus\ip\TERASIC_VPG\TERASIC_VPG_hw.tcl
e0085d35fe4d30869b8bdacb47e9254b *Demonstrations\ControlPanel\Quartus\ip\TERASIC_VPG\vga_time_generator.v
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\ControlPanel\Quartus\software\.metadata\.lock
f0df90bd04520f47d0fa2664e573eef9 *Demonstrations\ControlPanel\Quartus\software\.metadata\.log
e77ad89cbe32c2d793ebbf2c743574f4 *Demonstrations\ControlPanel\Quartus\software\.metadata\version.ini
33a1dd516e017f4ae3948579e621be96 *Demonstrations\ControlPanel\Quartus\software\.metadata\.mylyn\repositories.xml.zip
72809fd5156823c556cf0f742757bd8c *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.core\.log
f3dfadb8bcce5a379da82bc6580af97c *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.core\ControlPanel.1381418224922.pdom
7a2f69a31a6034b50b41d39c4844bc62 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.core\ControlPanel_bsp.1381418221849.pdom
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
262474525f9ff9efe816f99d311e1c7e *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\ControlPanel.sc
dae14376aedc462d6efc5bcff17e9a84 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\ControlPanel_bsp.sc
68b329da9893e34099c7d8ad5cb9c940 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
68b329da9893e34099c7d8ad5cb9c940 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
cf4e6e7ef72a4ad85b815f0b8a8756ba *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\ControlPanel.build.log
0733cc30885addb6cbbfb2d278b57fb1 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\ControlPanel_bsp.build.log
bb20a110d4a9a5285c60d256d86707d2 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
cf4e6e7ef72a4ad85b815f0b8a8756ba *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
4a440f96d3c43a889f0f9185feff11b2 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.projects\ControlPanel\.indexes\history.index
26102cac92a5a69ed549212a81fde619 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.projects\ControlPanel\.indexes\properties.index
3d577d4c76ea6791104e3643a4630d02 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.projects\ControlPanel_bsp\.indexes\properties.index
4eeb083acec98d2eeb29f6ae0de56bd2 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\6.tree
4b2cbe860d76d1184ab675352a0b835f *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\8.tree
9e688c58a5487b8eaf69c9e1005ad0bf *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
653c4eb94c6626f307853c9d4a03eef7 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
55a54008ad1ba589aa210d2629c1df41 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
621794c69cffcde25c26c17893cfda93 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
f8137c51cef891391e05c67d687017b6 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
a67dc9bbed87c28585fa6d0cfa667ca2 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-ControlPanel.prefs
a67dc9bbed87c28585fa6d0cfa667ca2 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-ControlPanel_bsp.prefs
e123b27a9cf05aec1bd4e7911d6fc584 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
e5feb0da291bfb6816160d72dc8d9561 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
3da871bbf1e3da359be79ff2173115da *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
7e1b01cd17d0bf78527c76e5af3e77fe *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
ac97b3e97d7d71c6018b66bd7a64aece *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
2e687fc752a7041ea6bd69c804c201a7 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
26454b5879b38e84f89f46eb989f5875 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
316263a0d8d4edcbe95c8c450683590d *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
6d770cc55b02fc2f8ad553e9dd971d8b *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
7bc6ed0a69aa402189cf509acf302520 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
9c4f157994b29b4de6bfa467d332e3f5 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
c74218d009d69079fb1af237c175f191 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
c59bdbf768400aa26596f1f072b193dc *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
128962e5817d76d07c02b9771090f5fa *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
0ec5259c68bb760f28a10921fc48857c *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
21e96da066bec2121379babfbb7eabb2 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
5c66e990a4e6cd530f9e1f251a7b5402 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.debug.core\.launches\New_configuration.launch
b6b137b8801c4c18fc0cc4153bd0f83a *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.debug.ui\dialog_settings.xml
731779fe0ee34cc9ea56ba2df634f9d7 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.debug.ui\launchConfigurationHistory.xml
e92bcd616892777456c30c5bc7ffba43 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv
75a9f468cc0e97918467de7dc90ee026 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload1.csv
2e09715de95b8e4c973561a1ed12fd31 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload2.csv
0d54dab0326e83b5d6dd8a58ca6dd75b *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload3.csv
52ae6fad8d795e74ecef009436c18e16 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload4.csv
b32d3d5a274d598c8108b4d8e9950e63 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload5.csv
98cf50c0855d672474c6e25657c0bd7e *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload6.csv
f195d7d3a86470ed29a392e0d2964771 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
bfbf157476f4f49c91e4e04e26b2a017 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
047992fdd779997b6c14432f4f9e1887 *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
401ba7c453141a947a958d86c535e78a *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
8af91a73875239bc047895faaeec295e *Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
0b9aaf7ec48ca4390d3a097436cebc17 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\.cproject
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\ControlPanel\Quartus\software\ControlPanel\.force_relink
51f7d12aedbba254b4f33cc39d0b94da *Demonstrations\ControlPanel\Quartus\software\ControlPanel\.project
6025d879933f08b0dc9edf52df7f0e80 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\ControlPanel.elf
113b6a58283718b7afa0ab8cbe54f7f9 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\ControlPanel.map
0d22bbf05b0f7e349ed98773c0505f40 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\ControlPanel.objdump
3089524145acd8f8de1300d0bc768c7d *Demonstrations\ControlPanel\Quartus\software\ControlPanel\create-this-app
0dce4ce80dcebccaed92cf58ab1bc641 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\I2C.c
0b256c3e66034bcd0f8e45dcb9c9e089 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\I2C.h
d078b2e5880ed43573d69faa97d9a286 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\main.c
3a8b6b334a01402bd96044c020ed60f0 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\Makefile
5d890547d7a1f417ff14d66883ed4735 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_verify.c
70d384ddf17d358186e6c68e09a9bcca *Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_verify.h
f2fbd7769c2d68a859b7d894e7b8e1f6 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\readme.txt
dd4ef5fc0b82b3e12bee6c8ab028f06d *Demonstrations\ControlPanel\Quartus\software\ControlPanel\terasic_includes.h
651be2b5dda87a7fb74a317c910f3893 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\video_control.c
f34aecadaad2f6ff849811ea39ac4e3f *Demonstrations\ControlPanel\Quartus\software\ControlPanel\video_control.h
b160f554d86a26bb37ba92b193807e0f *Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\DE1_SoC_QSYS_onchip_memory2.hex
456d4d3a52dbacb93284114b556aaf79 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\meminit.qip
ecd98fd882923108200db65b5af69676 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\meminit.spd
6f15648b2e43d7a4729df1d6391e36e5 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\hdl_sim\DE1_SoC_QSYS_onchip_memory2.dat
b19cac85ea521ea4afae33e7a8495777 *Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\hdl_sim\DE1_SoC_QSYS_onchip_memory2.sym
8016d6e91eabd5889c67bf969cf098b5 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\.cproject
0b0c25c3e97577b056b8f6e931b9a3f1 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\.project
49a7d5bc5769b5f71e27d8cd377bc7f7 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\alt_sys_init.c
af874df347f210bd641449b94ea989f6 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\create-this-bsp
63d544717cf39576da54c51c15a9b32b *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\linker.h
5d0165990f1b2143905bf73f960cba88 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\linker.x
5439528e3ae34229e6e103716f2d8d3c *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\Makefile
d452a5141337c14f395f4af895883e61 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\mem_init.mk
00d3f9210beebec42c501b15732f3b3c *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\memory.gdb
20847d4c9b5990d90e56bd79bb67737f *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\public.mk
1ce3666d154adb8079714a0546427d5f *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\settings.bsp
e6107d9b04de974cfcbfa038322bde1a *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\summary.html
c2df5191b9bfce5c05209d5e7acc0ee4 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\system.h
612987c996394bfce1770c366882c8e2 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_jtag_uart.h
9a90d128cea949ac55f1dd8c4fda922b *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
e1bf5b33dc5b7ccedff3e289c085e5f1 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
e5c58e7f8e4021dac5c04cdcb08624ee *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_pio_regs.h
83faa6cbd8e6869bcb8aeeb8dddd2fd6 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_spi.h
506062d5d086f88cde16f75553440723 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_spi_regs.h
83b51a107c7e534ed9ed6ea9b7c53c8f *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_sysid_qsys.h
e8ce381c7e9eee8bafc81ec7ed68b0be *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
10b6bfb85309197aba261ffe99aa432b *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_timer.h
d5d2835dac5543ce19fd694bec9420c7 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_timer_regs.h
a01852e5dcd45688b02e68b6e959977d *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_uart.h
3314cd1d14744759e0be93ea1cfce670 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_uart_fd.h
87d452eea14d012269f88f833e1aa481 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_uart_regs.h
9aee27e2f835d0e858216a17a797412e *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
93d377e2bab0af84b7da67ffdd9d674c *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_init.c
39aa0561f71c63aa159fd8cae0becb5c *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
329522b3a370e5834107f9fe41a1f1fd *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_read.c
994fcfc85ef58db8991abf722397fb64 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_write.c
ec07c0375bc58f1f2f91eaec0483b73d *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_spi.c
d81c333fc7da3e9687feb27137ef727b *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_sysid_qsys.c
331d7b040be715c9e8ddeac394053a6a *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_timer_sc.c
2e2b27c786afde17d5e7a76243958829 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_timer_ts.c
e09a7733eebbfa99a2b5641e60c23a8f *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_timer_vars.c
9820a6e2ac6333985910cc5864d967da *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_fd.c
893376ca1a0935ab2112ae490eeb322e *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_init.c
6b39850362d442ce72cc5800d5b3aac3 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_ioctl.c
791fec690ef5bb04eec60108081d368a *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_read.c
378aa90944eaa44e2dfaec7662bbf56d *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_write.c
34646258655eb2d3007201d81d2043bd *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\alt_types.h
532ee25e17845b9ae3b4f6528c0c341b *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\altera_nios2_qsys_irq.h
c9c821d8d1dabbb8c9a2096eb570fdab *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\io.h
9911ff9c9380e91126977fffc9a47449 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\nios2.h
f7ba97454ac9d583d641330729f3db48 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_flag.h
860cd5582e7bb681e5185a732b4d5643 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_hooks.h
7c370e8535cfcfb44ab989fdb834eea8 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_sem.h
8c092c0b49b92c3c68e67db55cd1aab3 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_syscall.h
7f957a55e0247ee2a16cf1efa3086ed2 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_alarm.h
03472d3b8a8c27c51995b2aea10b3360 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_busy_sleep.h
851aef6d46127ec3d3dcfffd4bd2290f *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_dev_llist.h
ef3f65d1e7e8456fdb57e0ce1270f55e *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_exception_handler_registry.h
1ac046b6235aee392ab679324ed0fe32 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_file.h
89d169262d4847dc64c4326811cacbee *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_iic_isr_register.h
5f920efc2f5a24ec007be3118ca9001d *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_irq_table.h
e06dcb9355ae8a7a08b86165b8e1ca5b *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_legacy_irq.h
c7a06913f1f5e11d9c63f4102be108d7 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_no_error.h
27a3fc6d59393f0e93f60b02691f513a *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\nios2_gmon_data.h
b89326ce12e1bb6dce227e184eece220 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_alarm.h
d8de7bc8e5ddeab138db77f5fd3f7ced *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_cache.h
9fa048b979a329e6dc5a179c3a9c13d3 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_debug.h
54fcb53c82132b719fc545adb75c1541 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_dev.h
9c94640a69922ed9c4ee338504cbd302 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_dma.h
dff86c4e7ea6e5f28f49402c2e7202c5 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_dma_dev.h
65f24184ec15eb11087c81ac207c1f6b *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_driver.h
23b87f95661ae10058846d86d0f7d1ec *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_errno.h
f94cdc88cb4505d2726e946231d73609 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_exceptions.h
7374131fc3ade5b2891d4e71a8585fd8 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_flash.h
020bac3e910704b2e1cdb460ae8e5746 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_flash_dev.h
6c0297dd781a82c9523206de6ba65328 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_flash_types.h
8061589b06b3740bdd7686f3b903e777 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_irq.h
f2ea7f37e0227f2fb45601e75f791af3 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_irq_entry.h
b6983cd02f8a407fcdd7b2c350bb2f8a *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
ec9a46397a75d73d00623b441c1e5bbf *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_llist.h
236080f2a453dae99f00d7ad71554ce4 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_load.h
977aca69c92995236fdbf1aae40e99c9 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_log_printf.h
37ccd239dde0dd53935c3d5ba958fe8a *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_set_args.h
8c28a1d9be97937ce558aeef7c6112b8 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_sim.h
a1f842b0145078ec2b12e4367267b506 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_stack.h
203ec78a3407356bf385196f9642b013 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_stdio.h
61d32d31a1e5a86198184a5d9da8d5a5 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_sys_init.h
b3a239530a8b21269f722fc1276413ad *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_sys_wrappers.h
d679963c5e4804a8645d42a38c06f920 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_timestamp.h
b84b255c854ae7165dee50dd6cedff2e *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_warning.h
131d12ce3b5d1faeaa88e1488c41c252 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\ioctl.h
e6f6f9591fb64b5b03d85311bcf5b0d1 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\termios.h
f72c4eb9cfaf3374a2c61f360e07fb20 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_alarm_start.c
ca20d2be83bb2f580d0a725fbfb5a8c0 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_busy_sleep.c
3bd1b2b8265e5e487c8812cd5986e6c1 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_close.c
4a8117c03a9a4f737c20d6de60f642bf *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dcache_flush.c
76d3e0debbbd6fa64ff7e32a1249807a *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dcache_flush_all.c
0b5c651ba406ece3d6f7deaacbb2f6c6 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dcache_flush_no_writeback.c
898df200add954f2e28cdba4e77447d4 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dev.c
806753268288b7fa7cd96296628d71c3 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dev_llist_insert.c
17b0bc483f7623047328af4fe49f12a8 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dma_rxchan_open.c
08cabfd765134ae99f8438f511f5193e *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dma_txchan_open.c
eb12627936abd1977d0c96fedfbf7963 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_do_ctors.c
d4830252403f01dcead27529f6e14920 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_do_dtors.c
ced0bf0657d38180f0c69ed3c439a715 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_ecc_fatal_entry.S
25bfcdd84d84b6b39a7b4d944706622a *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_ecc_fatal_exception.c
9abc56c456cd37faa2b2a9906cea9e21 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_env_lock.c
9bef093f4ecbb596cfacc26d84bbb5e4 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_environ.c
59bacb6f9db7d2ddd6c6c8e1e331bc26 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_errno.c
0a0b7f71dfba698c2dd2631eb85f40b3 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exception_entry.S
89517ac15f8f6ef2b5513d4febcb2f5c *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exception_muldiv.S
32574b1d12f9cce32c37bfad682f030a *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exception_trap.S
8df0f6903660c2b73a3e038995ae644c *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_execve.c
41ad7d721912e02231c5f491ab2ac3a7 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exit.c
6fe4638fb7c8be134683bb5be0a02b9d *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fcntl.c
a4050a64f3ce055a36bb4fa5f7141ea6 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fd_lock.c
46f1fa43676a2300a95c1ba14fc16bd2 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fd_unlock.c
66de4b51469dea61c65f48bc2b49fd2c *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_find_dev.c
4a6bc984df540722da50bcb8c23685fe *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_find_file.c
2e8c8d6309df3db77db6b0d311bfecf9 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_flash_dev.c
5b6de0dcb1632ddaa9b0a633deddca5a *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fork.c
567f3ed2169ca9876d82c51572d990a2 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fs_reg.c
7f2732a14edd5dceb5a6ffa9a5a225ca *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fstat.c
f8d851f3da4b8de01d9288a87a1e4920 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_get_fd.c
aed114ab5b6bd9dc2edf56405575d1ab *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_getchar.c
78303a686213fa21a78b77a60161d080 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_getpid.c
c4718b09cb5107449f366e18fcaebb88 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_gettod.c
90fad128a385f1d05ee77eb6971d09ea *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_gmon.c
86133641b1ecb70718f5a40d5763a19f *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_icache_flush.c
994b65ba204f0a75b424b605db8d78d1 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_icache_flush_all.c
f34423dbdcb746faf7b9bf573060505c *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_iic.c
686d9b0a154694aca34ec4471b71aa6d *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_iic_isr_register.c
09bc7188380df7c4b1129857af66b353 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_instruction_exception_entry.c
fcb801068e01403cf53fbc78249ee51e *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_instruction_exception_register.c
d6da46762d3b722d7b271c0a836d7a3f *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_io_redirect.c
661722ef2d2fc7e97a2ed974a7cb9974 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_ioctl.c
6a3a7274abf18e5a47d9f77266dd9c9c *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_entry.S
171f064c953132dca8b9194d589e9509 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_handler.c
a6d9dc228d830725604f90225de4f0a4 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_register.c
2d797e3066088a4ae7af1c62192a6b94 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_vars.c
585e5d2f6680be38b69976c7edc44734 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_isatty.c
072f5d4ccfd670949e0ddf288ae018d0 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_kill.c
5ed8c00bdd29228ac582fdde45e090fa *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_link.c
70190dd43861de0f03a0589c6dbf5399 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_load.c
df0b85380f6a8df0ba95b0e6ef6e5ef1 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_log_macro.S
d2379551b92ef3f3de5aadeb8eab2d58 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_log_printf.c
562a30babc93cb1e11e463942a6018b6 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_lseek.c
3976f4a0330b7efa2440dea7d939b7fc *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_main.c
5d02adbebf47931f904d7644acdf57ab *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_malloc_lock.c
788702619e92ab03288b5d4dd500be84 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_mcount.S
c569ec784ba44816d68ab289e1126e18 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_open.c
883c4b268438823e985eb10037220d07 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_printf.c
218df91250bd822a46670efbdffae387 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_putchar.c
7465c4f1f6f526f2cbb0d808450027ec *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_putstr.c
2a79e892e5646b8490fd0d84caa00a73 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_read.c
f9ed4c221798eaec3dbc0bfccd377b69 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_release_fd.c
1ae2490c7fc1c55667699d5c4b350d98 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_remap_cached.c
3b39537598d8d3f673f45fbcde00fde4 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_remap_uncached.c
3afd9dd2a17f28959b9f0208e1b984f6 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_rename.c
ace4556c9b571d41725f06e2d75bde5d *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_sbrk.c
f79027dc9b85134b8de685587d697b8d *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_settod.c
976cb741f5d80b3674f6d72c7ec3f60c *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_software_exception.S
c56be3e78531fdfcadcd9eb17f8bd629 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_stat.c
c5f1df300b9aa7c80d9bb7b1987de05f *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_tick.c
daea6a320f7d5d0c6d6a8d739c964173 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_times.c
217e1c3af8c0354856d7d9327d3e9c50 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_uncached_free.c
17e41877f2e3f03ee892ade575776ad2 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_uncached_malloc.c
19b6eddbbaa40818848faa409cefda66 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_unlink.c
ce1afd3daa36626e5ac861a32fd15631 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_usleep.c
64e983cc6bf2dc3fe2f20ee5263b6ad0 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_wait.c
1e4b4277fb3f258a8711c8858dab2987 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_write.c
b9a22c135ea7e2477a96b6323afc00e0 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\altera_nios2_qsys_irq.c
89d045882b3d9700d60985f601fe9359 *Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\crt0.S
12ef10eb7badbad15760a1c20726908c *Demonstrations\FPGA\DE1_SoC_ADC\c5_pin_model_dump.txt
9e771974546804bcdf55ba04598d7fb8 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.cdf
0b15c40942b0d39e0c0b3d20e0301ce2 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.done
30cf408c6577c7276ff228128223a5f9 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.fit.smsg
876da2e85c8de8d46705300b0699a733 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.fit.summary
dad65d36514fea1f4b14f6656f23f049 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.jdi
e1be4d590387c1e0112222ab2bd5ac64 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.map.smsg
ab9fc2860125bd4f84a9bbb634fc8837 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.map.summary
b22434f189113baddac95ca6ecdceb77 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.pin
5385084800bc10711a0f5390072d3dae *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.qpf
22c93ac09258ad2633f9e23a178629d8 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.qsf
de2c3946c9518cb19162169902962f45 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.qws
37fe7d39d0059d8e66069510fe1b0a84 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sdc
da433ddf6e9cab29649191288aa4d6d9 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sof
d5dafaae3a5b6eba054152da23fd0849 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sta.summary
0d0cd2e63f67588d1b88c9bed1ff17bc *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.v
96445fa16f29cd71861f0debc8bc9d5c *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.bsf
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.cmp
6d5ff956ef4c214c5518507233691604 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.html
433fae0a0ff4b38af4e8b4546323c0e5 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.qsys
59f4da46d7f6c3da13bf2af102e3dd35 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.sopcinfo
5a339fbdd680f021ab833c406ea2a875 *Demonstrations\FPGA\DE1_SoC_ADC\PLLJ_PLLSPE_INFO.txt
9c97847098d6154df17027adcbd43199 *Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\filters.xml
5db5ddb4f6965618926bfdeb84f0e2bf *Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\preferences.xml
ace1062c78de576ab8a8a5158d7990a2 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.qip
7450a6ff1a72b6a6d9eb7e6f8920fb28 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.v
1522c7393771f88a513a25d27fb64bd0 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_dc_fifo.v
a6a2c469cfb9997140a1f0ee4a7fba3f *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_mm_clock_crossing_bridge.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v
5aa9de6a13be30e81ecd8480518ef1a7 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v
e0eda5aa595d1bbbb1dcf0e76b8e1229 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
870c2cf38b2cab243410c6b233b8bf1d *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_dcfifo_synchronizer_bundle.v
e9eea072ebd88a33cdced463a0032261 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_irq_clock_crosser.sv
154e79e96efd9078fca7567956e70911 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv
b10fb04f6d0157ed5becf4721a507824 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv
389bfa443e50e54b6595e307c787ae59 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv
0fd9631617b8d0cb26f384f9a59fec6b *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv
6dba7fa12ddc04b7dba39530a4e48b37 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv
58acfc9243495ce75b3e4fd6da7486df *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv
49032dbdc919e54bf1efadd8a647e943 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv
495e908597dd509da1b4a9f8dde7eb0f *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.sdc
feb9cf148c4529a890c041d23edbac7d *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.v
c781ff415c71fcf7821525d8a7264f61 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_reset_synchronizer.v
86a5849ae8b4743d778fd1683aafb5d3 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router.sv
a71c51af08ae227c9e173b778528e2d1 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_001.sv
c08dfcf62bc3b6556e65475e3c8f0d0f *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_002.sv
afbd8796ce8abd00b559e61f8fed8795 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_altpll_0.qip
bc05fe242c194e618fdfe47d91b8e6e7 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_altpll_0.v
b1350cddd5663586899add15392f7802 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux.sv
08ea4339e34f9fdec6f128c6da0c5d7e *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_001.sv
ef50963cefe4917746fc79f20ef66680 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_002.sv
2c1300b9b871b1ced6073e51026b9473 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux.sv
0dc49245de2a0284d492f9f058dfd280 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.ocp
e05a769edc49c41c01530105b4557173 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.sdc
386b3bfd4774d245f0cb9c37b6343ea5 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.v
298055faae33b033ca3d86f43b547523 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_bht_ram.mif
c3d6b7b8332dbb3cb6f56adde43b3fe4 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_dc_tag_ram.mif
7cc17b006049281a0c4466cafe3026e4 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_ic_tag_ram.mif
82fdddedb82623fb47a4e63da4803576 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v
1b8e319b3eb2447b580d44697d2ac3e8 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v
93367d4b2d29653ab356d0b62e993bb3 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v
b7fd32e06863a4f600f57ad891256b9c *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_mult_cell.v
aa16d20dd00f06a1f73dbb8a99aa43f3 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_oci_test_bench.v
4283a037b964e41b3aa6f3082bf24d54 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_ociram_default_contents.mif
37e6bb46f5930b58f608ad218371e525 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_rf_ram_a.mif
37e6bb46f5930b58f608ad218371e525 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_rf_ram_b.mif
509d6e41d43b15981bf4d8f062818367 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_test_bench.v
df034a35657c7c69995cb2898f628ebb *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router.sv
4f68292e1cfbf566af71668af96180c8 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_002.sv
f0dc8edcdbccb7f3020713724560123c *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_004.sv
e62cbb677b1214160c7796ee81789ba4 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper.sv
c6801e47e76063459eae0e5079093697 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_jtag_uart.v
7e9a77a76cc2c386eabef2ef42154e0e *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.hex
6c5c5543efd1f61bf8b2477c66deb34b *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.v
49f40e26a622c515cc8eab87b83fbe5e *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_002.sv
0c6fca57d8eca76651fe039b041e725b *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_004.sv
410880c0e95df613ee4c9522f3d2a1da *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux.sv
6df068d7a20e78f2dd1b24788e7225e8 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_001.sv
db29539fd3ed1039743c57dc1dd186ce *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_002.sv
67513af6f0d6122b67f3ba93439aad06 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_spi_0.v
246852c51da1b2f83f9ea87bc8f374c5 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sw.v
45aed4c90fc47f3cbf6b05257fa8f77c *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sysid.v
1a6064b28bf514b222d0cc22a8c32e74 *Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer.v
b084d2c3d3b7867e217b254bb1d7d198 *Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.bat
5efe85d9afb788e4f72983ee87f3fabc *Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.elf
b181f26501c89beeb57bd2cf779222fc *Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.sh
7efb2c9913097191e094185208724944 *Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.sof
441486c74057120513f4eed1abb58d44 *Demonstrations\FPGA\DE1_SoC_ADC\hc_output\DE1_SoC_ADC.names_drv_tbl
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.lock
759a97f265dd7a8d2f6d0143ccd77032 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.log
e77ad89cbe32c2d793ebbf2c743574f4 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\version.ini
6e9a2e36a99c2ea1869c45ec7fb5d913 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.mylyn\repositories.xml.zip
04c3eecc80da34e9b144bf5ff1fd553b *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\.log
e7a635c76b41f2f270d52aa82084fa75 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_ADC.1378085475428.pdom
d3520cc57c1435131db28df668d2092c *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_ADC_bsp.1378085467099.pdom
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
3ee9dbffc295cbc370b70b511918ba41 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_ADC.sc
b62449c27bd9da320e79ad4ce9f0afad *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_ADC_bsp.sc
68b329da9893e34099c7d8ad5cb9c940 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
68b329da9893e34099c7d8ad5cb9c940 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
65474466756818bb1fa180a71d1a590c *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_ADC.build.log
84bfb23035aa223d29e72ebfd30629bc *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_ADC_bsp.build.log
bb20a110d4a9a5285c60d256d86707d2 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
65474466756818bb1fa180a71d1a590c *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
4c3e525d1ab76676d42100eaba50686a *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.markers
8bc61bc07cb4b0a7e4955e239b4d4b19 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.indexes\history.index
7e0ea73a8cf2c24ef529baa4378a8656 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.indexes\properties.index
c1360a65671e2aaaa47eba511e66b77f *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.indexes\4d\history.index
ffe9831f3d92f671a8304a0d2bd4b165 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.indexes\4d\7d\history.index
80fa52e91f83ad1dc2f1530a0b6a9733 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.indexes\4d\7d\8f\history.index
bffd6aa13b0fea23aab1f7096cc13668 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC_bsp\.markers
23cf58e0a1d3f567684b9bdfb4cc6f16 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC_bsp\.indexes\history.index
cb148a8abfdf7be23f7632cdfd3376d6 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC_bsp\.indexes\properties.index
2c478aa36fca829811b43c4b05437eb1 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\3.tree
f633e547ee2936e11878fbb7504dbaa0 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\4.tree
9e688c58a5487b8eaf69c9e1005ad0bf *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
1b9febd5bc4a1146fa82ba940458e8ef *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
55a54008ad1ba589aa210d2629c1df41 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
042463e5f4f575ca0087a612407b13f2 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
bdcea0d2277bfe4d27278398c70821ad *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
a67dc9bbed87c28585fa6d0cfa667ca2 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_ADC.prefs
a67dc9bbed87c28585fa6d0cfa667ca2 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_ADC_bsp.prefs
e123b27a9cf05aec1bd4e7911d6fc584 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
66ec35570b5e141811e7537b9e73819b *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
3da871bbf1e3da359be79ff2173115da *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
7e1b01cd17d0bf78527c76e5af3e77fe *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
ac97b3e97d7d71c6018b66bd7a64aece *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
2e687fc752a7041ea6bd69c804c201a7 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
26454b5879b38e84f89f46eb989f5875 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
0013dda45dc23433f9a86a9e8a9f1911 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.gathering.prefs
3d91352d1733c3e206fe97f9ae829d43 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
6d770cc55b02fc2f8ad553e9dd971d8b *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
7bc6ed0a69aa402189cf509acf302520 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
9c4f157994b29b4de6bfa467d332e3f5 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
c74218d009d69079fb1af237c175f191 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
c59bdbf768400aa26596f1f072b193dc *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
f03398ca06a45f066bb0951d4491bd9f *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
0ec5259c68bb760f28a10921fc48857c *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
21e96da066bec2121379babfbb7eabb2 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
0e7120f827d53ee5bbbe93ccca4eb9aa *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\.org.eclipse.epp.usagedata.recording.workspaceId
b99b9896debf529e7ea832f605e79e16 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv
d9b0e2b061fc969e96e05b3d9d2ca9fe *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload1.csv
7496ec6c58702e0dcb5838c21b12a46c *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload2.csv
550b4eecae1c8b0929993cd60a19d483 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
336951a21084c1a8fc7d03b8c4f2223f *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ltk.core.refactoring\.refactorings\.workspace\2013\9\36\refactorings.history
bf85839616a400b9297e43dc9dfd43cc *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ltk.core.refactoring\.refactorings\.workspace\2013\9\36\refactorings.index
6d6848dc677576951886a91062c222ce *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ltk.ui.refactoring\dialog_settings.xml
f39cc17a906b7b4ec1d100eeeb7a5f44 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.editors\dialog_settings.xml
669e848477ac7313dec8260b4df79644 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
04090ef9fa9789c436f5b5ea00746328 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
9048805ddc5888f8717d58e48d9218d2 *Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
1c7892bc79ee767eb03866787462e077 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\.cproject
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\.force_relink
f69ceb4559066c52dcdf0719e368c18b *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\.project
1073ea269bcd961d2f142eb5e69d318f *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\create-this-app
5efe85d9afb788e4f72983ee87f3fabc *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\DE1_SoC_ADC.elf
85192f3b744350d37d1e02574be9075c *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\DE1_SoC_ADC.map
24bf4564b6f17d32515e815288b85752 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\DE1_SoC_ADC.objdump
9b3972000a4774deb47982047a7acb4f *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\main.c
684c250bb6a5fe2c1e802be118abf0a3 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\Makefile
69f75a199b599d68287f197a5c241efc *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\readme.txt
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\obj\default\.force_relink
5a94d7c6d27346580e18884dc104408a *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.cproject
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.force_rebuild_all
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.force_relink
d4899e55c706fc9d891f60e36b6d219c *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.project
32105fb26b4030805348cfd9ee6008e3 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\alt_sys_init.c
bef18adfb5d659437b51cc95e675e3ce *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\create-this-bsp
073d195dbca73eafc5cc8b53ce507ae2 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\linker.h
2d45315b92b732117935980cc2d2c194 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\linker.x
17624652153240dc5c414f6f2c4b5667 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\Makefile
3608da9099dfc111be9b9afc0eaa4322 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\mem_init.mk
e10497b5fc9a53e77fad524088b89098 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\memory.gdb
9995c24fe884d2c4e2d184852cc4a72d *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\public.mk
e9a66bb5ee33945dac2809083d7a4b2a *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\settings.bsp
0a7534678a8ce557d7e2b165f0996a8a *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\summary.html
94863d180acb6f046c6b4c55ef7ba1cf *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\system.h
612987c996394bfce1770c366882c8e2 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart.h
9a90d128cea949ac55f1dd8c4fda922b *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
e1bf5b33dc5b7ccedff3e289c085e5f1 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
e5c58e7f8e4021dac5c04cdcb08624ee *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_pio_regs.h
83faa6cbd8e6869bcb8aeeb8dddd2fd6 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_spi.h
506062d5d086f88cde16f75553440723 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_spi_regs.h
83b51a107c7e534ed9ed6ea9b7c53c8f *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys.h
e8ce381c7e9eee8bafc81ec7ed68b0be *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
10b6bfb85309197aba261ffe99aa432b *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_timer.h
d5d2835dac5543ce19fd694bec9420c7 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_timer_regs.h
9aee27e2f835d0e858216a17a797412e *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
93d377e2bab0af84b7da67ffdd9d674c *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_init.c
39aa0561f71c63aa159fd8cae0becb5c *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
329522b3a370e5834107f9fe41a1f1fd *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_read.c
994fcfc85ef58db8991abf722397fb64 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_write.c
ec07c0375bc58f1f2f91eaec0483b73d *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_spi.c
d81c333fc7da3e9687feb27137ef727b *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_sysid_qsys.c
331d7b040be715c9e8ddeac394053a6a *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_timer_sc.c
2e2b27c786afde17d5e7a76243958829 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_timer_ts.c
e09a7733eebbfa99a2b5641e60c23a8f *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_timer_vars.c
34646258655eb2d3007201d81d2043bd *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\alt_types.h
532ee25e17845b9ae3b4f6528c0c341b *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\altera_nios2_qsys_irq.h
c9c821d8d1dabbb8c9a2096eb570fdab *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\io.h
9911ff9c9380e91126977fffc9a47449 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\nios2.h
f7ba97454ac9d583d641330729f3db48 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_flag.h
860cd5582e7bb681e5185a732b4d5643 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_hooks.h
7c370e8535cfcfb44ab989fdb834eea8 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_sem.h
8c092c0b49b92c3c68e67db55cd1aab3 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_syscall.h
7f957a55e0247ee2a16cf1efa3086ed2 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_alarm.h
03472d3b8a8c27c51995b2aea10b3360 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_busy_sleep.h
851aef6d46127ec3d3dcfffd4bd2290f *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_dev_llist.h
ef3f65d1e7e8456fdb57e0ce1270f55e *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_exception_handler_registry.h
1ac046b6235aee392ab679324ed0fe32 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_file.h
89d169262d4847dc64c4326811cacbee *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_iic_isr_register.h
5f920efc2f5a24ec007be3118ca9001d *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_irq_table.h
e06dcb9355ae8a7a08b86165b8e1ca5b *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_legacy_irq.h
c7a06913f1f5e11d9c63f4102be108d7 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_no_error.h
27a3fc6d59393f0e93f60b02691f513a *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\nios2_gmon_data.h
b89326ce12e1bb6dce227e184eece220 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_alarm.h
d8de7bc8e5ddeab138db77f5fd3f7ced *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_cache.h
9fa048b979a329e6dc5a179c3a9c13d3 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_debug.h
54fcb53c82132b719fc545adb75c1541 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_dev.h
9c94640a69922ed9c4ee338504cbd302 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_dma.h
dff86c4e7ea6e5f28f49402c2e7202c5 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_dma_dev.h
65f24184ec15eb11087c81ac207c1f6b *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_driver.h
23b87f95661ae10058846d86d0f7d1ec *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_errno.h
f94cdc88cb4505d2726e946231d73609 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_exceptions.h
7374131fc3ade5b2891d4e71a8585fd8 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_flash.h
020bac3e910704b2e1cdb460ae8e5746 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_flash_dev.h
6c0297dd781a82c9523206de6ba65328 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_flash_types.h
8061589b06b3740bdd7686f3b903e777 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_irq.h
f2ea7f37e0227f2fb45601e75f791af3 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_irq_entry.h
b6983cd02f8a407fcdd7b2c350bb2f8a *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
ec9a46397a75d73d00623b441c1e5bbf *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_llist.h
236080f2a453dae99f00d7ad71554ce4 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_load.h
977aca69c92995236fdbf1aae40e99c9 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_log_printf.h
37ccd239dde0dd53935c3d5ba958fe8a *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_set_args.h
8c28a1d9be97937ce558aeef7c6112b8 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_sim.h
a1f842b0145078ec2b12e4367267b506 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_stack.h
203ec78a3407356bf385196f9642b013 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_stdio.h
61d32d31a1e5a86198184a5d9da8d5a5 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_sys_init.h
b3a239530a8b21269f722fc1276413ad *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_sys_wrappers.h
d679963c5e4804a8645d42a38c06f920 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_timestamp.h
b84b255c854ae7165dee50dd6cedff2e *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_warning.h
131d12ce3b5d1faeaa88e1488c41c252 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\ioctl.h
e6f6f9591fb64b5b03d85311bcf5b0d1 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\termios.h
f72c4eb9cfaf3374a2c61f360e07fb20 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_alarm_start.c
ca20d2be83bb2f580d0a725fbfb5a8c0 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_busy_sleep.c
3bd1b2b8265e5e487c8812cd5986e6c1 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_close.c
4a8117c03a9a4f737c20d6de60f642bf *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dcache_flush.c
76d3e0debbbd6fa64ff7e32a1249807a *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dcache_flush_all.c
0b5c651ba406ece3d6f7deaacbb2f6c6 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dcache_flush_no_writeback.c
898df200add954f2e28cdba4e77447d4 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dev.c
806753268288b7fa7cd96296628d71c3 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dev_llist_insert.c
17b0bc483f7623047328af4fe49f12a8 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dma_rxchan_open.c
08cabfd765134ae99f8438f511f5193e *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dma_txchan_open.c
eb12627936abd1977d0c96fedfbf7963 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_do_ctors.c
d4830252403f01dcead27529f6e14920 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_do_dtors.c
ced0bf0657d38180f0c69ed3c439a715 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_ecc_fatal_entry.S
25bfcdd84d84b6b39a7b4d944706622a *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_ecc_fatal_exception.c
9abc56c456cd37faa2b2a9906cea9e21 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_env_lock.c
9bef093f4ecbb596cfacc26d84bbb5e4 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_environ.c
59bacb6f9db7d2ddd6c6c8e1e331bc26 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_errno.c
0a0b7f71dfba698c2dd2631eb85f40b3 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exception_entry.S
89517ac15f8f6ef2b5513d4febcb2f5c *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exception_muldiv.S
32574b1d12f9cce32c37bfad682f030a *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exception_trap.S
8df0f6903660c2b73a3e038995ae644c *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_execve.c
41ad7d721912e02231c5f491ab2ac3a7 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exit.c
6fe4638fb7c8be134683bb5be0a02b9d *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fcntl.c
a4050a64f3ce055a36bb4fa5f7141ea6 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fd_lock.c
46f1fa43676a2300a95c1ba14fc16bd2 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fd_unlock.c
66de4b51469dea61c65f48bc2b49fd2c *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_find_dev.c
4a6bc984df540722da50bcb8c23685fe *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_find_file.c
2e8c8d6309df3db77db6b0d311bfecf9 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_flash_dev.c
5b6de0dcb1632ddaa9b0a633deddca5a *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fork.c
567f3ed2169ca9876d82c51572d990a2 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fs_reg.c
7f2732a14edd5dceb5a6ffa9a5a225ca *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fstat.c
f8d851f3da4b8de01d9288a87a1e4920 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_get_fd.c
aed114ab5b6bd9dc2edf56405575d1ab *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_getchar.c
78303a686213fa21a78b77a60161d080 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_getpid.c
c4718b09cb5107449f366e18fcaebb88 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_gettod.c
90fad128a385f1d05ee77eb6971d09ea *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_gmon.c
86133641b1ecb70718f5a40d5763a19f *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_icache_flush.c
994b65ba204f0a75b424b605db8d78d1 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_icache_flush_all.c
f34423dbdcb746faf7b9bf573060505c *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_iic.c
686d9b0a154694aca34ec4471b71aa6d *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_iic_isr_register.c
09bc7188380df7c4b1129857af66b353 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_instruction_exception_entry.c
fcb801068e01403cf53fbc78249ee51e *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_instruction_exception_register.c
d6da46762d3b722d7b271c0a836d7a3f *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_io_redirect.c
661722ef2d2fc7e97a2ed974a7cb9974 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_ioctl.c
6a3a7274abf18e5a47d9f77266dd9c9c *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_entry.S
171f064c953132dca8b9194d589e9509 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_handler.c
a6d9dc228d830725604f90225de4f0a4 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_register.c
2d797e3066088a4ae7af1c62192a6b94 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_vars.c
585e5d2f6680be38b69976c7edc44734 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_isatty.c
072f5d4ccfd670949e0ddf288ae018d0 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_kill.c
5ed8c00bdd29228ac582fdde45e090fa *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_link.c
70190dd43861de0f03a0589c6dbf5399 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_load.c
df0b85380f6a8df0ba95b0e6ef6e5ef1 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_log_macro.S
d2379551b92ef3f3de5aadeb8eab2d58 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_log_printf.c
562a30babc93cb1e11e463942a6018b6 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_lseek.c
3976f4a0330b7efa2440dea7d939b7fc *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_main.c
5d02adbebf47931f904d7644acdf57ab *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_malloc_lock.c
788702619e92ab03288b5d4dd500be84 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_mcount.S
c569ec784ba44816d68ab289e1126e18 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_open.c
883c4b268438823e985eb10037220d07 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_printf.c
218df91250bd822a46670efbdffae387 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_putchar.c
7465c4f1f6f526f2cbb0d808450027ec *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_putstr.c
2a79e892e5646b8490fd0d84caa00a73 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_read.c
f9ed4c221798eaec3dbc0bfccd377b69 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_release_fd.c
1ae2490c7fc1c55667699d5c4b350d98 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_remap_cached.c
3b39537598d8d3f673f45fbcde00fde4 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_remap_uncached.c
3afd9dd2a17f28959b9f0208e1b984f6 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_rename.c
ace4556c9b571d41725f06e2d75bde5d *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_sbrk.c
f79027dc9b85134b8de685587d697b8d *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_settod.c
976cb741f5d80b3674f6d72c7ec3f60c *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_software_exception.S
c56be3e78531fdfcadcd9eb17f8bd629 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_stat.c
c5f1df300b9aa7c80d9bb7b1987de05f *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_tick.c
daea6a320f7d5d0c6d6a8d739c964173 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_times.c
217e1c3af8c0354856d7d9327d3e9c50 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_uncached_free.c
17e41877f2e3f03ee892ade575776ad2 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_uncached_malloc.c
19b6eddbbaa40818848faa409cefda66 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_unlink.c
ce1afd3daa36626e5ac861a32fd15631 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_usleep.c
64e983cc6bf2dc3fe2f20ee5263b6ad0 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_wait.c
1e4b4277fb3f258a8711c8858dab2987 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_write.c
b9a22c135ea7e2477a96b6323afc00e0 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\altera_nios2_qsys_irq.c
89d045882b3d9700d60985f601fe9359 *Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\crt0.S
1dc90953e482cede041b04efe75012d8 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.bsf
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.cmp
f53c0aae43c8bcc8fbdc2f45afc559d0 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.html
abc3d03681f12ae6f37caf173e22199d *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.qsys
cea32d0a6bee74ffef1e3c793494a326 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.sopcinfo
12ef10eb7badbad15760a1c20726908c *Demonstrations\FPGA\DE1_SoC_Audio\c5_pin_model_dump.txt
8a92d9260346b4380d0c9c4d2a13b40a *Demonstrations\FPGA\DE1_SoC_Audio\cio_dump_disallowed_lists.echo
cae05127084d19063efa028cc6e47ccf *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.cdf
7c5c2a8985262f18c15387d7f8c08383 *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.done
1d669573b462ea1fa66fc8c1d154dad8 *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.fit.smsg
61676c669a19a5fe03f79e763198d0c2 *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.fit.summary
4136309f0f3fcbd68a59fd75b8644f07 *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.jdi
4e426f3b04fc240612f0d53774c2349b *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.map.smsg
cd65fd5d717a994e908a79ee2cc7a78a *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.map.summary
8e1a70d3e13eb511f8f1c17ea69fef3c *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.pin
ecbb247d137162b800a88c8b94dfa473 *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.qpf
142d563181f9db420c36994efd4ac713 *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.qsf
b015239dc339ade778fa9c6712951598 *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.qws
be07df285b6e91ef6d46ab84a1cddf9b *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sdc
16c7f740c334735d3784036a1b07c1ea *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sof
a767d59fbfe58fee6b89efebbcbac222 *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sta.summary
2416bad78ba5821d800f7c3a80bdef99 *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.v
d7832b3cd4d398d2c521337b106f4a10 *Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio_assignment_defaults.qdf
71386af5af0e783b1e2e6da8bf3bd169 *Demonstrations\FPGA\DE1_SoC_Audio\PLLJ_PLLSPE_INFO.txt
9c97847098d6154df17027adcbd43199 *Demonstrations\FPGA\DE1_SoC_Audio\.qsys_edit\filters.xml
e35f6c1de8fbca1f5f80c5023e1c4948 *Demonstrations\FPGA\DE1_SoC_Audio\.qsys_edit\preferences.xml
7cd0c5d4e54eb953693208a08cf50a59 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\audio_nios.qip
cabe6f9140e47480c001877bd4c923cd *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\audio_nios.v
1522c7393771f88a513a25d27fb64bd0 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_dc_fifo.v
a6a2c469cfb9997140a1f0ee4a7fba3f *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_mm_clock_crossing_bridge.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_sc_fifo.v
478bcf7748b66941cc90184329798f6b *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_clock_crosser.v
f5bb7d093fb6334feb72be08831b6e9d *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v
5aa9de6a13be30e81ecd8480518ef1a7 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_pipeline_base.v
870c2cf38b2cab243410c6b233b8bf1d *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_dcfifo_synchronizer_bundle.v
e9eea072ebd88a33cdced463a0032261 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_irq_clock_crosser.sv
235798be70cd662f90e2971015006440 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_address_alignment.sv
154e79e96efd9078fca7567956e70911 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_arbitrator.sv
18f4e959b73f25a2494e5e1bbbb388f7 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_adapter.sv
b10fb04f6d0157ed5becf4721a507824 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_uncompressor.sv
389bfa443e50e54b6595e307c787ae59 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_master_agent.sv
0fd9631617b8d0cb26f384f9a59fec6b *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_master_translator.sv
6dba7fa12ddc04b7dba39530a4e48b37 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_slave_agent.sv
58acfc9243495ce75b3e4fd6da7486df *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_slave_translator.sv
49032dbdc919e54bf1efadd8a647e943 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_traffic_limiter.sv
ee7d10027509817c8da6a2f1b5d2ef2d *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_width_adapter.sv
495e908597dd509da1b4a9f8dde7eb0f *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_reset_controller.sdc
feb9cf148c4529a890c041d23edbac7d *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_reset_controller.v
c781ff415c71fcf7821525d8a7264f61 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_reset_synchronizer.v
67301f8cdd7b2f41be2c43cc0c231987 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\AUDIO_ADC.v
4ed447de9ef4beafa07fe6bcec4d2ee3 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\AUDIO_DAC.v
cbdec19db230c6c0c767d728074ffe09 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_fifo.v
76696e508b5d62fb67f4364190fe740d *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\AUDIO_IF.v
69d034ac4362031b37fce2731d53f905 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_addr_router.sv
0cf7325919a8ef17c732e6b3519631df *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_addr_router_001.sv
4fbb05eef90e7230f7a8873db46ef91d *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_addr_router_002.sv
b532aa6274a9345659aaa5febb699479 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_altpll_audio.qip
7d5a87d1c6fe56476991910a29e690a1 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_altpll_audio.v
b3a9988f35e26ecfd0aac8e3a2d43108 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_demux.sv
71d6404deaeb6d5b0f5d1249f4337c2f *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_demux_001.sv
becdd4df7e1ee9aa0385c108149d4a73 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_demux_002.sv
6593f153bc07989b062170cd7545e0d6 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_mux.sv
30b466c7fcfb39951dc1068a33bba4a5 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu.ocp
95a3ddbafc20d82fc59cef04fd54e1a7 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu.sdc
52c579a233a34929ac75ab07dcb782ea *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu.v
298055faae33b033ca3d86f43b547523 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_bht_ram.mif
af8ecc0b1914f01d1c25ba2cbac8005f *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_dc_tag_ram.mif
42c2471d05e8aae5f297d475eca79084 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_ic_tag_ram.mif
1393100e9e70040fe06d0f135dd85281 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_jtag_debug_module_sysclk.v
acc8882e1dc4132e0aefcb1c7912ec35 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_jtag_debug_module_tck.v
2a44885b358b52f2e99093e5aa838142 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_jtag_debug_module_wrapper.v
99e99a0601f369219a083d35a8e4c821 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_mult_cell.v
bb16100d01ea303ca527050913a20b5f *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_oci_test_bench.v
1f92ce058015a78220bd0252608380ff *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_ociram_default_contents.mif
37e6bb46f5930b58f608ad218371e525 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_rf_ram_a.mif
37e6bb46f5930b58f608ad218371e525 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_rf_ram_b.mif
d56cc99efa8e3734be35571c24b517d9 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_test_bench.v
6e995507964839390027629035532acb *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_i2c_scl.v
834d1d35ec28701b243aa41b2543cd29 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_i2c_sda.v
c752bd46efb3f96445f62cc52957bddc *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router.sv
b63d9f15f5d620303c2f6e8db02f4cf6 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_002.sv
566f1d5a85d24f1cb37fe63574a98b52 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_004.sv
4238773e6f94f04e54bf0a5eb7262309 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_006.sv
7fd891f505b9e673b753c6fa5bd49370 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_008.sv
210676586a9dd087c02d75a8fbbcda23 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_irq_mapper.sv
69766fb4d4ea1a6142e7f1c768f7f440 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_jtag_uart.v
84a262e4ed054a12bc6ffbd6e4e011aa *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_key.v
7e9a77a76cc2c386eabef2ef42154e0e *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_onchip_memory2.hex
01b03d90e820f6987374acd9043c60ea *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_onchip_memory2.v
f3666992164de5a36ecfb221b5bb495f *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_pio_led.v
85d825bf1992cc7506413b8cbf13777c *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_pll.qip
b002764800ef7e99ef1bf0fa6526054d *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_pll.v
80ff74c431578121a23c58793f7bed0e *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux.sv
7cc2907013491fad89cfb6058c16f5fa *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux_002.sv
ed71a3f8abdd2c49d7c9e4426c37be39 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux_006.sv
ac7c5b974e6e08c3a753b732740a7778 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux_008.sv
22dce2fdbc42eb49ecde4aa605ef69a2 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_mux.sv
4ce53c8aed959be249911e1550f38ce8 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_mux_001.sv
eee0d94993570d3fbd61ecb1f9d9d48e *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_mux_002.sv
556a74e7d1351bf64d8cfc88f9af2c5c *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sdram.v
6650af50f30000861c36702719248e44 *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sdram_test_component.v
c933c555aaf27bb95a00995a59f1e9ae *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sw.v
6edcf0240b24caae7dffd0e3d0151aac *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sysid_qsys.v
693c506105f83d1764f9e2939644b0ca *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_timer.v
a0befbf9c01aa1cad0210fab924370cf *Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\SEG7_IF.v
798563c81dd285fcec8f7852844208a1 *Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.bat
7d26deccb2757678cdf5eb789309e629 *Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.elf
6c3f162cc1a29efb0e4683c91e51020a *Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.sh
d3fc66ccb3c5ab393bd7f069789ea51d *Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.sof
441486c74057120513f4eed1abb58d44 *Demonstrations\FPGA\DE1_SoC_Audio\hc_output\DE1_SoC_Audio.names_drv_tbl
67301f8cdd7b2f41be2c43cc0c231987 *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_ADC.v
4ed447de9ef4beafa07fe6bcec4d2ee3 *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_DAC.v
a9a88809cba24a4874b9d8f0d7eddda6 *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo.qip
cbdec19db230c6c0c767d728074ffe09 *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo.v
1e5cb62529c55c38413f50848dce336b *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo_wave0.jpg
60258af576932b694d7806796f8adbc0 *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo_wave1.jpg
65bf2f2e40187bbac543146d0ccf07e3 *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo_waveforms.html
76696e508b5d62fb67f4364190fe740d *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_IF.v
6a0a2f226662973126fc63976321c4db *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_IF_hw.tcl
7ac81e579b2e3f132539f3bfaa6201e0 *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT.v
91350195fb89cf58a8c5482624f357a1 *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT_hw.tcl
f97554da2b685308db078dbc2f364b24 *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_ISP1362\ISP1362_IF.v
c7a70022bf1dbe9707817bfb2779951c *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_ISP1362\ISP1362_IF_hw.tcl
a0befbf9c01aa1cad0210fab924370cf *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SEG7\SEG7_IF.v
abd5056bb49890b850128a41ac1797cb *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SEG7\SEG7_IF_hw.tcl
470b191c8bb0102aefa16db12783e044 *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SRAM\TERASIC_SRAM.v
0b6674bde7ae1b34aa962ba69550755c *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SRAM\TERASIC_SRAM_hw.tcl
b4934e4d2ddbd836779bbdb048223ded *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_VPG\TERASIC_VPG.v
18202df6cd1bcb30eeeb6d846af00d7c *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_VPG\TERASIC_VPG_hw.tcl
e0085d35fe4d30869b8bdacb47e9254b *Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_VPG\vga_time_generator.v
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.lock
91e9031072d00e0673ebc23365d59ddd *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.log
e77ad89cbe32c2d793ebbf2c743574f4 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\version.ini
86543f5c6f098fef2023c577f93f360c *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.mylyn\repositories.xml.zip
662950411e106c0e6c78d40ca510c9a6 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\.log
478f1182dfb63ccc0b1c59860ff8731e *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_Audio.1378178683865.pdom
9bf61a53ff8ff293855dddabd21707c4 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_Audio_bsp.1378178625007.pdom
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
3aa215e72dfe53deb0919077547909a1 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_Audio.sc
baed2236155248355be211f9738b8021 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_Audio_bsp.sc
68b329da9893e34099c7d8ad5cb9c940 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
68b329da9893e34099c7d8ad5cb9c940 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
9e72eb9bca98253fa476759d563c261c *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_Audio.build.log
c65c99fae45d9b34829956cf3627b093 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_Audio_bsp.build.log
bb20a110d4a9a5285c60d256d86707d2 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
9e72eb9bca98253fa476759d563c261c *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
c8c67494f53580bcf2f2874d387cc50a *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio\.markers
01bee633755914717e9e7ed8a942e60c *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio\.indexes\properties.index
c6e741d357329d06da4871c7548296f1 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio_bsp\.markers
e7f447681f7dd0ccb642aeaa4f5210d8 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio_bsp\.indexes\properties.index
83cf559b724ec44ded7313f00d35ded3 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\2.tree
43586136ba57c1f683b204c6064ceb2d *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\3.tree
9e688c58a5487b8eaf69c9e1005ad0bf *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
1b9febd5bc4a1146fa82ba940458e8ef *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
55a54008ad1ba589aa210d2629c1df41 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
644f6e2d502048da2949eb442076a621 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
b9d18a80bbd4f15242cda8a909a8362b *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
3ae136ac1128bf6e641f60b9d3bed203 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_Audio.prefs
a67dc9bbed87c28585fa6d0cfa667ca2 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_Audio_bsp.prefs
e123b27a9cf05aec1bd4e7911d6fc584 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
320d35f1a0dc5d39bbbbed56847871cc *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
3da871bbf1e3da359be79ff2173115da *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
7e1b01cd17d0bf78527c76e5af3e77fe *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
ac97b3e97d7d71c6018b66bd7a64aece *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
2e687fc752a7041ea6bd69c804c201a7 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
26454b5879b38e84f89f46eb989f5875 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
0013dda45dc23433f9a86a9e8a9f1911 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.gathering.prefs
695dc274baa8f24674c59c26d24aeebe *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
6d770cc55b02fc2f8ad553e9dd971d8b *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
7bc6ed0a69aa402189cf509acf302520 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
9c4f157994b29b4de6bfa467d332e3f5 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
c74218d009d69079fb1af237c175f191 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
c59bdbf768400aa26596f1f072b193dc *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
f03398ca06a45f066bb0951d4491bd9f *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
0ec5259c68bb760f28a10921fc48857c *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
21e96da066bec2121379babfbb7eabb2 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
1384ca289a6770470047ee44cb9887b4 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.debug.core\.launches\DE1_SoC_Audio Nios II Hardware configuration.launch
013c13b180e016d40037989c8184bbda *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.debug.ui\dialog_settings.xml
c8aac18047f980f08d71428492a9a7a6 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.debug.ui\launchConfigurationHistory.xml
9b889a3fd653eb79c671396c2d3ac045 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\.org.eclipse.epp.usagedata.recording.workspaceId
ffff3f0647fe375b5222509c2fad72a8 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv
61a8ae51aea49c2a225507f6b8b84acd *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
f39cc17a906b7b4ec1d100eeeb7a5f44 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.editors\dialog_settings.xml
047992fdd779997b6c14432f4f9e1887 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
625fdaa9aa26bdd30eaeca055b9637c8 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
e735d54e5b90b92eeecb077ac565e297 *Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
912b28f6a3f5f0260b5ebd544ab53b3f *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\.cproject
27cc54063ce13bd2bcb7f87e67bd8deb *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\.project
baac8efb7545a04c042f6442d6b60278 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\AUDIO.c
996c29a158911fb03c835d2b1e7f5709 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\AUDIO.h
f39346b2dbfa1868a39b7fefe5be7d54 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\AUDIO_REG.h
1eeca1d90dbe4132b79d146f5ff30318 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\create-this-app
7d26deccb2757678cdf5eb789309e629 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\DE1_SoC_Audio.elf
d54553acd279dd808cbed35ed4676ff2 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\DE1_SoC_Audio.map
2ae87fa092ad4285ecdab6913ccf83cd *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\DE1_SoC_Audio.objdump
7f12d48e0a7393788caee5664722fe80 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\debug.c
c916d00d7ea3705de855198780f7edf9 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\debug.h
3135b5bf99f85fb1666e62c54c3b79e7 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\I2C.c
177c917b7c75b2409757839e805f69ef *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\I2C.h
60040f723307d0f0c34a4b6d9991261f *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\LED.c
d4374398b31e3b6745b358b8595393f3 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\LED.h
46784c55426a283baa51766f67fda828 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\main.c
dbb268b409dd82dc91fd93ea1230fce0 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\Makefile
012296acec9f46eb89e12e59b3116e7a *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\my_includes.h
f917521e7e2e89c2cac698041bb98019 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\my_types.h
69f75a199b599d68287f197a5c241efc *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\readme.txt
15c2d4cc4a00e5961abea83ab00fd652 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\SEG7.c
574a7cb1e5a777d00bb8b8ec53ac7061 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\SEG7.h
c4fd2a0377e18b4cdd5252a19a55f342 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.cproject
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.force_rebuild_all
24539ebf2165404358628af00ae98a6f *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.project
6c95846622d6ef6cbadc19719e674eeb *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\alt_sys_init.c
7707a3dcf80bf36d67c36756399b2f3a *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\create-this-bsp
de6a523f3fd9cb1cd0d422495b95602e *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\linker.h
cef3fa10c2a6602a2e5040072258d8a8 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\linker.x
433c70f368138410983dcb300f5e91e1 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\Makefile
473eed4dac537ab19e9c5411fe2b005d *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\mem_init.mk
6ff12112cd57680b866c0b1a921a9232 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\memory.gdb
7205d84a44773e94c064b03f7fbe6ca1 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\public.mk
bb8ec2cb6b47c277e869e2ef3cfc630f *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\settings.bsp
db2132f4dc6940568cd252a13c724a89 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\summary.html
69f3731ca0d3dc1228ccaaed8c5e8eef *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\system.h
612987c996394bfce1770c366882c8e2 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_jtag_uart.h
9a90d128cea949ac55f1dd8c4fda922b *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
e1bf5b33dc5b7ccedff3e289c085e5f1 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
e5c58e7f8e4021dac5c04cdcb08624ee *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_pio_regs.h
83b51a107c7e534ed9ed6ea9b7c53c8f *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_sysid_qsys.h
e8ce381c7e9eee8bafc81ec7ed68b0be *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
10b6bfb85309197aba261ffe99aa432b *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_timer.h
d5d2835dac5543ce19fd694bec9420c7 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_timer_regs.h
9aee27e2f835d0e858216a17a797412e *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
93d377e2bab0af84b7da67ffdd9d674c *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_init.c
39aa0561f71c63aa159fd8cae0becb5c *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
329522b3a370e5834107f9fe41a1f1fd *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_read.c
994fcfc85ef58db8991abf722397fb64 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_write.c
d81c333fc7da3e9687feb27137ef727b *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_sysid_qsys.c
331d7b040be715c9e8ddeac394053a6a *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_timer_sc.c
2e2b27c786afde17d5e7a76243958829 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_timer_ts.c
e09a7733eebbfa99a2b5641e60c23a8f *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_timer_vars.c
34646258655eb2d3007201d81d2043bd *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\alt_types.h
532ee25e17845b9ae3b4f6528c0c341b *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\altera_nios2_qsys_irq.h
c9c821d8d1dabbb8c9a2096eb570fdab *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\io.h
9911ff9c9380e91126977fffc9a47449 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\nios2.h
f7ba97454ac9d583d641330729f3db48 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_flag.h
860cd5582e7bb681e5185a732b4d5643 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_hooks.h
7c370e8535cfcfb44ab989fdb834eea8 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_sem.h
8c092c0b49b92c3c68e67db55cd1aab3 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_syscall.h
7f957a55e0247ee2a16cf1efa3086ed2 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_alarm.h
03472d3b8a8c27c51995b2aea10b3360 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_busy_sleep.h
851aef6d46127ec3d3dcfffd4bd2290f *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_dev_llist.h
ef3f65d1e7e8456fdb57e0ce1270f55e *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_exception_handler_registry.h
1ac046b6235aee392ab679324ed0fe32 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_file.h
89d169262d4847dc64c4326811cacbee *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_iic_isr_register.h
5f920efc2f5a24ec007be3118ca9001d *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_irq_table.h
e06dcb9355ae8a7a08b86165b8e1ca5b *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_legacy_irq.h
c7a06913f1f5e11d9c63f4102be108d7 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_no_error.h
27a3fc6d59393f0e93f60b02691f513a *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\nios2_gmon_data.h
b89326ce12e1bb6dce227e184eece220 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_alarm.h
d8de7bc8e5ddeab138db77f5fd3f7ced *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_cache.h
9fa048b979a329e6dc5a179c3a9c13d3 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_debug.h
54fcb53c82132b719fc545adb75c1541 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_dev.h
9c94640a69922ed9c4ee338504cbd302 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_dma.h
dff86c4e7ea6e5f28f49402c2e7202c5 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_dma_dev.h
65f24184ec15eb11087c81ac207c1f6b *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_driver.h
23b87f95661ae10058846d86d0f7d1ec *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_errno.h
f94cdc88cb4505d2726e946231d73609 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_exceptions.h
7374131fc3ade5b2891d4e71a8585fd8 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_flash.h
020bac3e910704b2e1cdb460ae8e5746 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_flash_dev.h
6c0297dd781a82c9523206de6ba65328 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_flash_types.h
8061589b06b3740bdd7686f3b903e777 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_irq.h
f2ea7f37e0227f2fb45601e75f791af3 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_irq_entry.h
b6983cd02f8a407fcdd7b2c350bb2f8a *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
ec9a46397a75d73d00623b441c1e5bbf *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_llist.h
236080f2a453dae99f00d7ad71554ce4 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_load.h
977aca69c92995236fdbf1aae40e99c9 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_log_printf.h
37ccd239dde0dd53935c3d5ba958fe8a *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_set_args.h
8c28a1d9be97937ce558aeef7c6112b8 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_sim.h
a1f842b0145078ec2b12e4367267b506 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_stack.h
203ec78a3407356bf385196f9642b013 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_stdio.h
61d32d31a1e5a86198184a5d9da8d5a5 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_sys_init.h
b3a239530a8b21269f722fc1276413ad *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_sys_wrappers.h
d679963c5e4804a8645d42a38c06f920 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_timestamp.h
b84b255c854ae7165dee50dd6cedff2e *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_warning.h
131d12ce3b5d1faeaa88e1488c41c252 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\ioctl.h
e6f6f9591fb64b5b03d85311bcf5b0d1 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\termios.h
f72c4eb9cfaf3374a2c61f360e07fb20 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_alarm_start.c
ca20d2be83bb2f580d0a725fbfb5a8c0 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_busy_sleep.c
3bd1b2b8265e5e487c8812cd5986e6c1 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_close.c
4a8117c03a9a4f737c20d6de60f642bf *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dcache_flush.c
76d3e0debbbd6fa64ff7e32a1249807a *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dcache_flush_all.c
0b5c651ba406ece3d6f7deaacbb2f6c6 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dcache_flush_no_writeback.c
898df200add954f2e28cdba4e77447d4 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dev.c
806753268288b7fa7cd96296628d71c3 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dev_llist_insert.c
17b0bc483f7623047328af4fe49f12a8 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dma_rxchan_open.c
08cabfd765134ae99f8438f511f5193e *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dma_txchan_open.c
eb12627936abd1977d0c96fedfbf7963 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_do_ctors.c
d4830252403f01dcead27529f6e14920 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_do_dtors.c
ced0bf0657d38180f0c69ed3c439a715 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_ecc_fatal_entry.S
25bfcdd84d84b6b39a7b4d944706622a *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_ecc_fatal_exception.c
9abc56c456cd37faa2b2a9906cea9e21 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_env_lock.c
9bef093f4ecbb596cfacc26d84bbb5e4 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_environ.c
59bacb6f9db7d2ddd6c6c8e1e331bc26 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_errno.c
0a0b7f71dfba698c2dd2631eb85f40b3 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exception_entry.S
89517ac15f8f6ef2b5513d4febcb2f5c *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exception_muldiv.S
32574b1d12f9cce32c37bfad682f030a *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exception_trap.S
8df0f6903660c2b73a3e038995ae644c *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_execve.c
41ad7d721912e02231c5f491ab2ac3a7 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exit.c
6fe4638fb7c8be134683bb5be0a02b9d *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fcntl.c
a4050a64f3ce055a36bb4fa5f7141ea6 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fd_lock.c
46f1fa43676a2300a95c1ba14fc16bd2 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fd_unlock.c
66de4b51469dea61c65f48bc2b49fd2c *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_find_dev.c
4a6bc984df540722da50bcb8c23685fe *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_find_file.c
2e8c8d6309df3db77db6b0d311bfecf9 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_flash_dev.c
5b6de0dcb1632ddaa9b0a633deddca5a *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fork.c
567f3ed2169ca9876d82c51572d990a2 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fs_reg.c
7f2732a14edd5dceb5a6ffa9a5a225ca *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fstat.c
f8d851f3da4b8de01d9288a87a1e4920 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_get_fd.c
aed114ab5b6bd9dc2edf56405575d1ab *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_getchar.c
78303a686213fa21a78b77a60161d080 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_getpid.c
c4718b09cb5107449f366e18fcaebb88 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_gettod.c
90fad128a385f1d05ee77eb6971d09ea *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_gmon.c
86133641b1ecb70718f5a40d5763a19f *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_icache_flush.c
994b65ba204f0a75b424b605db8d78d1 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_icache_flush_all.c
f34423dbdcb746faf7b9bf573060505c *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_iic.c
686d9b0a154694aca34ec4471b71aa6d *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_iic_isr_register.c
09bc7188380df7c4b1129857af66b353 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_instruction_exception_entry.c
fcb801068e01403cf53fbc78249ee51e *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_instruction_exception_register.c
d6da46762d3b722d7b271c0a836d7a3f *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_io_redirect.c
661722ef2d2fc7e97a2ed974a7cb9974 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_ioctl.c
6a3a7274abf18e5a47d9f77266dd9c9c *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_entry.S
171f064c953132dca8b9194d589e9509 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_handler.c
a6d9dc228d830725604f90225de4f0a4 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_register.c
2d797e3066088a4ae7af1c62192a6b94 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_vars.c
585e5d2f6680be38b69976c7edc44734 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_isatty.c
072f5d4ccfd670949e0ddf288ae018d0 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_kill.c
5ed8c00bdd29228ac582fdde45e090fa *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_link.c
70190dd43861de0f03a0589c6dbf5399 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_load.c
df0b85380f6a8df0ba95b0e6ef6e5ef1 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_log_macro.S
d2379551b92ef3f3de5aadeb8eab2d58 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_log_printf.c
562a30babc93cb1e11e463942a6018b6 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_lseek.c
3976f4a0330b7efa2440dea7d939b7fc *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_main.c
5d02adbebf47931f904d7644acdf57ab *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_malloc_lock.c
788702619e92ab03288b5d4dd500be84 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_mcount.S
c569ec784ba44816d68ab289e1126e18 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_open.c
883c4b268438823e985eb10037220d07 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_printf.c
218df91250bd822a46670efbdffae387 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_putchar.c
7465c4f1f6f526f2cbb0d808450027ec *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_putstr.c
2a79e892e5646b8490fd0d84caa00a73 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_read.c
f9ed4c221798eaec3dbc0bfccd377b69 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_release_fd.c
1ae2490c7fc1c55667699d5c4b350d98 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_remap_cached.c
3b39537598d8d3f673f45fbcde00fde4 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_remap_uncached.c
3afd9dd2a17f28959b9f0208e1b984f6 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_rename.c
ace4556c9b571d41725f06e2d75bde5d *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_sbrk.c
f79027dc9b85134b8de685587d697b8d *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_settod.c
976cb741f5d80b3674f6d72c7ec3f60c *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_software_exception.S
c56be3e78531fdfcadcd9eb17f8bd629 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_stat.c
c5f1df300b9aa7c80d9bb7b1987de05f *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_tick.c
daea6a320f7d5d0c6d6a8d739c964173 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_times.c
217e1c3af8c0354856d7d9327d3e9c50 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_uncached_free.c
17e41877f2e3f03ee892ade575776ad2 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_uncached_malloc.c
19b6eddbbaa40818848faa409cefda66 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_unlink.c
ce1afd3daa36626e5ac861a32fd15631 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_usleep.c
64e983cc6bf2dc3fe2f20ee5263b6ad0 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_wait.c
1e4b4277fb3f258a8711c8858dab2987 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_write.c
b9a22c135ea7e2477a96b6323afc00e0 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\altera_nios2_qsys_irq.c
89d045882b3d9700d60985f601fe9359 *Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\crt0.S
12ef10eb7badbad15760a1c20726908c *Demonstrations\FPGA\DE1_SoC_Default\c5_pin_model_dump.txt
8a92d9260346b4380d0c9c4d2a13b40a *Demonstrations\FPGA\DE1_SoC_Default\cio_dump_disallowed_lists.echo
d77f6eb13d33423cf3d15fec08023be0 *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.cdf
4f7152e13081ccc6b4761a20e326e76f *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.done
30cf408c6577c7276ff228128223a5f9 *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.fit.smsg
76cfe11dba0dabdb2266e5bb45b663cc *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.fit.summary
68cfe0eda2a34fcbca1c342d2adffd64 *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.jdi
8734d1aa3d8d022a651ec695d311cccc *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.map.smsg
11a398d72577ebf4566b8410e065dc5b *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.map.summary
6f18321e96d4e86710f3d693ded0efe4 *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.pin
817b92d5eea8cb04efec3a0d61f69293 *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.qpf
4ab38a4d546046fc4aca2e108fbb37f2 *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.qsf
4d341b937f2e180eb97a11f8f0423e6e *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.qws
be07df285b6e91ef6d46ab84a1cddf9b *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sdc
7a4a2d419e34164c4d565cad2ecf1f28 *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sof
1110191abfbb4f899bc37a3faaab84c8 *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sta.summary
2300b5128628c7b534f8a6a463b0adf3 *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.v
d7832b3cd4d398d2c521337b106f4a10 *Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default_assignment_defaults.qdf
a323d7c40cdae4ff712ee1a56a274b13 *Demonstrations\FPGA\DE1_SoC_Default\PLLJ_PLLSPE_INFO.txt
2bd3a5a4104db8a193bccfc3aacf752c *Demonstrations\FPGA\DE1_SoC_Default\demo_batch\DE1_SoC_Default.jic
4e034c30964784531ba19152c9de7f1a *Demonstrations\FPGA\DE1_SoC_Default\demo_batch\DE1_SoC_Default.sof
34333240bcf7ae57c8bfe3e9e260baef *Demonstrations\FPGA\DE1_SoC_Default\demo_batch\sfl_enhanced_01_02d120dd.sof
5763ed8c0a6068d2bcd750a9432cf0bf *Demonstrations\FPGA\DE1_SoC_Default\demo_batch\test.bat
441486c74057120513f4eed1abb58d44 *Demonstrations\FPGA\DE1_SoC_Default\hc_output\DE1_SoC_Default.names_drv_tbl
e317d4c8a89ecbc773856031db8349b6 *Demonstrations\FPGA\DE1_SoC_Default\V\AUDIO_DAC.v
9dd4d63ff5a874b8a0955757ad1f1759 *Demonstrations\FPGA\DE1_SoC_Default\V\I2C_AV_Config.v
00744eadb0ee93291f4da73283a1694f *Demonstrations\FPGA\DE1_SoC_Default\V\I2C_Controller.v
4b6bdace05a3d823b7325346ee379d9e *Demonstrations\FPGA\DE1_SoC_Default\V\img_data.qip
42beea67e28703413bab9e496b571714 *Demonstrations\FPGA\DE1_SoC_Default\V\img_data.v
1326f26fbc18137da26eb5ab6ec70dd1 *Demonstrations\FPGA\DE1_SoC_Default\V\img_data_inst.v
49462c2b8b12956584e25a38a00bf2e0 *Demonstrations\FPGA\DE1_SoC_Default\V\img_index.qip
699952860f2413d7d7725834599a8448 *Demonstrations\FPGA\DE1_SoC_Default\V\img_index.v
14e4a6ca82a71bfbea41b9110e1bd1c8 *Demonstrations\FPGA\DE1_SoC_Default\V\img_index_inst.v
8a3bd6661f98bcfb1d60d320e162e4f6 *Demonstrations\FPGA\DE1_SoC_Default\V\Reset_Delay.v
2ab9a3d025ae9ad400f9aa264d22326f *Demonstrations\FPGA\DE1_SoC_Default\V\SEG7_LUT.v
95c002c68bbadad00bbb82ac5105d539 *Demonstrations\FPGA\DE1_SoC_Default\V\SEG7_LUT_6.v
6dc6dc22d2963a9246e525a70cd805cf *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.bsf
6b40a4157411f25e97d2bfdfc3cae024 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.cmp
399c16aa2d90fcfcf4271d6f0dd27a14 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.ppf
59df8bdfa1803c5121cbed71ca378f7d *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.qip
9e9bb78063ab642ea1337c45698a4db9 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.sip
b47af4415d61f747020156d331bcd994 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.spd
a196cc5528de0aa06163666078c98194 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.v
a628c28a2539b09308fd167397164ae6 *Demonstrations\FPGA\DE1_SoC_Default\V\vga_controller.v
ecdb7fce2b5f13d8d6989b677254970b *Demonstrations\FPGA\DE1_SoC_Default\V\video_sync_generator.v
27b1b80967bce502a86447e7a0b6f923 *Demonstrations\FPGA\DE1_SoC_Default\V\greybox_tmp\cbx_args.txt
04c58393249b0fd455624c29f409893b *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio\VGA_Audio_0002.qip
bb8fc3a9ed11ac61ae18af9a5c9ba9ec *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio\VGA_Audio_0002.v
9d813a836817146e9e2acb71ce0163d0 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\VGA_Audio.vo
75c608f2d8a13ab54f7fefa6b9cfb7a5 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\aldec\rivierapro_setup.tcl
270b97d4533eb6b4bced19ae356139a7 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\cds.lib
67f9ae93e72b12c67795742f1dd40ce2 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\hdl.var
3cab46d8608e48a94ce616104cdf88c7 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\ncsim_setup.sh
7ecf08bc454c49616b099798795dab3e *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\mentor\msim_setup.tcl
cb8ab11ec25b9a71e183771e3b171690 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\synopsys\vcs\vcs_setup.sh
8d0e14895dee0bf95263149ece1d5622 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\synopsys\vcsmx\synopsys_sim.setup
dc372faea20f0449d95c1621418c1876 *Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\synopsys\vcsmx\vcsmx_setup.sh
f0b6cceac58a9323eb47756da08d7a2c *Demonstrations\FPGA\DE1_SoC_Default\VGA_DATA\img_data_logo.mif
b14142563cdab5eb7dca8130b6f7eeed *Demonstrations\FPGA\DE1_SoC_Default\VGA_DATA\index_logo.mif
5fbf0804f15795910c8675ad650f81a2 *Demonstrations\FPGA\DE1_SoC_Default\VGA_DATA\PrintNum.exe
7395085e73045959d9c230624808b703 *Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.qpf
d031cd926b09a4e5d4413933b4aed698 *Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.qsf
ae01cf253c538de3355129e58ac812a6 *Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.sdc
75e03d1c7b93f55ecea4e8652cd03e02 *Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.v
12ef10eb7badbad15760a1c20726908c *Demonstrations\FPGA\DE1_SoC_i2sound\c5_pin_model_dump.txt
a07d14908bd98dbe6ba2db1ee21795a5 *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.cdf
b2ad6e1333704bbab1f5fdf529dc22e3 *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.done
30cf408c6577c7276ff228128223a5f9 *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.fit.smsg
dfa9326ad08a499d58cccc52c5fc93ea *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.fit.summary
d40e6211836accd3543352df30a0cff0 *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.jdi
25d20f854769797bf9576b4d8a130704 *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.map.summary
3f0dbc4290c113d8e4a1a0dd7142bdc4 *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.pin
ddd369f17f4424afd4be6613f8000d17 *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.qpf
99ceb94707b34c07958727b61746b063 *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.qsf
6e6af99c49d64b4767cbd74f83299857 *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.qws
37fe7d39d0059d8e66069510fe1b0a84 *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sdc
09eaa59de97d21bb1b38e40b3203ba2c *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sof
0928725c63f64e5d36dcf2828de85fd6 *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sta.summary
7856922bb99d136e22bf834c8a383d26 *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.v
409e92718d4925b5e56d86d6f3bb817f *Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound_assignment_defaults.qdf
44f775fc254397e55a2683fe4bebd0b5 *Demonstrations\FPGA\DE1_SoC_i2sound\demo_batch\DE1_SoC_i2sound.bat
def05714dc60b58d2b62bff0d7448ace *Demonstrations\FPGA\DE1_SoC_i2sound\demo_batch\DE1_SoC_i2sound.sof
441486c74057120513f4eed1abb58d44 *Demonstrations\FPGA\DE1_SoC_i2sound\hc_output\DE1_SoC_i2sound.names_drv_tbl
69986c1e39542ba96496877a7d688a39 *Demonstrations\FPGA\DE1_SoC_i2sound\v\clock_500.v
ab4f36db7f5ed163a0553160b2825eaa *Demonstrations\FPGA\DE1_SoC_i2sound\v\i2c.v
3d7520a01ba75e138857b42b22cdf3d1 *Demonstrations\FPGA\DE1_SoC_i2sound\v\keytr.v
10eaa3faf224cae2d268a7f99cda5079 *Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.cdf
b3c619253251a020cae7c07a7feb1642 *Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.qpf
4e3d410dca5a211a6f7fa2b0aa231cef *Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.qsf
be07df285b6e91ef6d46ab84a1cddf9b *Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.sdc
42b84f9ec3c85795314c8d2b33a5bab2 *Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.sof
a5526cc9008fe711067663e833f89038 *Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.v
8fe5058e1ecfcf1d74dec173f41ed761 *Demonstrations\FPGA\DE1_SoC_IR\IR_RECEIVE_Terasic.v
9132e084e1949d9b91d8f1a68007eef8 *Demonstrations\FPGA\DE1_SoC_IR\IR_TRANSMITTER_Terasic.v
bad5cfbf6397adb2dddbddc5ce957f2a *Demonstrations\FPGA\DE1_SoC_IR\SEG_HEX.v
5eb71121ea96cfd6ab57bcd09af06cb9 *Demonstrations\FPGA\DE1_SoC_IR\demo_batch\DE1_SoC_IR.bat
b25b683f5b7484fe285b471ddb3f5449 *Demonstrations\FPGA\DE1_SoC_IR\demo_batch\DE1_SOC_IR.sof
12ef10eb7badbad15760a1c20726908c *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\c5_pin_model_dump.txt
907442ed5debe218ac3a37ff2bc9a637 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.cdf
fbdc53a72c0945c07d31ffdfe4745c0d *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.done
30cf408c6577c7276ff228128223a5f9 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.fit.smsg
311cc6c85859684f5e7a3e413a571b98 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.fit.summary
e22f870badc7af360072a762e97e8243 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.jdi
a142a18e564c4311f6f56140542e01a9 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.map.summary
61f7ebdcd3bd8be66aef24e1428cbf94 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.pin
84074d95e1da6685145a91adb9c18635 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.qpf
0417775ea1a28cfd9d7eba0219ea82dc *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.qsf
70c7949ecad6f923f5661c61c8d57455 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.qws
37fe7d39d0059d8e66069510fe1b0a84 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sdc
fe80b55ade18a3c799d19de8fcf6274a *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sof
18ab5fa03670955379e376d4e9237868 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sta.summary
e1e3089cec2604dd98230fa47f4d488e *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.v
69fe24057bd31cdbe8df49c5453bbefe *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\ps2.v
b574f1856cb422aa572caae842c9ae0b *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\SEG7_LUT.v
89390ae9a2a823ddc492b492e9559d52 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\demo_batch\DE1_SoC_PS2_DEMO.bat
859f38f4d8bb2b3f87b0b53ad7c32563 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\demo_batch\DE1_SoC_PS2_DEMO.sof
441486c74057120513f4eed1abb58d44 *Demonstrations\FPGA\DE1_SoC_PS2_DEMO\hc_output\DE1_SoC_PS2_DEMO.names_drv_tbl
12ef10eb7badbad15760a1c20726908c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\c5_pin_model_dump.txt
eafea3648a0bb0367ea2707610a2abe7 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.bsf
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.cmp
91c580d365f199ada90509937c0673fb *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.html
6368467d2b61b3663f44a5e4a66c6426 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.qsys
3099e1be2e27d2e5156558e73d82d6ec *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.sopcinfo
3234bada4f09deb8afa46b2fc3484ebb *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.cdf
bdacfc88c6df7e638e9b1d7d87026190 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.done
1d669573b462ea1fa66fc8c1d154dad8 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.fit.smsg
02f64cec26f3bebfb364789dc4fa771c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.fit.summary
3c55425141afbc4923b4759f8d02c4ff *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.jdi
cac7f95bdbe1075f359df31021f37708 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.map.smsg
90608ee76ce53ffa68addcb7df5e9ce3 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.map.summary
851be4122e752551e49f72c2f78a2c25 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.pin
8b92c9e55a06059e0a988f30c2e100b6 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.pti_db_list.ddb
22fff097d560383af178c1ea3bc142d9 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.qpf
05fd5712ab83be1fa6d80e2ffa4559cf *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.qsf
9429bc8082930f624331230b706cf429 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.qws
78c070b193dab1f47fb6ddddd50dba46 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sdc
f228feaca423d7463a3f3886606124c4 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sof
ace313475d3f85b245cf86641036f77f *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sta.summary
40fd0c9a621446fb515e1293abbbcb9c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.tis_db_list.ddb
6a071c57e3377bc24a548cf5b712449d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.v
ed593adbae83f9d3a95988b12b45a6a7 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\PLLJ_PLLSPE_INFO.txt
7e64952db5846f9d95c3ff23039947ec *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\DE1_SoC_QSYS.xml
9c97847098d6154df17027adcbd43199 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\filters.xml
893f0970410a26b18c749654491de989 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\layout.xml
6ff56507f4c7f56e96e46fbbd367f5fc *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\preferences.xml
213a81f46be20ad35978b8a7a2835c0c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.debuginfo
ee9ff6944ad58b842d1b0691ed7abf9c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.qip
cb993710d62c5f3770834b44cc8004b7 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.regmap
e3433fd216f879721e867381897c5dcb *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v
3898143aa95db2ab36f8561486417b13 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v
f6a35cc69beee885295952467e2c60b8 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_address_alignment.sv
3cc83dbed78064c42baa1ff39847b932 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv
5b3f8d4195f6194c89b26adf1ff5dac7 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter.sv
492e326e0a4dff5a6f8d7fe7f292123b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv
c341133b42f99767d26462f5407624c9 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv
64e11e07298e79b312ee74d555876cee *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv
4a23907e531bb04f269836899263dfbc *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv
c50fb5ee984aa0b90ce92bc0b368aa4d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv
bb35abd9b96a37a16be41775f07838c5 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv
f487dd245262445d609861baac4afec3 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv
b25661846cda6c650532ef23f384aff5 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_width_adapter.sv
3251e92aec8ccc673f2c3e2f65cf2266 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.sdc
147e1d9e288b4467c08790d78e951196 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.v
2dd905434bdd52fc2e58e8bb76ab9f17 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_reset_synchronizer.v
7e6d3939a893f4b50a013979853facee *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router.sv
a578cc1243f37a36218de65951b6071d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_001.sv
604bd0f21d15bcf7b5877f4793f3ceec *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux.sv
1dc3cd396974933a0f8b157624655bf8 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_001.sv
7e8c6230150797d9ac6c46dc26cda671 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux.sv
501f7bd86c0aaa88c6397f4f3b1d5136 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router.sv
2856b68e6374b4d83dcf4b6fa84c8746 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_002.sv
458f39d73a7791868b980ca31379de1b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_006.sv
309123ea7484358bc582cc223b826573 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper.sv
db5546fbb998f65b3a8dd8aae9856ef5 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_jtag_uart.v
c7e0203212ccb8b57e473cec92321d7b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_key.v
feb0843306bcaaea6edc307468dd7f21 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0.v
24cc1a13ede1d8a2dddbb4800fb833ba *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv
1ed9f304b52dd4a1799131bf21f59cba *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_001.sv
cb77f4a3a412babcaff99c42e6703e5b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv
2ac9cc934bb7908f12ee635688de28d6 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_001.sv
cdf6195c3400424df9711131bc66e4a6 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv
744c4e589996d2046f71839c5c67dc1a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002.sv
0186d18ba279ec531e5a40c1f8417984 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router.sv
ab1df6a0de030736513000c4a8d60139 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_002.sv
9d1de0823be45482fbf047c2753f8518 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_006.sv
faae17fd828c9eb834cc6be6d7915d03 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux.sv
e3ab8d17c322b29624ab3fd6fea6355a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002.sv
d2ee8ebd6fc8631e79236858f83dadb1 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv
51c654065480b926344d80822318a24e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv
dacb544276108bc19913206ed947aeb4 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.ocp
56eb4998dde7c3fbb6bd8be42a505d31 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.sdc
5dfedf082bd5180ca27617e6c875dd96 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.v
031adeea7daa4ff9e3fa8eae5e93a799 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_bht_ram.mif
758cc1c8d3dbd699428f63266a450a0b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_dc_tag_ram.mif
2877bebff6d335902144b87e189a2a13 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_ic_tag_ram.mif
9b5b2d8f802fdb792a65917c5395a963 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v
d6c2d489803c4c6f319ba1877cf6a440 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck.v
355d54f48dfe85b158f3e7d9c7ac502e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v
84434f55e2f14aafe9f3bf03e576d5d0 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_mult_cell.v
e626b123e923f328279f9810b19b406a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_oci_test_bench.v
0ea8dbdb58c17bdf20268a660537a89b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_ociram_default_contents.mif
37e6bb46f5930b58f608ad218371e525 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_rf_ram_a.mif
37e6bb46f5930b58f608ad218371e525 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_rf_ram_b.mif
fd037ee447dfa0782d9e0522b184d85d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_test_bench.v
8d4a76cb8918c92cf61e4dcca5fe7b63 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.hex
23548dd296b479023b860c9766a9f71b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.v
502eadf92166d488cc39d54c5a66485a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll.qip
db178c101b7f13e6dbef21ca6560a9d9 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll.v
8936c8d5ca8e8ac46bb17e4a47ba5a09 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux.sv
739c8f3598b03414eb90183ab7e2b685 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_002.sv
cd68f5df49758b49c18d696d022b4b13 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux.sv
c0133640d7387edf82cad54000610071 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_001.sv
9658d62caa83b63835ac110fd9ceb41e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram.v
963a46b3771d4e67194a7c9df7115e14 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram_test_component.v
d11581e91901df5371db3e6a4895d234 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sysid_qsys.v
3ef088010be1aa1b748dd7583e3716f3 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer.v
89904461f8801136b495234234c4d363 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.bat
3bc7735918c6f18a7ddb0c0e6a5c309c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.elf
c9689a1b603bdf73c47901b454410642 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.sh
f228feaca423d7463a3f3886606124c4 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.sof
441486c74057120513f4eed1abb58d44 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\hc_output\DE1_SoC_SDRAM_Nios_Test.names_drv_tbl
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.lock
43c26a43de7ce9ae912ae6bd99dabea1 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.log
e77ad89cbe32c2d793ebbf2c743574f4 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\version.ini
535a5f04adb43c3221ae794617bc2a91 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.mylyn\repositories.xml.zip
9330467f214af2f212f093271ce7870a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\.log
dc95d52e98370d5f2157f8737d029117 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_SDRAM_Nios_Test.1377848257949.pdom
57cd42ead6b4324b55733c40ef6d3689 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_SDRAM_Nios_Test_bsp.1377848249508.pdom
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
b36b98a7675f4692794009ff959f203c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_SDRAM_Nios_Test.sc
cd1a654db9c4d11dcdba3e50d54a11a7 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_SDRAM_Nios_Test_bsp.sc
68b329da9893e34099c7d8ad5cb9c940 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
68b329da9893e34099c7d8ad5cb9c940 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
f07e0859712d3da675ff1e81fa8fb15d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_SDRAM_Nios_Test.build.log
c74d86b24c7cb05555adb519c9f4fe38 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_SDRAM_Nios_Test_bsp.build.log
bb20a110d4a9a5285c60d256d86707d2 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
f07e0859712d3da675ff1e81fa8fb15d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
0751e19409cc5302d63d63b7fdcfe571 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test\.markers
aa022ad45bd183598db32d3a35fd8115 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test\.indexes\history.index
19e81842acd197b63c9c6cc0ba71f3f1 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test\.indexes\properties.index
af80a55ffa99af39590c792cfb4da067 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test_bsp\.markers
0c0c1d7cdc1f42bbeef45b75137d4b93 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test_bsp\.indexes\history.index
22e2b3bba9d7e4700b0f4867b8ab0013 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test_bsp\.indexes\properties.index
79c5d4ac107f5267ab86dc1942faa588 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\1.tree
c3979d12396dcbd991a4575b1e3f3ce9 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\2.tree
0c71641f52fffd90f45e1b9d8ada930e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\3.tree
9e688c58a5487b8eaf69c9e1005ad0bf *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
1b9febd5bc4a1146fa82ba940458e8ef *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
55a54008ad1ba589aa210d2629c1df41 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
74c97948d2b64895b718c97e3576d9d0 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
f56c155ab2ff9c1c908388b4019eb73c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
a67dc9bbed87c28585fa6d0cfa667ca2 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_SDRAM_Nios_Test.prefs
a67dc9bbed87c28585fa6d0cfa667ca2 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_SDRAM_Nios_Test_bsp.prefs
e123b27a9cf05aec1bd4e7911d6fc584 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
ebbb90de19d1a5980a5391934cee8d85 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
3da871bbf1e3da359be79ff2173115da *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
7e1b01cd17d0bf78527c76e5af3e77fe *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
ac97b3e97d7d71c6018b66bd7a64aece *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
2e687fc752a7041ea6bd69c804c201a7 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
26454b5879b38e84f89f46eb989f5875 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
0013dda45dc23433f9a86a9e8a9f1911 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.gathering.prefs
9e5db569ce81b33be09fdaebb3b2549d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
6d770cc55b02fc2f8ad553e9dd971d8b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
7bc6ed0a69aa402189cf509acf302520 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
9c4f157994b29b4de6bfa467d332e3f5 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
c74218d009d69079fb1af237c175f191 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
c59bdbf768400aa26596f1f072b193dc *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
f03398ca06a45f066bb0951d4491bd9f *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
0ec5259c68bb760f28a10921fc48857c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
21e96da066bec2121379babfbb7eabb2 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
9fbeb699c319207b698c1ab4b359d5a2 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\.org.eclipse.epp.usagedata.recording.workspaceId
86d96324a899997289b333c3a01aa155 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv
10e7177d11750e875d75a63fc5692e7d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload1.csv
905e73c7efa2b440ab88bfe8cf8cf07d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
f39cc17a906b7b4ec1d100eeeb7a5f44 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.editors\dialog_settings.xml
7fd41a11b081b18bf0818efb8dc878c6 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
ffd76ee97f0039be4ba9af11981f797a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
baea16dcde2dcf911341e8bb2b784dc3 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
cb78222fa056926f52c932d8a54813b6 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\.cproject
3dc739424b7e8cc4071de9e0e2797e34 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\.project
233be4c9d8b8f4687ecf9372077b0a10 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\create-this-app
3bc7735918c6f18a7ddb0c0e6a5c309c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.elf
efbae54c44686af21e61cec9032fa3dd *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.map
2cd56e952679fb60f8909e5fe7ae5ddc *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.objdump
792d41a836e857c3eeacc833d2348544 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\main.c
def58b3440d2a7bdcc32e7e4bfd7c824 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\Makefile
5d890547d7a1f417ff14d66883ed4735 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\mem_verify.c
70d384ddf17d358186e6c68e09a9bcca *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\mem_verify.h
69f75a199b599d68287f197a5c241efc *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\readme.txt
def6aad95eba43ae9d0878dacf17c7f5 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\terasic_includes.h
b8a7565fe2d586370f4cdd1b4022a84a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.cproject
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.force_rebuild_all
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.force_relink
fd19357d8ab4975f9da310354094f97f *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.project
4c601d673ece680fe2e090c7ca34b17e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\alt_sys_init.c
cd1c2588450ef25ef2f809cb0876fbfd *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\create-this-bsp
d39b904389fc5b1119056e8dc97ba04d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\linker.h
8db772ba55aa4d09137dc0bf2f3ca69f *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\linker.x
4255e9d0e5ee9efd2d18e06767119358 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\Makefile
9235dcc9be8f70e88d348ef2098da7b6 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\mem_init.mk
bc3e22b71c8ed5e2b06fd089cbea8598 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\memory.gdb
50a9853a2b9365f236ff7a0c02e454d0 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\public.mk
1cee676822d560aea22856ff328901be *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\settings.bsp
75c0d1052aa77728b32f2e067803d2d1 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\summary.html
9ccb3a9e8ebb33a997827c28597c0006 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\system.h
612987c996394bfce1770c366882c8e2 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_jtag_uart.h
9a90d128cea949ac55f1dd8c4fda922b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
e1bf5b33dc5b7ccedff3e289c085e5f1 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
e5c58e7f8e4021dac5c04cdcb08624ee *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_pio_regs.h
83b51a107c7e534ed9ed6ea9b7c53c8f *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_sysid_qsys.h
e8ce381c7e9eee8bafc81ec7ed68b0be *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
10b6bfb85309197aba261ffe99aa432b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_timer.h
d5d2835dac5543ce19fd694bec9420c7 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_timer_regs.h
9aee27e2f835d0e858216a17a797412e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
93d377e2bab0af84b7da67ffdd9d674c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_init.c
39aa0561f71c63aa159fd8cae0becb5c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
329522b3a370e5834107f9fe41a1f1fd *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_read.c
994fcfc85ef58db8991abf722397fb64 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_write.c
d81c333fc7da3e9687feb27137ef727b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_sysid_qsys.c
331d7b040be715c9e8ddeac394053a6a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_timer_sc.c
2e2b27c786afde17d5e7a76243958829 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_timer_ts.c
e09a7733eebbfa99a2b5641e60c23a8f *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_timer_vars.c
34646258655eb2d3007201d81d2043bd *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\alt_types.h
532ee25e17845b9ae3b4f6528c0c341b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\altera_nios2_qsys_irq.h
c9c821d8d1dabbb8c9a2096eb570fdab *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\io.h
9911ff9c9380e91126977fffc9a47449 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\nios2.h
f7ba97454ac9d583d641330729f3db48 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_flag.h
860cd5582e7bb681e5185a732b4d5643 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_hooks.h
7c370e8535cfcfb44ab989fdb834eea8 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_sem.h
8c092c0b49b92c3c68e67db55cd1aab3 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_syscall.h
7f957a55e0247ee2a16cf1efa3086ed2 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_alarm.h
03472d3b8a8c27c51995b2aea10b3360 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_busy_sleep.h
851aef6d46127ec3d3dcfffd4bd2290f *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_dev_llist.h
ef3f65d1e7e8456fdb57e0ce1270f55e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_exception_handler_registry.h
1ac046b6235aee392ab679324ed0fe32 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_file.h
89d169262d4847dc64c4326811cacbee *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_iic_isr_register.h
5f920efc2f5a24ec007be3118ca9001d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_irq_table.h
e06dcb9355ae8a7a08b86165b8e1ca5b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_legacy_irq.h
c7a06913f1f5e11d9c63f4102be108d7 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_no_error.h
27a3fc6d59393f0e93f60b02691f513a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\nios2_gmon_data.h
b89326ce12e1bb6dce227e184eece220 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_alarm.h
d8de7bc8e5ddeab138db77f5fd3f7ced *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_cache.h
9fa048b979a329e6dc5a179c3a9c13d3 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_debug.h
54fcb53c82132b719fc545adb75c1541 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_dev.h
9c94640a69922ed9c4ee338504cbd302 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_dma.h
dff86c4e7ea6e5f28f49402c2e7202c5 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_dma_dev.h
65f24184ec15eb11087c81ac207c1f6b *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_driver.h
23b87f95661ae10058846d86d0f7d1ec *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_errno.h
f94cdc88cb4505d2726e946231d73609 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_exceptions.h
7374131fc3ade5b2891d4e71a8585fd8 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_flash.h
020bac3e910704b2e1cdb460ae8e5746 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_flash_dev.h
6c0297dd781a82c9523206de6ba65328 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_flash_types.h
8061589b06b3740bdd7686f3b903e777 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_irq.h
f2ea7f37e0227f2fb45601e75f791af3 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_irq_entry.h
b6983cd02f8a407fcdd7b2c350bb2f8a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
ec9a46397a75d73d00623b441c1e5bbf *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_llist.h
236080f2a453dae99f00d7ad71554ce4 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_load.h
977aca69c92995236fdbf1aae40e99c9 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_log_printf.h
37ccd239dde0dd53935c3d5ba958fe8a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_set_args.h
8c28a1d9be97937ce558aeef7c6112b8 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_sim.h
a1f842b0145078ec2b12e4367267b506 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_stack.h
203ec78a3407356bf385196f9642b013 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_stdio.h
61d32d31a1e5a86198184a5d9da8d5a5 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_sys_init.h
b3a239530a8b21269f722fc1276413ad *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_sys_wrappers.h
d679963c5e4804a8645d42a38c06f920 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_timestamp.h
b84b255c854ae7165dee50dd6cedff2e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_warning.h
131d12ce3b5d1faeaa88e1488c41c252 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\ioctl.h
e6f6f9591fb64b5b03d85311bcf5b0d1 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\termios.h
f72c4eb9cfaf3374a2c61f360e07fb20 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_alarm_start.c
ca20d2be83bb2f580d0a725fbfb5a8c0 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_busy_sleep.c
3bd1b2b8265e5e487c8812cd5986e6c1 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_close.c
4a8117c03a9a4f737c20d6de60f642bf *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dcache_flush.c
76d3e0debbbd6fa64ff7e32a1249807a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dcache_flush_all.c
0b5c651ba406ece3d6f7deaacbb2f6c6 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dcache_flush_no_writeback.c
898df200add954f2e28cdba4e77447d4 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dev.c
806753268288b7fa7cd96296628d71c3 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dev_llist_insert.c
17b0bc483f7623047328af4fe49f12a8 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dma_rxchan_open.c
08cabfd765134ae99f8438f511f5193e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dma_txchan_open.c
eb12627936abd1977d0c96fedfbf7963 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_do_ctors.c
d4830252403f01dcead27529f6e14920 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_do_dtors.c
ced0bf0657d38180f0c69ed3c439a715 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_ecc_fatal_entry.S
25bfcdd84d84b6b39a7b4d944706622a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_ecc_fatal_exception.c
9abc56c456cd37faa2b2a9906cea9e21 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_env_lock.c
9bef093f4ecbb596cfacc26d84bbb5e4 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_environ.c
59bacb6f9db7d2ddd6c6c8e1e331bc26 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_errno.c
0a0b7f71dfba698c2dd2631eb85f40b3 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exception_entry.S
89517ac15f8f6ef2b5513d4febcb2f5c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exception_muldiv.S
32574b1d12f9cce32c37bfad682f030a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exception_trap.S
8df0f6903660c2b73a3e038995ae644c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_execve.c
41ad7d721912e02231c5f491ab2ac3a7 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exit.c
6fe4638fb7c8be134683bb5be0a02b9d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fcntl.c
a4050a64f3ce055a36bb4fa5f7141ea6 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fd_lock.c
46f1fa43676a2300a95c1ba14fc16bd2 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fd_unlock.c
66de4b51469dea61c65f48bc2b49fd2c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_find_dev.c
4a6bc984df540722da50bcb8c23685fe *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_find_file.c
2e8c8d6309df3db77db6b0d311bfecf9 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_flash_dev.c
5b6de0dcb1632ddaa9b0a633deddca5a *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fork.c
567f3ed2169ca9876d82c51572d990a2 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fs_reg.c
7f2732a14edd5dceb5a6ffa9a5a225ca *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fstat.c
f8d851f3da4b8de01d9288a87a1e4920 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_get_fd.c
aed114ab5b6bd9dc2edf56405575d1ab *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_getchar.c
78303a686213fa21a78b77a60161d080 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_getpid.c
c4718b09cb5107449f366e18fcaebb88 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_gettod.c
90fad128a385f1d05ee77eb6971d09ea *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_gmon.c
86133641b1ecb70718f5a40d5763a19f *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_icache_flush.c
994b65ba204f0a75b424b605db8d78d1 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_icache_flush_all.c
f34423dbdcb746faf7b9bf573060505c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_iic.c
686d9b0a154694aca34ec4471b71aa6d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_iic_isr_register.c
09bc7188380df7c4b1129857af66b353 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_instruction_exception_entry.c
fcb801068e01403cf53fbc78249ee51e *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_instruction_exception_register.c
d6da46762d3b722d7b271c0a836d7a3f *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_io_redirect.c
661722ef2d2fc7e97a2ed974a7cb9974 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_ioctl.c
6a3a7274abf18e5a47d9f77266dd9c9c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_entry.S
171f064c953132dca8b9194d589e9509 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_handler.c
a6d9dc228d830725604f90225de4f0a4 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_register.c
2d797e3066088a4ae7af1c62192a6b94 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_vars.c
585e5d2f6680be38b69976c7edc44734 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_isatty.c
072f5d4ccfd670949e0ddf288ae018d0 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_kill.c
5ed8c00bdd29228ac582fdde45e090fa *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_link.c
70190dd43861de0f03a0589c6dbf5399 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_load.c
df0b85380f6a8df0ba95b0e6ef6e5ef1 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_log_macro.S
d2379551b92ef3f3de5aadeb8eab2d58 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_log_printf.c
562a30babc93cb1e11e463942a6018b6 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_lseek.c
3976f4a0330b7efa2440dea7d939b7fc *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_main.c
5d02adbebf47931f904d7644acdf57ab *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_malloc_lock.c
788702619e92ab03288b5d4dd500be84 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_mcount.S
c569ec784ba44816d68ab289e1126e18 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_open.c
883c4b268438823e985eb10037220d07 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_printf.c
218df91250bd822a46670efbdffae387 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_putchar.c
7465c4f1f6f526f2cbb0d808450027ec *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_putstr.c
2a79e892e5646b8490fd0d84caa00a73 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_read.c
f9ed4c221798eaec3dbc0bfccd377b69 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_release_fd.c
1ae2490c7fc1c55667699d5c4b350d98 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_remap_cached.c
3b39537598d8d3f673f45fbcde00fde4 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_remap_uncached.c
3afd9dd2a17f28959b9f0208e1b984f6 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_rename.c
ace4556c9b571d41725f06e2d75bde5d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_sbrk.c
f79027dc9b85134b8de685587d697b8d *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_settod.c
976cb741f5d80b3674f6d72c7ec3f60c *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_software_exception.S
c56be3e78531fdfcadcd9eb17f8bd629 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_stat.c
c5f1df300b9aa7c80d9bb7b1987de05f *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_tick.c
daea6a320f7d5d0c6d6a8d739c964173 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_times.c
217e1c3af8c0354856d7d9327d3e9c50 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_uncached_free.c
17e41877f2e3f03ee892ade575776ad2 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_uncached_malloc.c
19b6eddbbaa40818848faa409cefda66 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_unlink.c
ce1afd3daa36626e5ac861a32fd15631 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_usleep.c
64e983cc6bf2dc3fe2f20ee5263b6ad0 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_wait.c
1e4b4277fb3f258a8711c8858dab2987 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_write.c
b9a22c135ea7e2477a96b6323afc00e0 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\altera_nios2_qsys_irq.c
89d045882b3d9700d60985f601fe9359 *Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\crt0.S
12ef10eb7badbad15760a1c20726908c *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\c5_pin_model_dump.txt
8a92d9260346b4380d0c9c4d2a13b40a *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\cio_dump_disallowed_lists.echo
bd1da80608c4a59aa9d513ea8cc933a5 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.cdf
775187b5930ee3ab8e8782fb996cba07 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.done
30cf408c6577c7276ff228128223a5f9 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.fit.smsg
0c3d0d4a20ee680f15a2bf25647ecb17 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.fit.summary
4f73727902de4a730d0d24f5e9209a55 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.jdi
5b5331c17cc65aea4144c467819715c0 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.map.smsg
b63d80b3826ce5e9f499799dee6556ce *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.map.summary
4c9ed328da7e764acf829349aa358ce4 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.pin
f26315151bf382f982ab70bfcaea50be *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.pti_db_list.ddb
f0adf88fd5d6bbf336ce47cf1ff5e434 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.qpf
6a4a2560046363ad248ebdbdf30440db *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.qsf
c75ac1e92531e78e4674b8ec6df044c2 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.qws
fa3b31fa6c909fe647c86511b00edb27 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sdc
9ec0f597c292d039c716ac268215f396 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sof
0b719b66653b4c29d633dbc6bb30eec5 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sta.summary
d826bc96cd255c34056119591b19b732 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.tis_db_list.ddb
0ea7890db1a59fe5d1ba01dc02da0afa *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.v
d7832b3cd4d398d2c521337b106f4a10 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test_assignment_defaults.qdf
8a1e6e7c94046759d21c47e27988b9ea *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\pll.xml
571f9b95bdf858e17fbbe01387cc9284 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\PLLJ_PLLSPE_INFO.txt
c7a7ba2a95f749556e3e81ff68a3218c *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\stp1.stp
817ce09fdcb25b2f0462bcac67e2ceec *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\stp1_auto_stripped.stp
0cd49392fe763dbb5421afd30c4becf1 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\demo_batch\DE1_SoC_SDRAM_RTL_Test.bat
9ec0f597c292d039c716ac268215f396 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\demo_batch\DE1_SoC_SDRAM_RTL_Test.sof
713544ce9071b02e911dbd2931e811ce *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\greybox_tmp\cbx_args.txt
441486c74057120513f4eed1abb58d44 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\hc_output\DE1_SoC_SDRAM_RTL_Test.names_drv_tbl
026cfe05bbf5e356a21680acb826cc3f *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\command.v
fe1ee9d03b875a525e5f2a5c516d5934 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\control_interface.v
cce7d6dbdc1b4d8cb946b456191fc65f *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdr_data_path.v
2b0c619e5bd540f636c53cdbf5c5bd88 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_Control.v
cbc539b57fb5cfaff77c744901b7e1f0 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_Params.h
e89a8f923282b8d47be836a91a4d02ac *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.bsf
2f4cc44e404560ef39be7dd922d51d97 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.cmp
8b25dd228c464f66da87f0e1cac615df *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.ppf
0fdd23caaf65fd778f9790b89d5e0efb *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.qip
8eab34c2b1c99cb360c8f8425c5315c5 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.sip
95bd13da80aa078efa1d52ebf72ff035 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.spd
cb557326435ab31c076284c3149b740c *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.v
42972924797a4a2ea99bcbc7a7437904 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO.qip
c537afb021aa09e940b62efe9c2efdac *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO.v
e9653b8f9590cf72d57aab9e24989fcc *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO_wave0.jpg
3902c64b0f871c26a99e51babe438643 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO_wave1.jpg
720124ff9d0c30e8bd3fd9ca1dfa7349 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO_waveforms.html
e6654a72da7ae0500898677c6be06f93 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO.qip
6d5d6abe2d2a19bf0b3aef70d094d214 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO.v
e9653b8f9590cf72d57aab9e24989fcc *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO_wave0.jpg
3902c64b0f871c26a99e51babe438643 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO_wave1.jpg
7d9ce83353363b215748a521d22b99bd *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO_waveforms.html
74db279be1df439adc00dff8805983e2 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0\sdram_pll0_0002.qip
a51a85399fc543b31309269605661e3b *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0\sdram_pll0_0002.v
0abd65a323821844d3e1c4870fc3a18d *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\sdram_pll0.vo
ceb879c7eefd49195af626d22abad987 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\aldec\rivierapro_setup.tcl
270b97d4533eb6b4bced19ae356139a7 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\cadence\cds.lib
67f9ae93e72b12c67795742f1dd40ce2 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\cadence\hdl.var
c8f590df6bdb5d650b70dc1999a51288 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\cadence\ncsim_setup.sh
8fdd6c03c05d643fabcad763d43e1d4d *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\mentor\msim_setup.tcl
d2e442fcfbed8608fdf20addb037fa67 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\synopsys\vcs\vcs_setup.sh
8d0e14895dee0bf95263149ece1d5622 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\synopsys\vcsmx\synopsys_sim.setup
3cfc6526fe033d8e707a83c78cf711f1 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\synopsys\vcsmx\vcsmx_setup.sh
8f3b49bde265a1c2ae039400dbb77516 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.bsf
b36a3c89f256dae554073d98bce9f432 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.cmp
f1fea0f8d0cd617d240f06bc7df1f6c0 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.ppf
588e6aa638cf83bf05425f462faea844 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.qip
a9ab7f84835c07b6e6dd4965f073535d *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.sip
050cf9ea411b71c4cca31cb3a4f857f9 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.spd
a724650122df83ee01dc204880dbd0e7 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.v
857d7938828306fc8775afb98665112d *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim.f
1c03718777727215ebdb995b41c923d2 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\RW_Test.v
e0d07bc7ef2f9adc82de477f9e363aa1 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\sdram_pll0.xml
d848def233d3c1a0c4ea459b69d6bfc9 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll\pll_0002.qip
34a1372662833b310e457b52547f5451 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll\pll_0002.v
6c5ab6703188b5b22b58307e66bf37a7 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\pll.vo
517fa5bca16951cbb5da070338684651 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\aldec\rivierapro_setup.tcl
270b97d4533eb6b4bced19ae356139a7 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\cadence\cds.lib
67f9ae93e72b12c67795742f1dd40ce2 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\cadence\hdl.var
b9d0478bbf68f9c6dc8833092aa33908 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\cadence\ncsim_setup.sh
43edf5a101390b524599798ecac0f3c1 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\mentor\msim_setup.tcl
c256795742ea84da11a8a52ed9508d9d *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\synopsys\vcs\vcs_setup.sh
8d0e14895dee0bf95263149ece1d5622 *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\synopsys\vcsmx\synopsys_sim.setup
68dcf654b1db5c6a31e580d59b5a342a *Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\synopsys\vcsmx\vcsmx_setup.sh
12ef10eb7badbad15760a1c20726908c *Demonstrations\FPGA\DE1_SoC_TV\c5_pin_model_dump.txt
8a92d9260346b4380d0c9c4d2a13b40a *Demonstrations\FPGA\DE1_SoC_TV\cio_dump_disallowed_lists.echo
1b336108f5664691dd99bbae63bda72c *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.cdf
73d394ac426812af3e1efa0f29624d8c *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.done
30cf408c6577c7276ff228128223a5f9 *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.fit.smsg
fc64efd9a9dd2b80fa42a4d249b59d91 *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.fit.summary
75fee3bb45eca7d57fb1eb34542f5121 *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.jdi
5b5331c17cc65aea4144c467819715c0 *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.map.smsg
2f3b2234f8be2a03ed3bca277c35b415 *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.map.summary
95cf4c54d30327aec8817b72bcb42043 *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.pin
303632d9836fe707285609f7bf3604f0 *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.qpf
0ba8c32ba0e1f09cfa096074f24f5403 *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.qsf
30830fa5df532d3b69d0ba0a4fa8d7ab *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.qws
d8705c3a42d4d2fc0c328e6ae9b80658 *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sdc
9e8ab0107babdf379cfcd70b452a6155 *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sof
94dbbef63e8407c97c74e5694f2cd65d *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sta.summary
eff030254ff208cf32b15d271111d7b8 *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.v
d7832b3cd4d398d2c521337b106f4a10 *Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV_assignment_defaults.qdf
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_TV\DIV.qip
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_TV\Line_Buffer.qip
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_TV\MAC_3.qip
e4e6bca9b61bbb99a3a1ec8f358bd2f7 *Demonstrations\FPGA\DE1_SoC_TV\MAC_3.xml
b4788582fc690cd135c56a34f0e4f3db *Demonstrations\FPGA\DE1_SoC_TV\PLLJ_PLLSPE_INFO.txt
d918604051238ec779f99211d75e50ff *Demonstrations\FPGA\DE1_SoC_TV\qmegawiz_errors_log.txt
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_TV\Sdram_PLL.qip
a3658314e3ee6b5e15ce05cdac54211c *Demonstrations\FPGA\DE1_SoC_TV\Sdram_PLL.xml
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_TV\Sdram_RD_FIFO.qip
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_TV\Sdram_WR_FIFO.qip
30b995711f6c29bd6385e90ad6fc6c27 *Demonstrations\FPGA\DE1_SoC_TV\demo_batch\DE1_SoC_TV.bat
62f3534b4ddfad21b375e6233c8d53e5 *Demonstrations\FPGA\DE1_SoC_TV\demo_batch\DE1_SoC_TV.sof
b2e2d6c2b86731f5963ab92bcd8fef3a *Demonstrations\FPGA\DE1_SoC_TV\greybox_tmp\cbx_args.txt
441486c74057120513f4eed1abb58d44 *Demonstrations\FPGA\DE1_SoC_TV\hc_output\DE1_SoC_TV.names_drv_tbl
790aedc0d812a41c9cf37e484a8842ce *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\command.v
fe1ee9d03b875a525e5f2a5c516d5934 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\control_interface.v
cce7d6dbdc1b4d8cb946b456191fc65f *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\sdr_data_path.v
47cb2231b7e5bd97879acd0bad026e3e *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_Control_4Port.v
625599f965a889cf34497649a6d284d8 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_Params.h
f6e418cb6e7cb362eedef0c133f3752a *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.bsf
9ea2f490789625fbfa5328f39aa04d66 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.cmp
aeff00b6d94691a3e061803932997c81 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.ppf
d77d48e35cdc351e82fadd69e9292efa *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.qip
9dc1d4569e747fdde03beb1c71d80006 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.sip
375c1949e7744b8c27bf971bdefc7e28 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.spd
80d3db14ce92e855099f9cd8cb2b852f *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.v
9467e95199b46d0d1d36585217e70fe4 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim.f
42972924797a4a2ea99bcbc7a7437904 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO.qip
c537afb021aa09e940b62efe9c2efdac *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO.v
e9653b8f9590cf72d57aab9e24989fcc *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO_wave0.jpg
3902c64b0f871c26a99e51babe438643 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO_wave1.jpg
720124ff9d0c30e8bd3fd9ca1dfa7349 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO_waveforms.html
e6654a72da7ae0500898677c6be06f93 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO.qip
6d5d6abe2d2a19bf0b3aef70d094d214 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO.v
e9653b8f9590cf72d57aab9e24989fcc *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO_wave0.jpg
3902c64b0f871c26a99e51babe438643 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO_wave1.jpg
7d9ce83353363b215748a521d22b99bd *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO_waveforms.html
7effaf5e24c47c37c6c37f0001f9c2ec *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL\Sdram_PLL_0002.qip
3d2cd4f7823ca26a08b29038d86f5735 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL\Sdram_PLL_0002.v
a542e5aea88467a02a5a53239b4a849c *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\Sdram_PLL.vo
7f0d703e0c34c9500c5290c3a472eaa1 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\aldec\rivierapro_setup.tcl
270b97d4533eb6b4bced19ae356139a7 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\cadence\cds.lib
67f9ae93e72b12c67795742f1dd40ce2 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\cadence\hdl.var
a1e20248027904b1a7d269c40b6f5190 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\cadence\ncsim_setup.sh
098ec9c028f6bce01707d73d546f5dcd *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\mentor\msim_setup.tcl
890c2f07c593748badd5fd61e29ecf2c *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\synopsys\vcs\vcs_setup.sh
8d0e14895dee0bf95263149ece1d5622 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\synopsys\vcsmx\synopsys_sim.setup
30b8e26b3b996cad27b17832d96da891 *Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\synopsys\vcsmx\vcsmx_setup.sh
876e00384825e0e0837b0c9912b965bc *Demonstrations\FPGA\DE1_SoC_TV\v\AUDIO_DAC.v
a83fe7b07765a7d1da659dd531e5dd2e *Demonstrations\FPGA\DE1_SoC_TV\v\DIV.bsf
fdfc513a55283cc89ed89b9778d6aa7a *Demonstrations\FPGA\DE1_SoC_TV\v\DIV.qip
eefb82c630c3b1b8a18607fcd209e9e3 *Demonstrations\FPGA\DE1_SoC_TV\v\DIV.v
9dd4d63ff5a874b8a0955757ad1f1759 *Demonstrations\FPGA\DE1_SoC_TV\v\I2C_AV_Config.v
00744eadb0ee93291f4da73283a1694f *Demonstrations\FPGA\DE1_SoC_TV\v\I2C_Controller.v
d21a1eb0ba77a7ab0025ec85f62a679a *Demonstrations\FPGA\DE1_SoC_TV\v\ITU_656_Decoder.v
725307bd1595e8f573728f303ad02d43 *Demonstrations\FPGA\DE1_SoC_TV\v\Line_Buffer.bsf
2227de1d962493628a893db26712a3c1 *Demonstrations\FPGA\DE1_SoC_TV\v\Line_Buffer.qip
00a24d85b5345215ef95a686c11fd359 *Demonstrations\FPGA\DE1_SoC_TV\v\Line_Buffer.v
c5c36a057e12ce626611b97c607fd956 *Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.bsf
bbeb7d60487af40a1865600a24dd0f84 *Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.cmp
802fb4635380c4eeb1758d875794ea7a *Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.ppf
f90d01e6719c3ec4cf36cbbde3fa5b7a *Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.qip
3d8ab8492840a6b8de8c5c98a7d12c85 *Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.v
0377ee66939b660e5a406347a8ecf5b4 *Demonstrations\FPGA\DE1_SoC_TV\v\PLL.ppf
43fc33a8ef9f2f426085249154e75624 *Demonstrations\FPGA\DE1_SoC_TV\v\PLL.qip
75060276d035eb20a318d5e26d41bc01 *Demonstrations\FPGA\DE1_SoC_TV\v\PLL.v
fbc8121f4477dae498e8d04037d08b7d *Demonstrations\FPGA\DE1_SoC_TV\v\Reset_Delay.v
f6e418cb6e7cb362eedef0c133f3752a *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.bsf
9ea2f490789625fbfa5328f39aa04d66 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.cmp
aeff00b6d94691a3e061803932997c81 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.ppf
d77d48e35cdc351e82fadd69e9292efa *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.qip
9dc1d4569e747fdde03beb1c71d80006 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.sip
375c1949e7744b8c27bf971bdefc7e28 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.spd
7d92eacb4d26040106e93ac5bca940c6 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.v
a3658314e3ee6b5e15ce05cdac54211c *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.xml
9467e95199b46d0d1d36585217e70fe4 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim.f
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_RD_FIFO.qip
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_WR_FIFO.qip
2ab9a3d025ae9ad400f9aa264d22326f *Demonstrations\FPGA\DE1_SoC_TV\v\SEG7_LUT.v
4497a591a7be8f06a79beb41d3a38865 *Demonstrations\FPGA\DE1_SoC_TV\v\SEG7_LUT_6.v
ae4b2762f76f84aea1df6136d57d305e *Demonstrations\FPGA\DE1_SoC_TV\v\SEG7_LUT_8.v
04438f8cacaf6a6d4a5f05293c00abd7 *Demonstrations\FPGA\DE1_SoC_TV\v\TD_Detect.v
de2e26bacc264fe19c73a122c369d8c7 *Demonstrations\FPGA\DE1_SoC_TV\v\TP_RAM.qip
2d1de4e87fcf884f338e75ad700ba948 *Demonstrations\FPGA\DE1_SoC_TV\v\TP_RAM.v
dd5e90a6dfee426786985093d4fcd1b6 *Demonstrations\FPGA\DE1_SoC_TV\v\VGA_Ctrl.v
8cb92f238759b5503bc3bbd6024b692a *Demonstrations\FPGA\DE1_SoC_TV\v\YCbCr2RGB.v
1e76529941bfd31b62dee48ec1fe0467 *Demonstrations\FPGA\DE1_SoC_TV\v\YUV422_to_444.v
c7ad090b893986c1acde6ae73cc7910e *Demonstrations\FPGA\DE1_SoC_TV\v\greybox_tmp\cbx_args.txt
a7c8d326265407c3c288b60621182c29 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL\Sdram_PLL_0002.qip
0f38e959289e303f9457f9e42b5e63c6 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL\Sdram_PLL_0002.v
9cdfd35942c8c7136760772a132f0052 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\Sdram_PLL.vo
13cd2ac579d940b30d634daf6b05c35d *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\aldec\rivierapro_setup.tcl
270b97d4533eb6b4bced19ae356139a7 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\cadence\cds.lib
67f9ae93e72b12c67795742f1dd40ce2 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\cadence\hdl.var
56041779a13f140f2cc3a24712469a06 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\cadence\ncsim_setup.sh
6156ce11f9cc4e92b9b7afb1faf76655 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\mentor\msim_setup.tcl
740a500b6e6da22bd4d35723fce467fe *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\synopsys\vcs\vcs_setup.sh
8d0e14895dee0bf95263149ece1d5622 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\synopsys\vcsmx\synopsys_sim.setup
6453054d27fa8ec03e4c1c897fb7c678 *Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\synopsys\vcsmx\vcsmx_setup.sh
14a57a143f515476586c4786d6edae43 *Demonstrations\FPGA\my_first_fpga\counter_bus_mux.bsf
f6d34fd26e753e58e536296bc2a92df3 *Demonstrations\FPGA\my_first_fpga\counter_bus_mux.qip
707848b946679f4647b51892903c8a1a *Demonstrations\FPGA\my_first_fpga\counter_bus_mux.v
50c4aba574959d9391422a629d7ca9f9 *Demonstrations\FPGA\my_first_fpga\my_first_fpga.bdf
28918efc31e68cd662afc07d001b3d77 *Demonstrations\FPGA\my_first_fpga\my_first_fpga.jdi
2245e712d691f946d95ee7750bc25b32 *Demonstrations\FPGA\my_first_fpga\my_first_fpga.qpf
9208bde215ac89c90592470447ff5e86 *Demonstrations\FPGA\my_first_fpga\my_first_fpga.qsf
e7f6e3ba2c2c32da5f5e34bda1953e64 *Demonstrations\FPGA\my_first_fpga\my_first_fpga.qws
5748713633ef1ccb684fe05e1eba6463 *Demonstrations\FPGA\my_first_fpga\my_first_fpga.sdc
5fa956d2c0945b6c2254d66d885086be *Demonstrations\FPGA\my_first_fpga\my_first_fpga.sof
2bb6ce5f90f9b92d7f924516610c2ba6 *Demonstrations\FPGA\my_first_fpga\pll.bsf
3fb98a65fa5fc771dbbfa98f94f9b3f5 *Demonstrations\FPGA\my_first_fpga\pll.cmp
1305e65fc96876e8ee9cb9f48b2cadda *Demonstrations\FPGA\my_first_fpga\pll.ppf
17ea12b15829d2694f099b3df705b1bf *Demonstrations\FPGA\my_first_fpga\pll.qip
e2e585af490dc7c172fb0ae438e3c3df *Demonstrations\FPGA\my_first_fpga\pll.sip
050cf9ea411b71c4cca31cb3a4f857f9 *Demonstrations\FPGA\my_first_fpga\pll.spd
2eea86b78f86f0babf86a20b55bcfdda *Demonstrations\FPGA\my_first_fpga\pll.v
2568b6e2f1bdf9b2b31806cedadbfb5f *Demonstrations\FPGA\my_first_fpga\pll_bb.v
2ee801488130e32577f38e2b5c88e975 *Demonstrations\FPGA\my_first_fpga\simple_counter.bsf
4ba8a33d3b81ed059c5d933c265613c0 *Demonstrations\FPGA\my_first_fpga\simple_counter.v
d848def233d3c1a0c4ea459b69d6bfc9 *Demonstrations\FPGA\my_first_fpga\pll\pll_0002.qip
22f7706026f8a4e3be4373268994ac47 *Demonstrations\FPGA\my_first_fpga\pll\pll_0002.v
3d68190a4563700c0e54568a3f66fe86 *Demonstrations\FPGA\my_first_fpga\pll_sim\pll.vo
a24b78ac3eeff21dc7cbc8783f953edf *Demonstrations\FPGA\my_first_fpga\pll_sim\aldec\rivierapro_setup.tcl
270b97d4533eb6b4bced19ae356139a7 *Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\cds.lib
67f9ae93e72b12c67795742f1dd40ce2 *Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\hdl.var
c1536a96ca5b606b7702cafddc4eeec9 *Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\ncsim_setup.sh
1694e8c95be3777054efbfa0e67f816f *Demonstrations\FPGA\my_first_fpga\pll_sim\mentor\msim_setup.tcl
2edc6ea8504024b4f9b929ddd397ee81 *Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcs\vcs_setup.sh
8d0e14895dee0bf95263149ece1d5622 *Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\synopsys_sim.setup
1d4d53c20349d7fce4af1db0ee119c31 *Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\vcsmx_setup.sh
7a61fe94776028a76477523a1d2c54cc *Demonstrations\SoC\hps_gpio\hps_gpio
569e7761b8ca67acaa27e8a8d530c065 *Demonstrations\SoC\hps_gpio\main.c
3e9af23c8fd98effd649f7833a3c70b0 *Demonstrations\SoC\hps_gpio\Makefile
4ebf75916aa29921fe87b48ee9bf302e *Demonstrations\SoC\hps_gsensor\ADXL345.c
f77bf6c1f3d32545e8e31f197e6b8b93 *Demonstrations\SoC\hps_gsensor\ADXL345.h
f045220b691847001f2b9d202f079914 *Demonstrations\SoC\hps_gsensor\gsensor
51fb4689fa30d1ed2e9f08ea3ea31f87 *Demonstrations\SoC\hps_gsensor\main.c
2998303f2c169a4a04c2bac4ae94c484 *Demonstrations\SoC\hps_gsensor\Makefile
4079dc730b15b62797edbc5f542d006d *Demonstrations\SoC\hps_i2c_switch\i2c_switch
d1acdd7ef67a79885540d1b9097aff56 *Demonstrations\SoC\hps_i2c_switch\main.c
fb29881a012c50bc9c4820cb0eb76b52 *Demonstrations\SoC\hps_i2c_switch\Makefile
15c146e83bfe7fe43031a73cf301c252 *Demonstrations\SoC\my_first_hps\main.c
a8c6a43a579c2787e262574267d48a83 *Demonstrations\SoC\my_first_hps\Makefile
9647e7b780dbf5a542711d4830376c28 *Demonstrations\SoC\my_first_hps\my_first_hps
12ef10eb7badbad15760a1c20726908c *Demonstrations\SOC_FPGA\de1_soc_GHRD\c5_pin_model_dump.txt
a5ea17e29060282d92dc02cfba9c3272 *Demonstrations\SOC_FPGA\de1_soc_GHRD\ghrd_top.v
c111a5cb2e66f0c8bab23d87ab5f6255 *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_clock_info.xml
a6a84134df83de53febb96cbf67b720c *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_sdram_p0_summary.csv
e6c6a4c3124978b3ee5f5b765f737895 *Demonstrations\SOC_FPGA\de1_soc_GHRD\Makefile
41599bf436f2c0e488bef2153f04b8fd *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.asm.rpt
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.cmp
7b177d7462501135a02c65100a5fd360 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.done
17a9435d9b8949efcf491292a9085438 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.dtb
dc7627a976da27d8070f41f9e400b8e5 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.dts
7754efa34d899f87455067def3059f47 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.fit.rpt
bfc7e00b08dc28a26089752ac324863d *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.fit.smsg
1d763f6a2b98dff2e78bda3cf7417f9c *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.fit.summary
46de91ff6b5919a9507d1e1b8b99e4c7 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.flow.rpt
380eba05d4b2cfede5bb597e30556521 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.html
5d09b9e67af8b493d70b777ce21f61eb *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.jdi
9a28d54edd96fa94757c328dc7b683cf *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.map.rpt
af04e0568d544904fd713f60c9eee481 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.map.smsg
58e44086a2828fa73c477e9bb89debb2 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.map.summary
442b3667481ec65a9131b5851cba10fd *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.pin
ceca3bc346c9ff0472499188769afd6b *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qpf
5cea417dd448f6704d25ec8a236ce8ca *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qsf
4a61abc2d4d43097d6ba1d12a04d62c6 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qsys
1be4ed805db189a00bd5c0793bc57450 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qws
db0281143f45c7cb907c71993243563e *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sof
cb9674b25c2a7c152021a6900737e349 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sopcinfo
27b4f656dd82196670e116a9d0e57ff4 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sta.rpt
0670db374c6cf042d0c4f441c93e3e87 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sta.summary
3e0fcaf4e1fbb6701a883ff6098283f3 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system_assignment_defaults.qdf
3b08c606fcf1c90c37360f8d670f5d1d *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system_board_info.xml
668ba247acf0c902487b430ec4a55a4f *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system_timing.sdc
8ff470cc054822b2fbbb1d94bc50856c *Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\filters.xml
0c05b9a6f69d41ce8ae9e6db505dcb91 *Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\layout.xml
8df6e12e67bf48a4f9fdb1606ba67c7b *Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\preferences.xml
06cfe5daec8e01703cc2205f4ebc5821 *Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\soc_system.xml
e4b9462a0844e229d6923291d934782a *Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\soc_system_schematic.nlv
441486c74057120513f4eed1abb58d44 *Demonstrations\SOC_FPGA\de1_soc_GHRD\hc_output\soc_system.names_drv_tbl
71a54f416a79b6d32a82665b3384df3c *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\alt_types.h
e71d341195a98426038fa190eaa50ab4 *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\emif.xml
75070011b4324e851c1f5e49ed206b2d *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\hps.xml
9001cd6ea02c7c0fb18840b53c25c7c7 *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\id
dc28576ab373307771162503aeea722b *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sdram_io.h
a65e62f6d01a2cb9bd4b6a44d11bf13a *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.c
5479587ee14f2c760c3e8ab8a8d8cb5e *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.h
eb72ae53fedafddbc4039da6d96de9dd *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
1a1c15f1d598855245aa80329f047330 *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
84c584511788fd16b81c3e9260a6f444 *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
07cc6abb1cc2551d2bee3e05b28a700a *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
cbb7f5e2aec211957c0c7f6ff9b0d244 *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
110775a51b681859cbb7075e7a5ad42c *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\system.h
cad865cd6b52a4a6e471b0a7c4251580 *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.c
bc84b4fad31f6821c0b41c6a46218890 *Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.h
3150bb307da5e71fcc3e01996e90b636 *Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\altsource_probe\hps_reset.qip
5fb9213c303b306e0e6dd72b76736b46 *Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\altsource_probe\hps_reset.v
aa2be8f07c7d2ee1b93ee144fc52a29d *Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\altsource_probe\hps_reset_bb.v
5333d1fffdc8b4c684f0f106b2bddc12 *Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\debounce\debounce.v
532dce3abdb597361c3415344df04651 *Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\edge_detect\altera_edge_detector.v
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\intr_capturer\intr_capturer.v
e6d0cc964bb3b61c3e74750a81554106 *Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\intr_capturer\intr_capturer_hw.tcl
19425c1bd0432175a72005a898ff9ac9 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.bsf
92afa61b7eaf62229cc846b18b77c085 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.cmp
cc99b5331e62b560072fef2d9584d46d *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.html
7624e23dfb12ce3f72483220e8adcdc3 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.xml
b8e56cb84ea2f2e8ffd316a48bd31656 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_bb.v
dd8471aee6b05fd2e82f30a74491fcfe *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_generation.rpt
529b497dfdba205688266a88255faef9 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_inst.v
f777a9c59285e302be2fa1308325fe3b *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_inst.vhd
82c37e8150ab2091b873ae0a3a0e1af9 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.debuginfo
18287fe32842dadd1eb53a724df6016e *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.qip
683f5d7c6a328a360db6eb17bb4dcbe8 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.regmap
420402f0c2554dd473da27c4e6bcdf32 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.v
8b8ea1ce4cdb7218220582f4c140cd3e *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system_hps_0_hps.svd
a60f9446140eae8f938c34e727d96af6 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
8dda188a5dc9467020ee2ac7c5f33cad *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
67699b6c36000fbac885df63cb99aa0c *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
d4813bb1b0888032b98ed7293a7a73bc *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
4ae6aff8ad187ba099a937af2dd0b1c2 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
7fa66161778a13b726773d1fa2544a07 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
1cb3aa8eb6ffa4ce63d018c68727bfe8 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
6b11be4fedb44cbed817611898d04c21 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
e5e6c1159813cccbff6c321d78c4eeaf *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
aec055bae1621c6a957355ea6fa0de5b *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
35515ae196dd5f0b5a1ace9d37db4511 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
4ae2f0a2bb84ed8b5729eb78487b746b *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_default_burst_converter.sv
4ab7eaba2f3d47847b822373382d45d8 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
84f89b70386f318f839673b6727f5c6a *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
4764b986716a1da66aa6f668591e1cef *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_jtag_sld_node.v
7bcb217ee4584f5e32df14e2814b3984 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_jtag_streaming.v
c268a3eab3b0edec51c94a94baf6c8e4 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
b874eb2d80d29644401d29e74431e86f *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
cf9d8e78117143a33107951ec2aa4d34 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
f5aac846e3ef52842196d8ea44cad9d2 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
b80bd8b2125f93233014b89abf8b96db *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
f110496b899b0c4d620b3c6e22023511 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
4d364adc544bb549081acdd532922a43 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
319ca50427a4e09453a2915e363be3dc *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
8f98b4aa61958f8a92b035975b9ee634 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
5bbc3d01abddfaa0cb8b91862508dd30 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
ff1d8cca88957e86cebe08469e8ad82b *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
04cc58320dfd90cabf16ad14ce2199e8 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
15a62beadd2fe559dc92f5d2d211f027 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
d1e231b0b73d73b98cdbc22d65319831 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
c1810a9ca56b43f0311300a34778a03a *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
1c1b6f0a452408bd0e59dbd79d2fbdd1 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
3b32bb8b42c9dd6373f6d1d7569ec421 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
e785479ebb35545c96b3928377b11a47 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
44c6f2891021a60573c473eb0fb5d4db *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
c71d8eb1a0fc7e0b52ea7034d0c04467 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
beb259f94a2bd2d4b17139c644295581 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_pli_streaming.v
9f8afb9ac6dd0c3d591c33b3b089797c *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_reset_controller.sdc
cbbdb7811d6c755053be9256b40e4f31 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_reset_controller.v
1de816c7d73e6c3b0262971eae71dcbc *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_reset_synchronizer.v
2a09a2fe93726d46414c9724c6a348ae *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
fd044db660510498405f927d0db928f9 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\credit_producer.v
75070011b4324e851c1f5e49ed206b2d *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps.pre.xml
9486298519a2b2265c7607b2ff6316db *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram.v
73cff5513fdf293b6c84ff126bccbbdf *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.ppf
7574ad90a35386df2279e105445a31a6 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sdc
5a4f05d075c0c92d4346f292fc23c511 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sv
d852049425ebe45e49066ce61daea2e8 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
f003149f45d0af8a47e984019877bda5 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
a79d152e9dd8b73a4b5dc60658e1ebb5 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
82f52f6d159fb3feaf9cae88bc093436 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
9814d0af39a888e6fc2fa01d16eb5ed9 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
6e362276c62d59d3184e0109f80d0fdf *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
33989967afa3a6b3cf827b3b8fd5a243 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
4e21f34c4be953af2103798b8e23d010 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
6a58090dff56cc6d456803c9acebc592 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
60dd81fba907a57aa901ee9ca42eabfc *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
41ab301cf354c85b87d7593a1fb9a9d7 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
077c2888a1ecc1f3202c78c008ca3cbf *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
f78882e1bac9356e54c67c607a46746d *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
347d035d64f588b9c5ff1ce1c6fce534 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
628abd6816c0a4cdb195aaca40dd41c6 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
f319ecc7a693d72f2b597693686ac907 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
0bdafa9206a9565b3ed6fe3b8537d3f1 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
ae633b046b4afbe3e32b3c6050cbad60 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_pll.sv
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\intr_capturer.v
572aae31271112e994068c55a11a18f6 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_button_pio.v
186d8f9d204f1f6c96ce77f9f12c2b17 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
815a5ff8634e4dc2d7e5b074d3d409ca *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0.v
246a87e71082f58b477947915bf68f3a *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
2c8a12427bbe0f9688248032fbc0a852 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
920e0866f72b33ba289dd3ce0f21565f *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
e10172002eac31c3cf9267036dad4989 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
808c4b1cd8906bc782228ae6c0eb011c *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master.v
6c57a39177176490ae5eff1b6f6c1f4f *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master_b2p_adapter.v
5cd4d85840fa41faaaff61c240ee4aa7 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master_p2b_adapter.v
e924734f4ded635c2984370ba66f0066 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master_timing_adt.v
e065b48e2ea7b1e1cb9eab08d6e292a4 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
9bf63a9f5e85aac79ed4473a4b0b0234 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
b20b709eba6721f1db727aa307c3e87b *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_jtag_uart.v
1798cf129b43c86ebf85ad327fe3f43d *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_led_pio.v
e8214bbd11bb6155ebfbe3aaada52985 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec.v
0cc255d258c8e6301b1d94b9a7dc5cf4 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec_b2p_adapter.sv
71b6fcd6926cec55d132e8460d02d4b0 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec_p2b_adapter.sv
01ca55da31afb4a82ab9e46fb17797e6 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec_timing_adt.sv
557cd860ca3b0f739d8c849f436f7b16 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure.v
226230d24bb4e2573e0ac9ee3000e3c3 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.v
17a01ee68b10faeac0c6ea08aec54c7e *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.v
e9ea2d3d974fdef76a0afeaa3fd78bc4 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.v
4dd78acb37622a75a360081b912a6cd6 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
4a67430c5ce4bac8eda4aa21bd82b945 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv
c52027726020f5ad186c4c6c8aca16cc *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_002.sv
e8f877395668feb9f58978ec08dfc84b *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_003.sv
24315c1244e08f0c0773f751b887efcc *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
3eada39a3707d75655fb52296880f51f *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
ab82083c90f54eedd0de5deb07b8ac0a *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
bce10fd5c4eb48e64844f81fb19b21ba *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
8fa0e6c65522c061fa8d771b67665859 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
b6e17e50dd327fa7137203ef792f1797 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
cd3ef9442da346bd077bd5f4d723f617 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv
b2973f5c339c1ce332c1bfb7117769ff *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_002.sv
5f6bf6c1943871a4ba99bbf110b1a780 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_003.sv
4d65e957dd67f29cdc18eaa4a1d32e6f *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv
be3839369e1c273afab2d46676d0cb51 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_001.sv
6368f400c822f3cf1a5f5ec3fb9dc506 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_002.sv
01177eb3083f92c8ebbadec8d6a8f2c5 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_005.sv
3b4e059e7bc4cafaccd585b6ae6c1b17 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv
9157c391c092466938daa351be6d3861 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_001.sv
7ec0922e585cf72499ac9c53aba5a4d0 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_002.sv
3fa1a32383b4dcc1979e74ce3a8ad02d *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_005.sv
d0ea86e07af0f14e95e1a1c04b6721a6 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
760a02ac71ae5aa888bc707a51c4b80c *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
75cd9eb0fdf5c4e69c2b97b5760a3402 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
5018897f721ca1b73f2f36ad75be074d *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
faf765ed05a43b7f33a56a0ffa68eb1d *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
4b58b673ecacee1aabc6f61d1ef225df *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
3d4d57781e40f5ffc73284046a188cae *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
1c1ae84e3c309dbf02d159910aba4a97 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
df13afadb3f8a3c57f7b33b001bbaf28 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
a9a1f3121334b0122b91155d589b2244 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
6fa425b88cb976323519d51125c64900 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
25a9716b17727bd3c315051a10736e24 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
40b24d513a8141c03af829261b515813 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux.sv
cf1a670be6f9a42e792a52f283a3094c *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_001.sv
e20d6c3a4cec1b7ff5090fe6eee01cc8 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_002.sv
21feb74b6c9abb277bc7611ea4b1c5d6 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_005.sv
b3161b0c656b2dec61d2c75841a62758 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv
bb94c1c076201d6c11c3541cbd241fc2 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_002.sv
8ffaf429459229eee7a8bc36f1cdbdf9 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_003.sv
d3eadf91147594ffc288996b4457f8ee *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
4659d800afcedb192456dab56806601e *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv
0ba94f5651da16b3e2cc6007295ec4fa *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
5d5b45e98c2213ebc19cbe2f92735d00 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
9a9962f11c870cf99ef4de3cf50b2da4 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv
a91382ebc7213fb8eff8913af8eda327 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv
6af24798ee887cc4615db45fe2dc1572 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv
0099322139c18a730e77992ba38fdf3b *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
d86a434f15bf3bcb332e830ce1551d0c *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
97a9eb4bd5cc504d1d3acf185044cdfa *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
75bedcbc08e67863b29692f2fb7e4c40 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
d984da8c60eaa1bfb749b533049d1984 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv
52a6699e832aa0121106dfeb15a52f1b *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv
bc67ba859f32b58a24d8710afc6fe7b9 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
3cfab2205ff3f2b84a820b4b5d0fc7b2 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
beb5ae657a7a05fec4c58c66ba78fa74 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
71a54f416a79b6d32a82665b3384df3c *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
e71d341195a98426038fa190eaa50ab4 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\emif.pre.xml
dc28576ab373307771162503aeea722b *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
a65e62f6d01a2cb9bd4b6a44d11bf13a *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
5479587ee14f2c760c3e8ab8a8d8cb5e *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
eb72ae53fedafddbc4039da6d96de9dd *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
1a1c15f1d598855245aa80329f047330 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
84c584511788fd16b81c3e9260a6f444 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
07cc6abb1cc2551d2bee3e05b28a700a *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
110775a51b681859cbb7075e7a5ad42c *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\system.pre.h
cad865cd6b52a4a6e471b0a7c4251580 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
bc84b4fad31f6821c0b41c6a46218890 *Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
b48e337c5e1ce715af8683981b9db809 *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\Makefile
0b9b9148268fbcb03340a47102fe03ee *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\preloader.ds
448f1b3480d680ede0c5a41322ffcd3d *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\preloader.img
580845f2cbca7ec20fb5649dde50ab4c *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\settings.bsp
c4f3f58784b263fcfb1ec20bdc60067d *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\u-boot-spl.bin
29d7f7f322b8b65577d5f7c1255096da *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\u-boot.img
257df67952ea381780b9a9350a0372bc *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\uboot.ds
55187bc1f9b0f09dd6642e30d2819d17 *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\build.h
80466151e14c75b9a01fa6555a2eb85d *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\iocsr_config_cyclone5.c
1504d54e75f62492c78bdb45dfc6908a *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\iocsr_config_cyclone5.h
d5ac63ac1ac3d6dc405df59136fbc4df *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\pinmux_config.h
c603dcc2d2bf674ccb578a4da30da0a6 *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\pinmux_config_cyclone5.c
6c742e50cb5a856912e846eec8de8d83 *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\pll_config.h
de4b1d0b911e9939622a92c6817773c5 *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\reset_config.h
0a0c7f37b43b0101ad18db8f042d85b9 *Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\sdram\sdram_config.h
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\de1_soc_GHRD\stamp\13.1.0\qsys.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\de1_soc_GHRD\stamp\13.1.0\quartus.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\de1_soc_GHRD\stamp\13.1.0\quartus_pin_assignments.stamp
12ef10eb7badbad15760a1c20726908c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\c5_pin_model_dump.txt
e98f8de64c7d32d860f60be324a636f9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.done
bfc7e00b08dc28a26089752ac324863d *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.fit.smsg
d98fd44892987bfb9bc32e80a679cfe7 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.fit.summary
d2df9e9738341c3b02e7a11fcc08da19 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.jdi
2d7a6b9c4e990471b8d75e3b1e796e54 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.map.smsg
4d6b0c9f249cc367de6da19f3a802aa3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.map.summary
db306c4790bb2fca87d3e433fbd4c98a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.pin
2733b48e838a5b1eb116050f8067ddbe *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.qpf
59bcd17fed339e5e68649c13bf02dc10 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.qsf
b015239dc339ade778fa9c6712951598 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.qws
5079f1dccb133606aadb39de3188c8fe *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sdc
7a91e6d0d4c36ccc467bff3752c24e92 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sof
63bc3f39190bd352d29a00d3b8f4fd22 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sta.summary
225488f42c8538e26fc99ae99d1c26fa *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.v
e97a21ddea8fb7588c11ea1d97a10586 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_sdram_p0_summary.csv
4f896daad690f176e20846f39d3ca8ba *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\Makefile
1bfe3f4ff0fe7a1fa76fa7fd74fcef0c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\PLLJ_PLLSPE_INFO.txt
dd7a3721c0d7f2cc98e17bc490941623 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\quartus.exe.stackdump
cb181dbbb99ce43a13ed0fc99e50f4db *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.bsf
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.cmp
c5c5fcf511f097ef129accc73102aed7 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.html
560bc8ac0d6c306e29bd6d635c00bc9b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.qsys
f2d4668e75e136e5aefbe76d0d4e5bd8 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.rbf
2fb0f7b5117c2975a4d4e038c681fd5f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.sopcinfo
bfc54f142c082a236b8ed0b5fbb4371d *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\sof_to_rbf.bat
7d4301cd84d3173f9651b69e54546bb2 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.bsf
da51753ce03933488aed73fc69610808 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.cmp
20bdbb12cd094391efee93dd083e4048 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.ppf
0d41761d754f0992972ce1d3d3132908 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.qip
72208d04fb3475b3a8c542a4186cceb2 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.sip
4f37cf864363542fe84b50890ec5b494 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.spd
b75cc7fb2b9a16f07dae10f2bd2af0c9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.v
94ebab59a119b6270417590af7aee52b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim.f
9c97847098d6154df17027adcbd43199 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\filters.xml
15aa5e3f521296ae0ecf4f7cdbc1e9d9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\layout.xml
4417f911803878bffeaa677deaac58a9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\preferences.xml
0d6a5f41dde65209e8787f5f82286c8e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\soc_system.xml
441486c74057120513f4eed1abb58d44 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hc_output\DE1_SOC_golden_top.names_drv_tbl
441486c74057120513f4eed1abb58d44 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hc_output\DE1_SOC_Linux_FB.names_drv_tbl
34646258655eb2d3007201d81d2043bd *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\alt_types.h
69810220771ce0394167ff06640230e6 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\emif.xml
d09fd2bd1286958a92e6f4a65f85e352 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\hps.xml
ad8779b8295fd02b4bdbd99935938d98 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\id
1779ed0328dd4a9f2b015c1240638b3e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sdram_io.h
9887a97865f2f2c80337b371e2168cd1 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer.c
88093dc7f6a27e916eb56f5ad6b5bffa *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer.h
07c96e06f047d08224a6699959bde9e9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
a1f4591dfe951a6ee48a661b33578c6c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
79b71553765d23aa7279385b77edc274 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
7a0f720b49e6401541e905c2b08e68b4 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
2159a45279810aa437455d6f3c0978de *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
a1aa23bb2e437bbc76e671cc3871b3ee *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\system.h
fdda2a1b51d72191c40f19377ee96357 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\tclrpt.c
38e4256473f893829e49b6d81b3cab08 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\tclrpt.h
5333d1fffdc8b4c684f0f106b2bddc12 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\debounce\debounce.v
d525fbf33498eb8101631ce35245c603 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\intr_capturer\intr_capturer.v
f190897d55c0d1480570ebd2089c679b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\intr_capturer\intr_capturer_hw.tcl
68046c00b685bedfc1aec9f1cb5cc2ba *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log.mif
242f759d2dc7592637599db179d26f5a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_512x54.mif
bb73fd89153d43dfc7d35cbf2db20b42 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_fifo.v
094ea50524563bcd8e02effdd631739d *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_generator.v
e240717ee3a38c0ac91987c606a6b300 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_generator_hw.tcl
6e134c1b7a706ae627d9c3e81016a6e1 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_rom.v
67301f8cdd7b2f41be2c43cc0c231987 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_ADC.v
4ed447de9ef4beafa07fe6bcec4d2ee3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_DAC.v
a9a88809cba24a4874b9d8f0d7eddda6 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo.qip
cbdec19db230c6c0c767d728074ffe09 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo.v
1e5cb62529c55c38413f50848dce336b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo_wave0.jpg
60258af576932b694d7806796f8adbc0 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo_wave1.jpg
65bf2f2e40187bbac543146d0ccf07e3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo_waveforms.html
8c02e7af5766ff320c2f4266ab69ee9f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_IF.v
c6fc1633019cf94c25dd5fcbaca6fb22 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_IF_hw.tcl
3d3f6684745f9a4215b8271185a29af3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_IRM\irda_receive_terasic.v
8e150afa9debf7de2e5c940163d3136e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_IRM\TERASIC_IRM.v
a78fc2732dbf6dbf9e8e9a8296b532bb *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_IRM\TERASIC_IRM_hw.tcl
ecaccac98fe6c1ad793d0cbfd76eb3b0 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system.v
642114c9f069f54c8f57f688937cac0d *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system_hps_0_hps.svd
f3069db46eb5c30c5fb377493429f811 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_fifo.v
7e0f3530bbb3327afa2092527d8b739b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_frame_counter.v
ec6455abd1e75ec56308dda55593219d *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_generic_count.v
114900e0c89bf5ff9fe04db37bfcf93f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_sample_counter.v
c3ad147f10a747bcf86bd44f29911803 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_sync.v
9cb1c2e2eeb1a077ee9b91237bf05517 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_sync_generation.v
61bcf2cc01edb10b3724f43395713d69 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_to_binary.v
811e6c17088701d0dc28549dfab2803d *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_trigger_sync.v
f9d44165d50daf22d9dff027b3c61872 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_cvo.sdc
657166a97b539f0779b72ac8617de839 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid.sv
a7fcf6105f99a50a8a90bbe09f726a7b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_calculate_mode.v
385ea137808bced502bee2161b0c93b5 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_control.v
bfaaf69905445a7c97a17b2daee20441 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_mode_banks.sv
43b6a04ed87e7884ab254f59fb66a2ba *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_statemachine.v
ec39207eb8df378b89e1a2d3697d2e1a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_sync_compare.v
784e8988d3dab66b13a8e02cb354fdef *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd
38705841ef50081932758e550f4f7452 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_avalon_mm_master.v
723ff2d13e32b1763d420e0b299cd702 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_avalon_mm_slave.v
16d67333d508e6f588ba5745f882078f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_fifo_usedw_calculator.vhd
53c4e60cdc61e297c53d632bb2b662e5 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_general_fifo.vhd
eed2f1b419ba3729324ec121731f8be2 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_gray_clock_crosser.vhd
c37d568ecbd93b78eb4782cbe37390ae *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_logic_fifo.vhd
76b98affd4f96d1a8ec18dabb7182789 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_one_bit_delay.vhd
d207d98a21234fbe6279c7be57d48c4e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_package.vhd
c8563ff2f92791f535ee7d07aafdb1a6 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_pulling_width_adapter.vhd
c098c0183c824527257baa7f2f26699f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_ram_fifo.vhd
a09e88436470bd75fbdc47b0c6c5d4e3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_std_logic_vector_delay.vhd
27e38ffb6c4251ed6dea22a3c6e37e5d *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_stream_output.v
5c4405539ec097d235310149508d0d8e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_unpack_data.v
1e3f883b65a8d9dbf2fa1ddb6ca5ac2d *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_prc.v
a261bd547fc41c7e1cf1b905ba16ddc6 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_prc_core.v
85d77bb97b103f8b1adcad4f76e08829 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_prc_read_master.v
20244c5f2ffc3f77b020233ca59cb932 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr.sdc
ec34a4343854e2a713820a0dc7a9a99b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr.v
4fdce15863d395b46fbbff7a0cb243f0 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr_control_packet_encoder.v
852eec978e6152783a1c1a8f8fb3bd2e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr_controller.v
d3c2df09d881c1ebe482a24a05326157 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
8dda188a5dc9467020ee2ac7c5f33cad *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_packets_to_master.v
c58266763f88b5bbeb0d085b20d8fbab *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_sc_fifo.v
67699b6c36000fbac885df63cb99aa0c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_bytes_to_packets.v
055649d09695f585b378b712b29dfcbf *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_clock_crosser.v
5e89dde91a176dbb1f2dc49720402c25 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_handshake_clock_crosser.v
a0b7c9c371a056d9d240b16f17be9aba *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_idle_inserter.v
6d14ad15263d1462aa7848e4b4fe8b2a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_idle_remover.v
e35310b2f72a73143adc618ffbc5a2e9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_jtag_interface.sdc
8f10c05ae7f7600e49a8160201bdb659 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_jtag_interface.v
e5e6c1159813cccbff6c321d78c4eeaf *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_packets_to_bytes.v
281a1d6c2d266feafb5ead1ea252cc92 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_pipeline_base.v
af29a52acace781d7db1e381b0946329 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_jtag_dc_streaming.v
473e6edacc5e2dc778f8ca9e7ded2500 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_jtag_sld_node.v
91cdf9c83d10abb667dfaa2782cae417 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_jtag_streaming.v
6788684041c75e6e5a47e951a819bebe *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_dll_cyclonev.sv
a3f99ad97e87a683518dd0b395959a07 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
f68e2d397d130573b72accdff1d24195 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_hhp_qseq_synth_top.v
9af62f5b198ffd9f6c7d659f7b6a5762 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_oct_cyclonev.sv
f6a35cc69beee885295952467e2c60b8 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_address_alignment.sv
67610cf848abfeb2fa05e6ee739d3c6b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_arbitrator.sv
ba9250044d93c5c567ca09451647e5e9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_axi_master_ni.sv
165d5f013f55b080b7cb682618ea2a8a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_axi_slave_ni.sv
3ee52c23dbf2b819b4b96ff6b7efe8f2 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_burst_adapter.sv
aa8824f850ec9ae55a260599d29b0ac0 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_burst_uncompressor.sv
ee40ee86865279f1168ba1de616a0ad3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_combined_width_adapter.sv
20ecdd92fac301a4a55f13eae1da93f6 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_master_agent.sv
99c261e9743b796ae6dc159eeae68735 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_master_translator.sv
9336abc783ad578707f8d755d6528f99 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_slave_agent.sv
1ca40f79e1d810fd4bf21d57a88af646 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_slave_translator.sv
914473c9e79fb3a4c96176e37ac6fe9f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_traffic_limiter.sv
537ad54447dd50f4f0268917cac51493 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_width_adapter.sv
beb259f94a2bd2d4b17139c644295581 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_pli_streaming.v
3251e92aec8ccc673f2c3e2f65cf2266 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_reset_controller.sdc
dc313290eefd28210fcbe7378ab0300a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_reset_controller.v
90e1f0e6e08c847a230206c3f863c38c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_reset_synchronizer.v
fd044db660510498405f927d0db928f9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\credit_producer.v
2f0629fb3132ddc07afadaeb30fa347b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps.pre.xml
4ec0d10ae6884e9dc6098c06843568de *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram.v
11ba658ea436126b26384f01f47c61f9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0.ppf
256b9108503cb4d1c7976a352847ef4d *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0.sdc
22d78ca1c691053482d20c72cbd968aa *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0.sv
d2f39e16ddfed7848c3ccd721979c911 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
3185a1be45941b52bb97dfdfa8811100 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_hard_io_pads.v
6b3ab546274ea4c610a5af2e3d825279 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_hard_memphy.v
7a83fb454cad1cf35b9559fe716b9d2b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_ldc.v
579d6d11e4d7a08cd2309d1562f25fca *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_altdqdqs.v
1c3f36d6ca910c0beacf8f15f3343711 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_clock_pair_generator.v
9b0d511f51451a339359cc415a79423f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_generic_ddio.v
ec722a08c43fd49adb2efec8b605c51c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_iss_probe.v
f071ffa40d4fb20656c63d4b3b5f0752 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_parameters.tcl
d80025ccf633a208a14d58a57a82667d *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_phy_csr.sv
0a89339c6011ec1371f4a81d6d6ed9bb *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_pin_assignments.tcl
e3f773d3753f537cd61c65fb7608e7b3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_pin_map.tcl
bab5e7de7675d383627ea16a697b8970 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_report_timing.tcl
a89627b47ffc749f2bae029bb8a6cad8 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_report_timing_core.tcl
848dd86af5e1dcb68ef8c7f049599d3e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_reset.v
cead048b1b047631128f9e9634eb6ee8 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_reset_sync.v
31829b58dd3cece408405136fbda86dc *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_timing.tcl
ba719efcdc62a0ea26332222ad30d750 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_pll.sv
d525fbf33498eb8101631ce35245c603 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\intr_capturer.v
f87cf91471bd2f0b098f3ab01b18dbfd *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router.sv
2f448c2e468cc9880bf3026dd8623a6c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router_001.sv
44aeb2a6bcab369e570d5e76f329c84f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router_002.sv
b7d9e0a5e4d2249d48f630f3377ad193 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router_004.sv
f7470ec8fcebae721fbed99519e4b8c5 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_button_pio.v
9478b384d9cd401fa3c418c1a9458d9b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux.sv
79b36943cbced90c63d6151d8785aeb6 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux_001.sv
ae8f11e532efbca8bfe53e1c76e6edec *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux_002.sv
224eab80a827d7b9f07ac43bcc948753 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux_004.sv
160aa0d10ea80e30eac34013f39cc2e2 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_mux.sv
6d558c6e2b4c1eab2a4cb46638d527dd *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_mux_002.sv
82733ec28561b4438d90afa20f7ac733 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_dipsw_pio.v
4e3520b25e209b49dc308cb57d2a151c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0.v
1382333e4486fbcefcb5715701de7888 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0_fpga_interfaces.sv
d65de432dd1e77bb22dc910d05da6ba4 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0_hps_io.v
f36151ddea718d3b8d0c70884490cc2c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0_hps_io_border.sv
97388566ccfcb9d8c056ad778f80044f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_id_router.sv
6a6d5e07c7d891b4383d18c1663a8d41 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_id_router_002.sv
53c42c326cd78c81ea1157eea95f4687 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_id_router_008.sv
bc548b1648f169700249f4744ef79c7c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_irq_mapper.sv
cc53cfeb89d9f216f38d52bd4bbfa3e1 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_irq_mapper_001.sv
8b25d878285efa13e7fc38ac0adb0a07 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_jtag_uart.v
a2c99e26ac0308866ed67ee90f6ceb34 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_led_pio.v
62b5f759af85646941ff66c93662f01a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure.v
226230d24bb4e2573e0ac9ee3000e3c3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure_b2p_adapter.v
17a01ee68b10faeac0c6ea08aec54c7e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure_p2b_adapter.v
e9ea2d3d974fdef76a0afeaa3fd78bc4 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure_timing_adt.v
2a3a082c0f9c8bc574cff5fb82df06ba *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_pll_stream.qip
ad26829114d8bd6726c32cbfba579280 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_pll_stream.v
0eb0c0c3d83637580f56f3904941d6eb *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_demux_002.sv
b9792290ce5ad5b82e2f234e3df7b97f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_demux_008.sv
764e34c9c78842d99c58fb264f91c582 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_mux.sv
b229ba7098f3cf906376cd6b356d520a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_mux_002.sv
e30858e650dfa0443c7bfc995e169b8e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_mux_004.sv
0459d9eedce2846845ddc602cc3ff8ac *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_sysid_qsys.v
34646258655eb2d3007201d81d2043bd *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\alt_types.pre.h
50106e873bbb8d23d59a10d4b83937a0 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\emif.pre.xml
1779ed0328dd4a9f2b015c1240638b3e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sdram_io.pre.h
2b8df75f8a06da6ba7573ebbe1a4efce *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer.pre.c
50eeb5a0352b64c9a442e8c742414152 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer.pre.h
07c96e06f047d08224a6699959bde9e9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_auto.pre.h
a1f4591dfe951a6ee48a661b33578c6c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_auto_ac_init.pre.c
79b71553765d23aa7279385b77edc274 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_auto_inst_init.pre.c
a367c3d6fa1e3a9137cefc54df34c22c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_defines.pre.h
a1aa23bb2e437bbc76e671cc3871b3ee *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\system.pre.h
7b6fd0ae7e7a50420b3b011c44b9e4da *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\tclrpt.pre.c
38e4256473f893829e49b6d81b3cab08 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\tclrpt.pre.h
a1023a6d8f9c59897b935c0890b3dbaa *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.debuginfo
2aac25c7a00106f8c112f4e714c9cd10 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.qip
52f71ccdda5b843509099c46db9300d7 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.regmap
6d0a59a541a9bab8c4f0b5bfaf3b3ddb *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.v
91ec6b72f93f6c35157eb70f5a8c5f51 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system_hps_0_hps.svd
41364bc80a8e263869592324781b6157 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_fifo.v
51d2f5de85504603d6ee143968fc868a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_frame_counter.v
d62485a13a8c9c0890dd31b45fa24709 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_generic_count.v
c986b62fa3940861a713b469232e3144 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_sample_counter.v
8f0bb16f49c9277c88fa800aaf7f5dfb *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_sync.v
64d74de4fdca559deed00e3ea4657a9f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_sync_generation.v
cd6c2d41ce6a4cd71b76ac8e3df91d6c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_to_binary.v
78081a913809f4e9efec8cb43f8b8109 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_trigger_sync.v
94dfc6931c404b44297718427a7ae341 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_cvo.sdc
1dba6d35defab6ef6df989e71410aec0 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid.sv
504197b9f903fc23e125f802d02e5a85 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_calculate_mode.v
83835c2f8bb279a36ffffd7a71ee3ca2 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_control.v
92db26d7043161dde864d9a696d7088f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_mode_banks.sv
98b13d691f90cd55100ff335fcd20584 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_statemachine.v
387dbeb17942c4c537319faf19d9c86a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_sync_compare.v
8cccb544282e295fe3462e180a3ae7d1 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
8dfd77b0709b4aa186c05c6b6c72c7fd *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_avalon_mm_master.v
58690e02e7602975780547484f2f564e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_avalon_mm_slave.v
319b3a1ca198b9efa9e03ffd41b138a3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_fifo_usedw_calculator.vhd
5d2922b6acb7efcc448cbeba7eeade4b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_general_fifo.vhd
a4c8b124b045f66906b5b8a1945d20f5 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_gray_clock_crosser.vhd
d10079ff22b42a9c01b428f3b72c52e8 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_logic_fifo.vhd
841189ff574996f55bca4686c330e66e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_one_bit_delay.vhd
54448b8cd554defe777a008f1a67b46f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_package.vhd
76c40953655468c54911a27d782525da *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_pulling_width_adapter.vhd
209eb8bdc5bb4472888c0a59362ffd56 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_ram_fifo.vhd
64136ada32b9d1ad5e87c2c00d5743cc *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_std_logic_vector_delay.vhd
c8aa4836f723a3eadd529e120b1c5a4b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_stream_output.v
337ad6afa9cd6cf067ecc821f611d0ed *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_unpack_data.v
53f8378839b7e67c1505203145b0f2b8 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_prc.v
684e7eb55370f5dc0efa9dddb649f15c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_prc_core.v
1199b8445418f62be0265d50cf8a547f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_prc_read_master.v
e7bba02659928df61b959b7e46d66ae3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr.sdc
c3d802603ff1edb58afb30c2c93c3e42 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr.v
5c810574910e360bc374a779d21b13c1 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr_control_packet_encoder.v
280347174e089283b9a5130bd6ae3166 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr_controller.v
ed027aca395d5d10c10e85fbfcb6d7ef *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
8dda188a5dc9467020ee2ac7c5f33cad *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
67699b6c36000fbac885df63cb99aa0c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
cf2f58e2e334282749affcdbe76afd37 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
81857a133629f3822785974f0497270b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v
a0b7c9c371a056d9d240b16f17be9aba *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
6d14ad15263d1462aa7848e4b4fe8b2a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
e35310b2f72a73143adc618ffbc5a2e9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
8f10c05ae7f7600e49a8160201bdb659 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
e5e6c1159813cccbff6c321d78c4eeaf *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
3898143aa95db2ab36f8561486417b13 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
af29a52acace781d7db1e381b0946329 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
473e6edacc5e2dc778f8ca9e7ded2500 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_jtag_sld_node.v
91cdf9c83d10abb667dfaa2782cae417 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_jtag_streaming.v
d69f182778fd8fac777737c5a7a55d30 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
a3f99ad97e87a683518dd0b395959a07 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
f68e2d397d130573b72accdff1d24195 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
09fad780c795da110d10beb7e59d95ff *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
f6a35cc69beee885295952467e2c60b8 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
3cc83dbed78064c42baa1ff39847b932 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
c73a34e5513078de4feea3bcebe568b4 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
1746dafb72d5f515566ac94ee91336e4 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
5b3f8d4195f6194c89b26adf1ff5dac7 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
492e326e0a4dff5a6f8d7fe7f292123b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
c341133b42f99767d26462f5407624c9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
64e11e07298e79b312ee74d555876cee *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
4a23907e531bb04f269836899263dfbc *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
c50fb5ee984aa0b90ce92bc0b368aa4d *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
bb35abd9b96a37a16be41775f07838c5 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
f487dd245262445d609861baac4afec3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
b25661846cda6c650532ef23f384aff5 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
beb259f94a2bd2d4b17139c644295581 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_pli_streaming.v
3251e92aec8ccc673f2c3e2f65cf2266 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_reset_controller.sdc
147e1d9e288b4467c08790d78e951196 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_reset_controller.v
2dd905434bdd52fc2e58e8bb76ab9f17 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_reset_synchronizer.v
fd044db660510498405f927d0db928f9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\credit_producer.v
f8f745d85244c29c8d36e470962b550b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps.pre.xml
ad79e813fb0e52c27105a12d8c478cd3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram.v
73cff5513fdf293b6c84ff126bccbbdf *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0.ppf
07e2cd3b01ff7887f458ed7d5b90ed54 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0.sdc
d9d47884313d61f7d4fe28ee7b55d8bc *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0.sv
d2f39e16ddfed7848c3ccd721979c911 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
3185a1be45941b52bb97dfdfa8811100 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
5cc5267ac2c15acf4795ac2ca56f305f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
7a83fb454cad1cf35b9559fe716b9d2b *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
e7ea466dadf1260f12123ed546d2f0e8 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
841a1c4eb05795c883c47d167a639333 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
9b0d511f51451a339359cc415a79423f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
ec722a08c43fd49adb2efec8b605c51c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
f2dace69a083dd97a86df521dadc0536 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
bd5968fc04dff0d6c8aef39bdf8d4bab *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
c7531ad34cdf3f621b0e96cffb48c707 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
248f5d8960fa51b54c773350de9455bd *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
451f2784ae2e761cc9f4259f3ab95020 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
bd91c7694333a263eb5aadc8fcd371cc *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
4b9e4380b93aff2d5c62d2e3f0a03e3a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
cead048b1b047631128f9e9634eb6ee8 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
4e57c3d62239284c1aa15e28bc376d32 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
bad856d4a85a971506c611d86db3e7d1 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_pll.sv
d525fbf33498eb8101631ce35245c603 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\intr_capturer.v
01c1583aa24b322c5dbf8ee345a14777 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_button_pio.v
a0d54c6561d47ee7b421d7581cfa5903 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
ab4ece56628159c4a3caf34eca1071f9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0.v
3e679278ff451545ef09c3030526159e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
daf0d1bdd51156a49291e17f6f191426 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
b7ee00d0925704c2693c791821d8a271 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
e415e050b5d4b57672bbfb0b2a53e2da *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
b1ecf644283a364b2f5a9a489603b9a5 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
4e64e0ab1133f461507d7bcf7d316e09 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_jtag_uart.v
748f16a87a309cf42099df4120eb6ecc *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_led_pio.v
0c81cefe6e54ae9c159a28511a4f39bd *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure.v
226230d24bb4e2573e0ac9ee3000e3c3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.v
17a01ee68b10faeac0c6ea08aec54c7e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.v
e9ea2d3d974fdef76a0afeaa3fd78bc4 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.v
2ace36199bbddbcbc7e26d657601a229 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
bae9ed1959de609bcd780d4dacef9532 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv
d48c4d83bdfdb9ad9ebe8961d3208ed3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_001.sv
ad3e1e4f7d9430294057dd87fc356885 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv
952898823632fb26f4e3fed7636792a8 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_001.sv
bb10a88ce393f07f3754e7ba5e2fbc4f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv
85ad4d53330ee265018bd9cc21d9e0d4 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv
07f7b4048159440c38c365b1933ff4fd *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv
0d5cf1a8bc6759c1214a9df7010986c4 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
c38840023bde4771f713eb0b8c26f559 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv
c4aa5cc3676a06b6143820d6e4f6596e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router_002.sv
6e5f3337ec28b846d963f7fdeb4fe424 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv
fc3ac0720c878b140b1fa349aeaba0c1 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux_002.sv
62de04aaf5c3b1bd2c355d594357b982 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv
111cf489fe81e0ef0118ec25e8f9c9ea *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux_005.sv
9c1d5d51bb029a317c4799fa525fdb19 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux_006.sv
09ee5d8d4d6043b08798cf3f618b4159 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv
42fa159d58332b8508b0c64de1a5e149 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router_005.sv
4312f11249b9af3665602deb7c7a9574 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router_006.sv
3bcb54d4b5ca97ce9b5eea6e834201bb *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv
726d9e4c4f38e9f75d53a7dbd6709ee8 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux_005.sv
f7872e08df8e624d804e622f64feb9e0 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux_006.sv
06af676de93b6fa67f209fcd913260e5 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv
ee6baae36c141904ecc3b640a488a5f1 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux_002.sv
2a3a082c0f9c8bc574cff5fb82df06ba *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_pll_stream.qip
1b17097ff3fd2199a1d88ffabf1e092a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_pll_stream.v
39a93af02d6099657755ab0164e0c3f3 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
34646258655eb2d3007201d81d2043bd *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
69810220771ce0394167ff06640230e6 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\emif.pre.xml
1779ed0328dd4a9f2b015c1240638b3e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
9887a97865f2f2c80337b371e2168cd1 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
88093dc7f6a27e916eb56f5ad6b5bffa *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
07c96e06f047d08224a6699959bde9e9 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
a1f4591dfe951a6ee48a661b33578c6c *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
79b71553765d23aa7279385b77edc274 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
7a0f720b49e6401541e905c2b08e68b4 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
a1aa23bb2e437bbc76e671cc3871b3ee *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\system.pre.h
fdda2a1b51d72191c40f19377ee96357 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
38e4256473f893829e49b6d81b3cab08 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\stamp\13.0.0\qsys.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\stamp\13.0.0\quartus.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\stamp\13.0.0\quartus_pin_assignments.stamp
a9be11073be2c9fa8a81f48c51eba377 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll\vga_pll_0002.qip
16253d64fb851c0bf1bd3805ff1e087a *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll\vga_pll_0002.v
24fca20d72106ee2bbacc4cebaa166f7 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\vga_pll.vo
68226d6b9121e6d186afd8f67da7ad1f *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\aldec\rivierapro_setup.tcl
270b97d4533eb6b4bced19ae356139a7 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\cadence\cds.lib
67f9ae93e72b12c67795742f1dd40ce2 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\cadence\hdl.var
e8f57475bfb7636423bbb20122ff3463 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\cadence\ncsim_setup.sh
402ba2b4fb760e84989b16e2ff702e52 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\mentor\msim_setup.tcl
ff707d62adf2d69b46d1813cb49944a2 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\synopsys\vcs\vcs_setup.sh
8d0e14895dee0bf95263149ece1d5622 *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\synopsys\vcsmx\synopsys_sim.setup
3663973d281614dc416664cdcc66eaff *Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\synopsys\vcsmx\vcsmx_setup.sh
12ef10eb7badbad15760a1c20726908c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\c5_pin_model_dump.txt
8a92d9260346b4380d0c9c4d2a13b40a *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\cio_dump_disallowed_lists.echo
184f1c4de336b250497f37456d715e20 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\generate_hps_qsys_header.sh
f5e7bfc3b39376569202274134debef5 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_0.h
b51f06985c1903a536253a304a412bc7 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.done
bfc7e00b08dc28a26089752ac324863d *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.fit.smsg
e75604bc2ce71068ec2cddfe4657fbe7 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.fit.summary
3134dfbbc55186945ad18acd90fcd745 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.jdi
b241b36b0d1279c3be5a05d989da9d28 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.map.smsg
0e37a5aaf4303e7665bc521e52a127b1 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.map.summary
26ea0565f1c7d8dcd452841046023b70 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.pin
ce3bd7c6a1657f08a8869d0a1d3b7f30 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.qpf
21e48dcd732e0f36447b9b30cfb2e1a5 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.qsf
a6ad61c3e962526b4c37aa28ee6e83a3 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.qws
be07df285b6e91ef6d46ab84a1cddf9b *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sdc
9cd75dbee5e4f2418be71a7cde5054c2 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sof
f5bf08536a69a591bcb7836006fedc01 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sta.summary
1e523ee0f46ce420d88366a3f927d168 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.v
9eaa43a77be14e2226c438f8c61d20eb *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX_assignment_defaults.qdf
83720437c71476e9a0bed1b9eee5b0cb *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_sdram_p0_all_pins.txt
a076bc35261418f7b68b6a59baaf0901 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_sdram_p0_summary.csv
1beb252576f1a6b911b14073b1380322 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ledadd.sed
10a889e2c55490ac46af484a7de94a4e *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\Makefile
b7ced4d40d3357065c9fc253df98c774 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\PLLJ_PLLSPE_INFO.txt
18dece6b6b4d6eab3d70bcb9c208925d *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\preloader_with_header
0c1285f3676128fd5fc5e3f2d58b1d3a *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.bsf
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.cmp
337ff47877f67c5ccbcc3102898e7c17 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.dts
b4de31d2d33da1806db7a1acddd363f2 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.html
2eaa06eb717bb9e084c00f21fa2a88f3 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.qsys
c1bbb7cf79fb0d1a1b4d686dbef1b216 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.sopcinfo
9c97847098d6154df17027adcbd43199 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\.qsys_edit\filters.xml
ba958af6b2f143622546ac58b7598ef6 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\.qsys_edit\preferences.xml
441486c74057120513f4eed1abb58d44 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hc_output\HPS_LED_HEX.names_drv_tbl
34646258655eb2d3007201d81d2043bd *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\alt_types.h
2aeb17a1f7e9110d41689f405b12f4dd *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\emif.xml
f8f745d85244c29c8d36e470962b550b *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\hps.xml
95d280333dbaab169b22a8c4469a237e *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\id
1779ed0328dd4a9f2b015c1240638b3e *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sdram_io.h
cb5dc3133cc23efa27f7ab1da814f6d0 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer.c
24e43690a2e8c0d0ebd0dfcb21c93c75 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer.h
74c21a09a2cc983904f31acd1a2699f6 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
a1f4591dfe951a6ee48a661b33578c6c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
1e8a0218f1eeb0701706915486759c8c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
98b52831ef7f0bf0a4a82ad4b6cd9d1c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
201fccd06e42d782c7953cd9f29afa41 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
a1aa23bb2e437bbc76e671cc3871b3ee *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\system.h
a35bf5284ad706ab2840a18c77b8f773 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\tclrpt.c
b9e53263a1c848baaf369763097b001d *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\tclrpt.h
5333d1fffdc8b4c684f0f106b2bddc12 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\debounce\debounce.v
d525fbf33498eb8101631ce35245c603 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\intr_capturer\intr_capturer.v
f190897d55c0d1480570ebd2089c679b *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\intr_capturer\intr_capturer_hw.tcl
714af115e006fc59e57b8bac945ef5d1 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\TERASIC_SEG7\SEG7_IF.v
54bd5af2f69875775485cb3061eaedaa *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\TERASIC_SEG7\SEG7_IF_hw.tcl
a594a4cf81052336fb5403e77902c608 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system_hps_0_hps.svd
d914ceb65322b22fcdc1e0f8713c23f7 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system.qip
6af8d32f2d921076851e51bd9e197d31 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system.v
af1402da8faa1f1ca237966bd93eae49 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system_hps_0_hps.svd
3f1877f908d92195044d47b0e7d19600 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
8dda188a5dc9467020ee2ac7c5f33cad *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
67699b6c36000fbac885df63cb99aa0c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
478bcf7748b66941cc90184329798f6b *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
a0b7c9c371a056d9d240b16f17be9aba *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
6d14ad15263d1462aa7848e4b4fe8b2a *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
e35310b2f72a73143adc618ffbc5a2e9 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
8f10c05ae7f7600e49a8160201bdb659 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
e5e6c1159813cccbff6c321d78c4eeaf *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
5aa9de6a13be30e81ecd8480518ef1a7 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
af29a52acace781d7db1e381b0946329 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
473e6edacc5e2dc778f8ca9e7ded2500 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_jtag_sld_node.v
91cdf9c83d10abb667dfaa2782cae417 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_jtag_streaming.v
07cf07941758e8a4b97291f9e3a2b274 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
afbebaf23b3c25e28e7a15ad0ff69a1c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
07a630509768de0aed01f3a406f94cf6 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
c419b82fc0a9ca4db61763430bdfc44c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
235798be70cd662f90e2971015006440 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
154e79e96efd9078fca7567956e70911 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
bb35539893d11a4465bdb3727e12b46f *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
fcdaf5c00a6bd5257d50484554588c38 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
18f4e959b73f25a2494e5e1bbbb388f7 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
b10fb04f6d0157ed5becf4721a507824 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
5326374f9f1b7672a73c509e85422677 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_combined_width_adapter.sv
389bfa443e50e54b6595e307c787ae59 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
0fd9631617b8d0cb26f384f9a59fec6b *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
6dba7fa12ddc04b7dba39530a4e48b37 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
58acfc9243495ce75b3e4fd6da7486df *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
49032dbdc919e54bf1efadd8a647e943 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
ee7d10027509817c8da6a2f1b5d2ef2d *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
beb259f94a2bd2d4b17139c644295581 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_pli_streaming.v
495e908597dd509da1b4a9f8dde7eb0f *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_reset_controller.sdc
feb9cf148c4529a890c041d23edbac7d *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_reset_controller.v
c781ff415c71fcf7821525d8a7264f61 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_reset_synchronizer.v
fd044db660510498405f927d0db928f9 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\credit_producer.v
f8f745d85244c29c8d36e470962b550b *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps.pre.xml
12f52bb15ce0e555f1ddf42466c1570c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram.v
73cff5513fdf293b6c84ff126bccbbdf *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0.ppf
6537ff0fd612f41f16b1b07a123f0ade *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0.sdc
84ebe2ce7e8cb1ca81c811fd07b31672 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0.sv
7d60e4679a5a29764a8844f6b9361c06 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
6de12b31698bfe8e24030042b1686bc3 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
dcd5f2f521c9ee1f1a0b8538abc5a2fd *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
ab026152cd1f3d60512ea44d2d3bfddf *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
8adf7510f0143f7db31f9cab070bc402 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
dfdb872e6d103458107fbda3c238aa4d *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
8a810403728ad5b94347a718d675144c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
bb4dc9c02f6a5ae306de74f00673902d *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
ac19e88afc480dcb5e3ea93df532a7a3 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
bd90510d09b78adbb7614221f65e5878 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
936b3b80bcbe07187c89695708a24c86 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
8f8de3c7b776505df730dd5ed456fabf *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
237ae78693fb9c6fa0da67bf556c9248 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
45096b9218c27b9fabc50a559c9e63ac *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
6fe72851e4644d9c6401ca73f45869ad *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
95fdbd1d770aa151467c067375408005 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
881ef3d74dc11f9d91d92304a8453c67 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
87746ad3c2214b9645116f713a8c73ef *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_pll.sv
d525fbf33498eb8101631ce35245c603 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\intr_capturer.v
714af115e006fc59e57b8bac945ef5d1 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\SEG7_IF.v
f53686ed5efc6f75bd27117657b9fda1 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router.sv
4fb696bad1f8ec8e5ce0b19ee6c4a758 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router_002.sv
697a03d3d852d42ae52a06928594b506 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router_003.sv
b013c671de8fa8bcb77357d8023db514 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router_005.sv
c8b4eb8bd59d4f6389f13e53b947e12a *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux.sv
d1206303e0964ed055ba62d6a714da47 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux_002.sv
18641bf9837954ffa740d3cc46e3d787 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux_003.sv
c7ff4876e7f281c61b5a6f86d2bc9b97 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux_005.sv
47715d4f43e7bc2f7f4f51631101eb25 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_mux.sv
7a91588c3205a9238802e6dd1c900ee0 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_mux_005.sv
ea2243b42f3b94c68f6d128e9e6ba049 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0.v
cd16fdeb3121fdb81aaed5dcc9d98be8 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
38470d992292d042caaf1e41c76d70f5 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
7e9dcc839cf186722dacf10374008131 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
ac4bdf3ae42b823ee490c7d661df7931 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router.sv
26a4b336413c2cb4716fa1f076ee7756 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_001.sv
063e04630346c008d3f5e14b94aa0ce1 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_003.sv
b32a71ea567e503b1e9f36a86cc298f6 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_005.sv
812c7d54f64ab55b89476aea67c05dbe *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_006.sv
14f620fa2f3d02b72a230d09f4917a16 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
ccdaa93c69212c1e79a31a1c352ae47a *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
4e64e0ab1133f461507d7bcf7d316e09 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_jtag_uart.v
017dca857ec279795ff2408d5fc2824f *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_led_pio.v
68a410ffd0164c7658f936d91af41baf *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure.v
226230d24bb4e2573e0ac9ee3000e3c3 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.v
17a01ee68b10faeac0c6ea08aec54c7e *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.v
e9ea2d3d974fdef76a0afeaa3fd78bc4 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.v
bc67ba859f32b58a24d8710afc6fe7b9 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
727b845bbfca176dc35a2848cec8813c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
4dcdad07dd0a71d76470d81ea4a0e1af *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_demux.sv
a19f4552d7a675e322c7d26455320894 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_demux_005.sv
f3285184a08365e4a6ace3926dc2721c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_demux_006.sv
04d2818004a4025d48fe11a8a3c4f1dd *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_mux_002.sv
d45d22b9e022fcb7964ec8cac00d98a7 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_mux_003.sv
811a033302b94145d84fdd3932056c8e *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_mux_005.sv
91b64afde5c0bfc122bb5d277aa49815 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
34646258655eb2d3007201d81d2043bd *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
2aeb17a1f7e9110d41689f405b12f4dd *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\emif.pre.xml
1779ed0328dd4a9f2b015c1240638b3e *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
cb5dc3133cc23efa27f7ab1da814f6d0 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
24e43690a2e8c0d0ebd0dfcb21c93c75 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
74c21a09a2cc983904f31acd1a2699f6 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
a1f4591dfe951a6ee48a661b33578c6c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
1e8a0218f1eeb0701706915486759c8c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
98b52831ef7f0bf0a4a82ad4b6cd9d1c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
a1aa23bb2e437bbc76e671cc3871b3ee *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\system.pre.h
a35bf5284ad706ab2840a18c77b8f773 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
b9e53263a1c848baaf369763097b001d *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
ffcbcdcd3b77407e0dec2e08b0004453 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\sof_download\HPS_LED_HEX.sof
1828e428ab2d12c2343651562258c951 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\sof_download\test.bat
caad19cc229bf1fb5be3c3862d510deb *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\alt_fpga_manager_terasic.h
90e59ff4731fe3bbfa7d78c70047691c *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\hps_config_fpga
61cd3915c9d4370012847aa87dd4f0a1 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\HPS_LED_HEX.sof
4555d00821001d7478f37889d22a0be5 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\hsp_config_fpga.c
628566e0ea8ace54f8bb7b2662c5876f *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\Makefile
d2b25494719e9292ef87e5d45c51832f *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\soc_system_dc.rbf
f5e7bfc3b39376569202274134debef5 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\hps_0.h
c49a46a394ca4222d717993fb88b9409 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\HPS_LED_HEX
98584873a93fd20c995f66be7a8b68fb *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\led.c
0f8361e6d0db389131ee35321bce5074 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\led.h
40fca76412f7ecfe4b8af6466bceb99f *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\main.c
88130eac42999fe5edb17f8d6182490b *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\Makefile
1993e08637df4b23d0f00350b1ede809 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\seg7.c
8c8c1ffed8d03966ca04e757765bbd06 *Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\seg7.h
90e59ff4731fe3bbfa7d78c70047691c *Demonstrations\SOC_FPGA\HPS_LED_HEX\quickfile\hps_config_fpga
6c510a691a07e2712c960f12cd121c28 *Demonstrations\SOC_FPGA\HPS_LED_HEX\quickfile\HPS_LED_HEX
d2b25494719e9292ef87e5d45c51832f *Demonstrations\SOC_FPGA\HPS_LED_HEX\quickfile\soc_system_dc.rbf
12ef10eb7badbad15760a1c20726908c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\c5_pin_model_dump.txt
5c0ed17195bcbdf4091eef9706bec59b *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\generate_hps_qsys_header.sh
5a8a9a0d5abe996372ebd5a1cd97cd4d *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ghrd_top.v
2a47940a6a8f7e9f3cb4c0be40aa8a1c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_0.h
c111a5cb2e66f0c8bab23d87ab5f6255 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_clock_info.xml
a076bc35261418f7b68b6a59baaf0901 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_sdram_p0_summary.csv
e6c6a4c3124978b3ee5f5b765f737895 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\Makefile
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.cmp
ea9e47d1e54d6144c249fb9416bf145c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.done
17a9435d9b8949efcf491292a9085438 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.dtb
dc7627a976da27d8070f41f9e400b8e5 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.dts
bfc7e00b08dc28a26089752ac324863d *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.smsg
f71f13ed3fcd04e3c6b854191b5601a4 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.summary
6792d9470239de37204338607bfc5858 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.html
6478cef82a787fe86c6a92f7452b0c71 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.jdi
6ef276051aa59ad86f59255eb9be45d1 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.smsg
e8ef5d2d8849c953f00cfe240b975413 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.summary
0547a7f9a8ad947130d0473e798aa9b1 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.pin
ceca3bc346c9ff0472499188769afd6b *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qpf
f62eb45aa173c9a3f0d2c327fdf0bf4a *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsf
337d87559286b6b22fbf16137c8ebdec *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsys
1132351e9118c54d7dd6221e40d55531 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qws
2384f7de141c177616df500a7809675d *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sof
aa2f2c200822d78f23c8820d7d8cac25 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sopcinfo
a7a7fee3a3e5661fc9e821550bbee7ef *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sta.summary
668ba247acf0c902487b430ec4a55a4f *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system_timing.sdc
9c97847098d6154df17027adcbd43199 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\filters.xml
ad07d4eeb64a74eb4a4375fe5090eda7 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\layout.xml
8f2ab16f847f3e05cac84edcb422135a *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\preferences.xml
ae91ee3a9b940149a65a48b7eedf3a40 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system.xml
441486c74057120513f4eed1abb58d44 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hc_output\soc_system.names_drv_tbl
34646258655eb2d3007201d81d2043bd *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\alt_types.h
2aeb17a1f7e9110d41689f405b12f4dd *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\emif.xml
f8f745d85244c29c8d36e470962b550b *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\hps.xml
95d280333dbaab169b22a8c4469a237e *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\id
1779ed0328dd4a9f2b015c1240638b3e *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sdram_io.h
cb5dc3133cc23efa27f7ab1da814f6d0 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.c
24e43690a2e8c0d0ebd0dfcb21c93c75 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.h
74c21a09a2cc983904f31acd1a2699f6 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
a1f4591dfe951a6ee48a661b33578c6c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
1e8a0218f1eeb0701706915486759c8c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
98b52831ef7f0bf0a4a82ad4b6cd9d1c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
201fccd06e42d782c7953cd9f29afa41 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
a1aa23bb2e437bbc76e671cc3871b3ee *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\system.h
a35bf5284ad706ab2840a18c77b8f773 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.c
b9e53263a1c848baaf369763097b001d *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.h
3150bb307da5e71fcc3e01996e90b636 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.qip
5fb9213c303b306e0e6dd72b76736b46 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.v
aa2be8f07c7d2ee1b93ee144fc52a29d *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset_bb.v
5333d1fffdc8b4c684f0f106b2bddc12 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\debounce\debounce.v
532dce3abdb597361c3415344df04651 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\edge_detect\altera_edge_detector.v
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer.v
e6d0cc964bb3b61c3e74750a81554106 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer_hw.tcl
bbe452d2ddf56b1fae9412fffab206a6 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.debuginfo
a449c7f35d0823980e8ce2162d9f4d95 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.qip
759f1d775e42dfd49061658965311250 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.regmap
845626c35e1dbac3ff07bcc955f1eb9b *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.v
ba7ef19892046a777ab9251fa9a57ad1 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system_hps_0_hps.svd
3f1877f908d92195044d47b0e7d19600 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
8dda188a5dc9467020ee2ac7c5f33cad *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
67699b6c36000fbac885df63cb99aa0c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
478bcf7748b66941cc90184329798f6b *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
a0b7c9c371a056d9d240b16f17be9aba *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
6d14ad15263d1462aa7848e4b4fe8b2a *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
e35310b2f72a73143adc618ffbc5a2e9 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
8f10c05ae7f7600e49a8160201bdb659 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
e5e6c1159813cccbff6c321d78c4eeaf *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
5aa9de6a13be30e81ecd8480518ef1a7 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
af29a52acace781d7db1e381b0946329 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
473e6edacc5e2dc778f8ca9e7ded2500 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_sld_node.v
91cdf9c83d10abb667dfaa2782cae417 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_streaming.v
07cf07941758e8a4b97291f9e3a2b274 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
afbebaf23b3c25e28e7a15ad0ff69a1c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
07a630509768de0aed01f3a406f94cf6 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
c419b82fc0a9ca4db61763430bdfc44c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
235798be70cd662f90e2971015006440 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
154e79e96efd9078fca7567956e70911 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
bb35539893d11a4465bdb3727e12b46f *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
fcdaf5c00a6bd5257d50484554588c38 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
18f4e959b73f25a2494e5e1bbbb388f7 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
b10fb04f6d0157ed5becf4721a507824 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
389bfa443e50e54b6595e307c787ae59 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
0fd9631617b8d0cb26f384f9a59fec6b *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
d37a44e58c07842e4587ef21fcfed3e7 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
6dba7fa12ddc04b7dba39530a4e48b37 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
58acfc9243495ce75b3e4fd6da7486df *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
49032dbdc919e54bf1efadd8a647e943 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
ee7d10027509817c8da6a2f1b5d2ef2d *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
beb259f94a2bd2d4b17139c644295581 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_pli_streaming.v
495e908597dd509da1b4a9f8dde7eb0f *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.sdc
feb9cf148c4529a890c041d23edbac7d *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.v
c781ff415c71fcf7821525d8a7264f61 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_synchronizer.v
fd044db660510498405f927d0db928f9 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\credit_producer.v
f8f745d85244c29c8d36e470962b550b *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps.pre.xml
102090637aaf2205e9a509e3258301cf *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram.v
73cff5513fdf293b6c84ff126bccbbdf *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.ppf
6537ff0fd612f41f16b1b07a123f0ade *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sdc
84ebe2ce7e8cb1ca81c811fd07b31672 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sv
7d60e4679a5a29764a8844f6b9361c06 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
6de12b31698bfe8e24030042b1686bc3 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
dcd5f2f521c9ee1f1a0b8538abc5a2fd *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
ab026152cd1f3d60512ea44d2d3bfddf *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
8adf7510f0143f7db31f9cab070bc402 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
dfdb872e6d103458107fbda3c238aa4d *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
8a810403728ad5b94347a718d675144c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
bb4dc9c02f6a5ae306de74f00673902d *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
afc0ef4982cc2059161b36492db4cb6f *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
bd90510d09b78adbb7614221f65e5878 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
936b3b80bcbe07187c89695708a24c86 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
8f8de3c7b776505df730dd5ed456fabf *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
237ae78693fb9c6fa0da67bf556c9248 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
45096b9218c27b9fabc50a559c9e63ac *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
6fe72851e4644d9c6401ca73f45869ad *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
95fdbd1d770aa151467c067375408005 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
881ef3d74dc11f9d91d92304a8453c67 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
87746ad3c2214b9645116f713a8c73ef *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_pll.sv
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\intr_capturer.v
a1f96507a3c9713dc2f2b7b716d01eed *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_button_pio.v
a0d54c6561d47ee7b421d7581cfa5903 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
95353912f6655c1895059d568c7f80e0 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0.v
ecc3cf552d54cb4d4ae1dfadf6a9eebe *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
7fe91d438784ae9b6d2b691f9ca80e8c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
7e9dcc839cf186722dacf10374008131 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
737069bf767f71d90796c1c48d6c4f7f *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master.v
6c57a39177176490ae5eff1b6f6c1f4f *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master_b2p_adapter.v
5cd4d85840fa41faaaff61c240ee4aa7 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master_p2b_adapter.v
e924734f4ded635c2984370ba66f0066 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master_timing_adt.v
14f620fa2f3d02b72a230d09f4917a16 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
ccdaa93c69212c1e79a31a1c352ae47a *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
4e64e0ab1133f461507d7bcf7d316e09 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_jtag_uart.v
022984ff8fcf86bdd92c6997fb88144c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_led_pio.v
5b41748d852c9b230f7ca205b75a2e49 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
4768608af81804c3fe54b59b7887bfa9 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv
9a59f37881453630d3c5b45552fc56d5 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_002.sv
8c13ce3f5b8b1cad35fa796b6648e2da *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_003.sv
8a947185de93e6ff8e418a0ac6c183be *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv
6a334bcb78005782fa1e04ce33ec7b9c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_002.sv
92c883607e8303551171fecfe6508002 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_003.sv
b9e2f715d0858f631366f1f3911eac5e *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv
1081755d8a2a2fe5b9548ab9acb0cb8a *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_001.sv
a55a40bee788a9c87996327cc338cc43 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_002.sv
9752879343604123cd30b5d372175e23 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_004.sv
a7cf21b07d5edf1f1ce30680fabd88a0 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_005.sv
9c3b38fecfd26db508e9f6d214165f59 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv
b616beeb02f544d9974a9b63ef0ef057 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_001.sv
b83ada8868bcfc7dbb8d577fca0ffe01 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_002.sv
19fc77f7a291909d341a59421a2082a2 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_004.sv
198c06842c4fc6ec6e04e48d0f6ffd28 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_005.sv
930da7c9e62d2472636cb2edf8e4686a *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux.sv
19f2886cdfbdc69f4bb0589517e00719 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_001.sv
ec5ddcf01b053c10ad88037656c2031e *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_002.sv
3981a8d5b8dcd7ab18b9efdcddc39a4e *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_004.sv
6e1c2561f247b5b85adb99a488b380fd *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_005.sv
d28bf4f2292c9c429934daaab84e9be7 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv
8087b158fd67347b9064a98d3c76018b *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_002.sv
2ea68417edecfd4a10250e04c6aad2da *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_003.sv
382f64a11ce21bceb23bb04fc865b46c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
4659d800afcedb192456dab56806601e *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv
9a9962f11c870cf99ef4de3cf50b2da4 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv
a91382ebc7213fb8eff8913af8eda327 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv
6af24798ee887cc4615db45fe2dc1572 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv
d984da8c60eaa1bfb749b533049d1984 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv
52a6699e832aa0121106dfeb15a52f1b *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv
bc67ba859f32b58a24d8710afc6fe7b9 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
727b845bbfca176dc35a2848cec8813c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
3a99a72c94c9dd62d6d085ce2d6a3fe1 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_pio_led.v
0e7cbdbabda59954ece048e406b85635 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
34646258655eb2d3007201d81d2043bd *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
2aeb17a1f7e9110d41689f405b12f4dd *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\emif.pre.xml
1779ed0328dd4a9f2b015c1240638b3e *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
cb5dc3133cc23efa27f7ab1da814f6d0 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
24e43690a2e8c0d0ebd0dfcb21c93c75 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
74c21a09a2cc983904f31acd1a2699f6 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
a1f4591dfe951a6ee48a661b33578c6c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
1e8a0218f1eeb0701706915486759c8c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
98b52831ef7f0bf0a4a82ad4b6cd9d1c *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
a1aa23bb2e437bbc76e671cc3871b3ee *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\system.pre.h
a35bf5284ad706ab2840a18c77b8f773 *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
b9e53263a1c848baaf369763097b001d *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\13.1.0\qsys.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\13.1.0\quartus.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\13.1.0\quartus_pin_assignments.stamp
2a47940a6a8f7e9f3cb4c0be40aa8a1c *Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\hps_0.h
7a7b6417eb8ec3fd5e56749475772659 *Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\main.c
d7dcd9a78cc09ecc9e481c8e8c079d71 *Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\Makefile
062bb07e90a69a1107612c2f79f1927d *Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\my_first_hps-fpga
ae62ae7a8925a8a0902bebeacf5395e6 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ghrd_top.v
c111a5cb2e66f0c8bab23d87ab5f6255 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_clock_info.xml
a076bc35261418f7b68b6a59baaf0901 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_sdram_p0_summary.csv
e6c6a4c3124978b3ee5f5b765f737895 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\Makefile
17a9435d9b8949efcf491292a9085438 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.dtb
dc7627a976da27d8070f41f9e400b8e5 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.dts
ceca3bc346c9ff0472499188769afd6b *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qpf
f62eb45aa173c9a3f0d2c327fdf0bf4a *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qsf
7c22429bac648c580800ad262f6fa67c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qsys
47ba53a15fbe4dab83efefcacd4859ea *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qws
7d9f619ea1c641f2af5c8acc9b52c622 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.sof
80e74e847b9c471f630529c086993f49 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.sopcinfo
668ba247acf0c902487b430ec4a55a4f *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system_timing.sdc
9c97847098d6154df17027adcbd43199 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\filters.xml
c91a1f5eb7bee7d9a62c6c5b1abbff89 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\layout.xml
0c2348bc69b7d9db8c35cff78dfc8db4 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\preferences.xml
ba1da9283a5293a875fd7c28057b00e5 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system.xml
34646258655eb2d3007201d81d2043bd *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\alt_types.h
2aeb17a1f7e9110d41689f405b12f4dd *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\emif.xml
f8f745d85244c29c8d36e470962b550b *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\hps.xml
95d280333dbaab169b22a8c4469a237e *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\id
1779ed0328dd4a9f2b015c1240638b3e *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sdram_io.h
cb5dc3133cc23efa27f7ab1da814f6d0 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.c
24e43690a2e8c0d0ebd0dfcb21c93c75 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.h
74c21a09a2cc983904f31acd1a2699f6 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
a1f4591dfe951a6ee48a661b33578c6c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
1e8a0218f1eeb0701706915486759c8c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
98b52831ef7f0bf0a4a82ad4b6cd9d1c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
201fccd06e42d782c7953cd9f29afa41 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
a1aa23bb2e437bbc76e671cc3871b3ee *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\system.h
a35bf5284ad706ab2840a18c77b8f773 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.c
b9e53263a1c848baaf369763097b001d *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.h
3150bb307da5e71fcc3e01996e90b636 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.qip
5fb9213c303b306e0e6dd72b76736b46 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.v
aa2be8f07c7d2ee1b93ee144fc52a29d *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset_bb.v
5333d1fffdc8b4c684f0f106b2bddc12 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\debounce\debounce.v
532dce3abdb597361c3415344df04651 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\edge_detect\altera_edge_detector.v
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer.v
e6d0cc964bb3b61c3e74750a81554106 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer_hw.tcl
500c7f1360b62ddb1b28a06661a8b3d4 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.debuginfo
2339a4ffb7aa5cf1b0f4e4e88ce1eab5 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.qip
183a1a1de14f172b11c86a00c5256344 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.regmap
3976a6dc833b04b45a0d090aebf6f60c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.v
3f12d4a6110676514a32fa19639ef3d3 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system_hps_0_hps.svd
3f1877f908d92195044d47b0e7d19600 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
8dda188a5dc9467020ee2ac7c5f33cad *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
67699b6c36000fbac885df63cb99aa0c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
478bcf7748b66941cc90184329798f6b *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
a0b7c9c371a056d9d240b16f17be9aba *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
6d14ad15263d1462aa7848e4b4fe8b2a *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
e35310b2f72a73143adc618ffbc5a2e9 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
8f10c05ae7f7600e49a8160201bdb659 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
e5e6c1159813cccbff6c321d78c4eeaf *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
5aa9de6a13be30e81ecd8480518ef1a7 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
af29a52acace781d7db1e381b0946329 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
473e6edacc5e2dc778f8ca9e7ded2500 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_sld_node.v
91cdf9c83d10abb667dfaa2782cae417 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_streaming.v
07cf07941758e8a4b97291f9e3a2b274 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
afbebaf23b3c25e28e7a15ad0ff69a1c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
07a630509768de0aed01f3a406f94cf6 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
c419b82fc0a9ca4db61763430bdfc44c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
235798be70cd662f90e2971015006440 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
154e79e96efd9078fca7567956e70911 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
bb35539893d11a4465bdb3727e12b46f *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
fcdaf5c00a6bd5257d50484554588c38 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
18f4e959b73f25a2494e5e1bbbb388f7 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
b10fb04f6d0157ed5becf4721a507824 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
389bfa443e50e54b6595e307c787ae59 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
0fd9631617b8d0cb26f384f9a59fec6b *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
d37a44e58c07842e4587ef21fcfed3e7 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
6dba7fa12ddc04b7dba39530a4e48b37 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
58acfc9243495ce75b3e4fd6da7486df *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
49032dbdc919e54bf1efadd8a647e943 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
ee7d10027509817c8da6a2f1b5d2ef2d *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
beb259f94a2bd2d4b17139c644295581 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_pli_streaming.v
495e908597dd509da1b4a9f8dde7eb0f *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.sdc
feb9cf148c4529a890c041d23edbac7d *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.v
c781ff415c71fcf7821525d8a7264f61 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_synchronizer.v
fd044db660510498405f927d0db928f9 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\credit_producer.v
f8f745d85244c29c8d36e470962b550b *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps.pre.xml
8d2bec44a5d74f23587d33da4e9e3e35 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram.v
73cff5513fdf293b6c84ff126bccbbdf *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.ppf
6537ff0fd612f41f16b1b07a123f0ade *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sdc
84ebe2ce7e8cb1ca81c811fd07b31672 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sv
7d60e4679a5a29764a8844f6b9361c06 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
6de12b31698bfe8e24030042b1686bc3 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
dcd5f2f521c9ee1f1a0b8538abc5a2fd *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
ab026152cd1f3d60512ea44d2d3bfddf *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
8adf7510f0143f7db31f9cab070bc402 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
dfdb872e6d103458107fbda3c238aa4d *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
8a810403728ad5b94347a718d675144c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
bb4dc9c02f6a5ae306de74f00673902d *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
ee0fed75ecd8e4ec687d79850145a6ab *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
bd90510d09b78adbb7614221f65e5878 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
936b3b80bcbe07187c89695708a24c86 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
8f8de3c7b776505df730dd5ed456fabf *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
237ae78693fb9c6fa0da67bf556c9248 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
45096b9218c27b9fabc50a559c9e63ac *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
6fe72851e4644d9c6401ca73f45869ad *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
95fdbd1d770aa151467c067375408005 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
881ef3d74dc11f9d91d92304a8453c67 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
87746ad3c2214b9645116f713a8c73ef *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_pll.sv
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\intr_capturer.v
a1f96507a3c9713dc2f2b7b716d01eed *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_button_pio.v
a0d54c6561d47ee7b421d7581cfa5903 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
ccc4a8f53e33472cb4f3748c9dcabe3d *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0.v
ecc3cf552d54cb4d4ae1dfadf6a9eebe *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
eaa26cfc4b2dcfaed0ddcb84c7fa5cb7 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
7e9dcc839cf186722dacf10374008131 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
171fb554a3e3612635ac1550d604eb70 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master.v
6c57a39177176490ae5eff1b6f6c1f4f *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master_b2p_adapter.v
5cd4d85840fa41faaaff61c240ee4aa7 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master_p2b_adapter.v
e924734f4ded635c2984370ba66f0066 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master_timing_adt.v
14f620fa2f3d02b72a230d09f4917a16 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
ccdaa93c69212c1e79a31a1c352ae47a *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
4e64e0ab1133f461507d7bcf7d316e09 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_jtag_uart.v
022984ff8fcf86bdd92c6997fb88144c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_led_pio.v
5cf342fa55c01474db01bff3a0f66d56 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
a8228f46f3b07d57942899dd2464d042 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv
88747faee2c2474ed8fc6e30955105c8 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_002.sv
8aff32686a46d08e70ef57e041d80718 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_003.sv
ac6632b8f45a962d0ef495bec46632fe *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv
edb4875f28118e87314e1e2c2f0a0ded *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_002.sv
8a5cdfbe0e3d88a9f99cb43036d9b596 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_003.sv
b0377626dce073c14cfb725561c7a191 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv
ae03203dbf3691e5ea18e07a8191e0ac *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_001.sv
a7cf21b07d5edf1f1ce30680fabd88a0 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_005.sv
13ac94ebf74c279de204b10b1b00d0e9 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv
1752e69d0278234364319e471b8d122f *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_001.sv
198c06842c4fc6ec6e04e48d0f6ffd28 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_005.sv
bf854c5598c5a7c87d7d2c0f9ff2d24c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux.sv
6403a5cf3f4baea84f8d7d2d18d0b1af *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_001.sv
6e1c2561f247b5b85adb99a488b380fd *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_005.sv
47ba48ae3830e418434298e09493cc50 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv
7194ea46f355e5aa577b638f1de132e5 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_002.sv
800ca7a78f7809505b916cbb297bb831 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_003.sv
865d8b74bba53f9e779263c7df7b1603 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
4659d800afcedb192456dab56806601e *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv
9a9962f11c870cf99ef4de3cf50b2da4 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv
a91382ebc7213fb8eff8913af8eda327 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv
6af24798ee887cc4615db45fe2dc1572 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv
d984da8c60eaa1bfb749b533049d1984 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv
52a6699e832aa0121106dfeb15a52f1b *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv
bc67ba859f32b58a24d8710afc6fe7b9 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
727b845bbfca176dc35a2848cec8813c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
2c1e9d9787a8ee9e6fca21586998fb86 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
34646258655eb2d3007201d81d2043bd *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
2aeb17a1f7e9110d41689f405b12f4dd *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\emif.pre.xml
1779ed0328dd4a9f2b015c1240638b3e *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
cb5dc3133cc23efa27f7ab1da814f6d0 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
24e43690a2e8c0d0ebd0dfcb21c93c75 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
74c21a09a2cc983904f31acd1a2699f6 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
a1f4591dfe951a6ee48a661b33578c6c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
1e8a0218f1eeb0701706915486759c8c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
98b52831ef7f0bf0a4a82ad4b6cd9d1c *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
a1aa23bb2e437bbc76e671cc3871b3ee *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\system.pre.h
a35bf5284ad706ab2840a18c77b8f773 *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
b9e53263a1c848baaf369763097b001d *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\stamp\13.1.0\qsys.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\stamp\13.1.0\quartus.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SOC_FPGA\my_first_hps-fpga_base\stamp\13.1.0\quartus_pin_assignments.stamp
644211f6784653831f0da2c1b430549c *Schematic\DE1-SoC.pdf
e89f8a746124537717ed67a99aef1f68 *Tools\rbf_generate_file\sof_to_rbf.bat
8960621200b4f88ac763e3782644c6a8 *Tools\SystemBuilder\DE1SoC_SystemBuilder.exe
964db38b6f23de7300e1fbf5e044cbee *Tools\SystemBuilder\DE1SoC_SystemBuilder.exe.manifest
703217b7c6db323813f05388e81d76c1 *UserManual\DE1-SoC_Control_Panel.pdf
2cff94db0637aa75c013553719c22e5c *UserManual\DE1-SoC_Getting_Started_Guide.pdf
b38a1038945212a6bcee633d010933d7 *UserManual\DE1-SoC_QSG.pdf
ba33634ff040904434bdaf56a5124843 *UserManual\DE1-SoC_User_manual.pdf
2035b54a8b19ea51e4c91c4919ca8db8 *UserManual\learning_roadmap.pdf
745d07edaeb38ede3e4681b84e7c4582 *UserManual\My_First_Fpga.pdf
4fbd3e120d2290081f7f9c695a6187e8 *UserManual\My_First_HPS-Fpga.pdf
3110d50265da8bf8950502dc0a8775a6 *UserManual\My_First_HPS.pdf
