# ğŸš€ Week 0: VLSI System Design (VSD) Program Foundation & Tool Setup

## ğŸ“Œ VLSI Week Status
Welcome to my VLSI System Design (VSD) Program repository! This week focused on setting up the development environment and installing essential open-source tools. The goal is to create a reliable workspace for synthesis, simulation, and design tasks.

---

## ğŸ¯ System & Virtual Machine Configuration
To ensure optimal performance, the VM was configured with the following specifications:

| Specification ğŸ’»       | Details ğŸ“‹        |
|------------------------|-----------------|
| Operating System ğŸ§    | Ubuntu 20.04+   |
| RAM ğŸ’¾                 | 6GB             |
| Storage ğŸ’¿             | 50GB HDD        |
| vCPUs âš¡                | 4               |

ğŸ’¡ **Pro Tip:** This setup provides enough resources for toolchain demands and smooth simulation runs.

---

## âš™ï¸ Tool Installation & Verification
Installed tools for RTL synthesis, simulation, circuit analysis, and layout design.

**Tool Flow:** ğŸ§  Yosys â†’ ğŸ“Ÿ Iverilog â†’ ğŸ“Š GTKWave â†’ âš¡ Ngspice â†’ ğŸ¨ Magic VLSI

---

### ğŸ§  1. Yosys â€“ RTL Synthesis Tool
**Purpose:** Converts RTL code into gate-level representations.

**Installation:**
```bash
# Clone Yosys repository
git clone https://github.com/YosysHQ/yosys.git
cd yosys 

# Install dependencies
sudo apt install make
sudo apt-get install build-essential clang bison flex \
libreadline-dev gawk tcl-dev libffi-dev git \
graphviz xdot pkg-config python3 libboost-system-dev \
libboost-python-dev libboost-filesystem-dev zlib1g-dev

# Build and install
make
sudo make install
````

âœ… **Verification:** Yosys successfully installed

![yosys](https://github.com/user-attachments/assets/ac0b6b20-ae2c-4e4e-8816-685e48389a18)


---

### ğŸ“Ÿ 2. Iverilog â€“ Verilog Simulator

**Purpose:** Compiles and simulates Verilog designs for functional verification.

**Installation:**

```bash
sudo apt-get install iverilog
```

âœ… **Verification:** Iverilog successfully installed

![iverilog](https://github.com/user-attachments/assets/49aa0aac-531c-4e81-9431-6e6500c6fa53)


---

### ğŸ“Š 3. GTKWave â€“ Waveform Viewer

**Purpose:** Visualizes and analyzes simulation waveforms for debugging.

**Installation:**

```bash
sudo apt update
sudo apt install gtkwave
```

âœ… **Verification:** GTKWave successfully installed

![gtkwave](https://github.com/user-attachments/assets/f21c3c28-cc4c-4d47-a8cb-bdc7f645ce73)


---

### âš¡ 4. Ngspice â€“ Circuit Simulator

**Purpose:** Performs analog and mixed-signal circuit simulations.

**Installation:**

```bash
sudo apt update
sudo apt install ngspice
```

âœ… **Verification:** Ngspice successfully installed

![ngspice](https://github.com/user-attachments/assets/f269e9d6-fb16-4282-88b1-b5fa266a5999)


---

### ğŸ¨ 5. Magic VLSI â€“ Layout Tool

**Purpose:** Creates, edits, and analyzes VLSI layouts with DRC capabilities.

**Installation:**

```bash
# Install dependencies
sudo apt-get install m4 tcsh csh libx11-dev tcl-dev tk-dev \
libcairo2-dev mesa-common-dev libglu1-mesa-dev libncurses-dev

# Clone Magic repository
git clone https://github.com/RTimothyEdwards/magic
cd magic

# Configure, build, and install
./configure
make
sudo make install
```

âœ… **Verification:** Magic VLSI successfully installed

![magic](https://github.com/user-attachments/assets/87995eab-94cf-44ec-9197-0d155dd3dfb6)


---

## ğŸ‰ Installation Summary

| Tool          | Status     | Primary Use        |
| ------------- | ---------- | ------------------ |
| ğŸ§  Yosys      | âœ… Complete | RTL Synthesis      |
| ğŸ“Ÿ Iverilog   | âœ… Complete | Verilog Simulation |
| ğŸ“Š GTKWave    | âœ… Complete | Waveform Analysis  |
| âš¡ Ngspice     | âœ… Complete | Circuit Simulation |
| ğŸ¨ Magic VLSI | âœ… Complete | Layout Design      |

ğŸš€ **Environment ready for your VLSI design journey!**
