Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/rafa/Parte2/Parte2_isim_beh.exe -prj C:/Users/rafa/Parte2/Parte2_beh.prj work.Parte2 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/rafa/Parte2/Parte2.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling architecture behavioral of entity andport1 [andport1_default]
Compiling architecture behavioral of entity andport2 [andport2_default]
Compiling architecture behavioral of entity parte2
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/rafa/Parte2/Parte2_isim_beh.exe
Fuse Memory Usage: 16584 KB
Fuse CPU Usage: 171 ms
