verilog work "baturgultekin_egenalbant_sectionI_TermProjectSim.v"
verilog work "atm_test.v"
