{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475258160473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475258160473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 13:56:00 2016 " "Processing started: Fri Sep 30 13:56:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475258160473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1475258160473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off SwitchToLedR -c SwitchToLedR " "Command: quartus_drc --read_settings_files=off --write_settings_files=off SwitchToLedR -c SwitchToLedR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1475258160473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SwitchToLedR.sdc " "Synopsys Design Constraints File file not found: 'SwitchToLedR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1475258162176 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1475258162176 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1475258162176 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1475258162176 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1475258162176 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1475258162176 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 20 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 20 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " LEDR\[1\]~output " "Node  \"LEDR\[1\]~output\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[0\]~output " "Node  \"LEDR\[0\]~output\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " SW\[5\] " "Node  \"SW\[5\]\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " SW\[9\] " "Node  \"SW\[9\]\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[7\]~output " "Node  \"LEDR\[7\]~output\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " SW\[4\] " "Node  \"SW\[4\]\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " SW\[0\] " "Node  \"SW\[0\]\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[6\]~output " "Node  \"LEDR\[6\]~output\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " SW\[3\] " "Node  \"SW\[3\]\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[4\]~output " "Node  \"LEDR\[4\]~output\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[5\]~output " "Node  \"LEDR\[5\]~output\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " SW\[6\] " "Node  \"SW\[6\]\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " SW\[1\] " "Node  \"SW\[1\]\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[2\]~output " "Node  \"LEDR\[2\]~output\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[9\]~output " "Node  \"LEDR\[9\]~output\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " SW\[8\] " "Node  \"SW\[8\]\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[8\]~output " "Node  \"LEDR\[8\]~output\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " SW\[7\] " "Node  \"SW\[7\]\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " SW\[2\] " "Node  \"SW\[2\]\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[3\]~output " "Node  \"LEDR\[3\]~output\"" {  } { { "SwitchToLedR.v" "" { Text "H:/projects/SwitchToLedR/SwitchToLedR.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/SwitchToLedR/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475258162207 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1475258162207 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "20 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 20 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1475258162207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475258162395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 30 13:56:02 2016 " "Processing ended: Fri Sep 30 13:56:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475258162395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475258162395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475258162395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1475258162395 ""}
