// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "08/09/2021 14:56:48"

// 
// Device: Altera 10CL016YU256C8G Package UFBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU_Design (
	an,
	Clock,
	reset,
	sseg);
output 	[3:0] an;
input 	Clock;
input 	reset;
output 	[6:0] sseg;

// Design Ports Information
// an[3]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// an[2]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// an[1]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// an[0]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sseg[6]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sseg[5]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sseg[4]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sseg[3]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sseg[2]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sseg[1]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sseg[0]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Clock	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CPU_Design_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \an[3]~output_o ;
wire \an[2]~output_o ;
wire \an[1]~output_o ;
wire \an[0]~output_o ;
wire \sseg[6]~output_o ;
wire \sseg[5]~output_o ;
wire \sseg[4]~output_o ;
wire \sseg[3]~output_o ;
wire \sseg[2]~output_o ;
wire \sseg[1]~output_o ;
wire \sseg[0]~output_o ;
wire \Clock~input_o ;
wire \Clock~inputclkctrl_outclk ;
wire \inst2|regN[0]~51_combout ;
wire \reset~input_o ;
wire \inst2|regN[1]~17_combout ;
wire \inst2|regN[1]~18 ;
wire \inst2|regN[2]~19_combout ;
wire \inst2|regN[2]~20 ;
wire \inst2|regN[3]~21_combout ;
wire \inst2|regN[3]~22 ;
wire \inst2|regN[4]~23_combout ;
wire \inst2|regN[4]~24 ;
wire \inst2|regN[5]~25_combout ;
wire \inst2|regN[5]~26 ;
wire \inst2|regN[6]~27_combout ;
wire \inst2|regN[6]~28 ;
wire \inst2|regN[7]~29_combout ;
wire \inst2|regN[7]~30 ;
wire \inst2|regN[8]~31_combout ;
wire \inst2|regN[8]~32 ;
wire \inst2|regN[9]~33_combout ;
wire \inst2|regN[9]~34 ;
wire \inst2|regN[10]~35_combout ;
wire \inst2|regN[10]~36 ;
wire \inst2|regN[11]~37_combout ;
wire \inst2|regN[11]~38 ;
wire \inst2|regN[12]~39_combout ;
wire \inst2|regN[12]~40 ;
wire \inst2|regN[13]~41_combout ;
wire \inst2|regN[13]~42 ;
wire \inst2|regN[14]~43_combout ;
wire \inst2|regN[14]~44 ;
wire \inst2|regN[15]~45_combout ;
wire \inst2|regN[15]~46 ;
wire \inst2|regN[16]~47_combout ;
wire \inst2|regN[16]~48 ;
wire \inst2|regN[17]~49_combout ;
wire \inst2|Decoder0~0_combout ;
wire \inst2|Decoder0~1_combout ;
wire \inst2|Decoder0~2_combout ;
wire \inst2|Decoder0~3_combout ;
wire \PC|auto_generated|counter_comb_bita0~combout ;
wire \PC|auto_generated|counter_comb_bita1~COUT ;
wire \PC|auto_generated|counter_comb_bita2~combout ;
wire \statemachine|NS[1]~0_combout ;
wire \PC|auto_generated|counter_comb_bita3~COUT ;
wire \PC|auto_generated|counter_comb_bita4~combout ;
wire \IR1|dffs[4]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[4]~8_combout ;
wire \MUX1|$00000|auto_generated|result_node[4]~4_combout ;
wire \PC|auto_generated|counter_comb_bita4~COUT ;
wire \PC|auto_generated|counter_comb_bita5~combout ;
wire \IR1|dffs[12]~feeder_combout ;
wire \IR1|dffs[13]~feeder_combout ;
wire \inst7|ADD~0_combout ;
wire \inst7|ADD~1_combout ;
wire \inst7|ADD~2_combout ;
wire \ALU|auto_generated|_~3_combout ;
wire \ALU|auto_generated|_~5_combout ;
wire \ALU|auto_generated|_~6_combout ;
wire \ALU|auto_generated|_~7_combout ;
wire \PC|auto_generated|counter_comb_bita5~COUT ;
wire \PC|auto_generated|counter_comb_bita6~combout ;
wire \PC|auto_generated|counter_comb_bita6~COUT ;
wire \PC|auto_generated|counter_comb_bita7~combout ;
wire \IR1|dffs[7]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[7]~11_combout ;
wire \MUX1|$00000|auto_generated|result_node[7]~7_combout ;
wire \IR1|dffs[8]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[8]~12_combout ;
wire \PC|auto_generated|counter_comb_bita7~COUT ;
wire \PC|auto_generated|counter_comb_bita8~combout ;
wire \MUX1|$00000|auto_generated|result_node[8]~8_combout ;
wire \PC|auto_generated|counter_comb_bita8~COUT ;
wire \PC|auto_generated|counter_comb_bita9~combout ;
wire \ALU|auto_generated|_~12_combout ;
wire \ALU|auto_generated|_~0_combout ;
wire \ALU|auto_generated|_~1_combout ;
wire \ALU|auto_generated|_~2_combout ;
wire \ALU|auto_generated|result_int[6]~13 ;
wire \ALU|auto_generated|result_int[7]~14_combout ;
wire \acc|dffs[6]~9_combout ;
wire \inst7|acc_en~0_combout ;
wire \MUX2|$00000|auto_generated|result_node[12]~3_combout ;
wire \inst7|acc_sload~5_combout ;
wire \inst7|sel3~1_combout ;
wire \inst7|acc_sload~4_combout ;
wire \inst7|acc_en~combout ;
wire \ALU|auto_generated|result_int[7]~15 ;
wire \ALU|auto_generated|result_int[8]~17 ;
wire \ALU|auto_generated|result_int[9]~19 ;
wire \ALU|auto_generated|result_int[10]~20_combout ;
wire \acc|dffs[9]~5_combout ;
wire \IR1|dffs[10]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[10]~14_combout ;
wire \PC|auto_generated|counter_comb_bita9~COUT ;
wire \PC|auto_generated|counter_comb_bita10~combout ;
wire \MUX1|$00000|auto_generated|result_node[10]~10_combout ;
wire \PC|auto_generated|counter_comb_bita10~COUT ;
wire \PC|auto_generated|counter_comb_bita11~combout ;
wire \ALU|auto_generated|_~10_combout ;
wire \ALU|auto_generated|_~11_combout ;
wire \ALU|auto_generated|result_int[10]~21 ;
wire \ALU|auto_generated|result_int[11]~23 ;
wire \ALU|auto_generated|result_int[12]~24_combout ;
wire \acc|dffs[11]~13_combout ;
wire \IR1|dffs[11]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[11]~15_combout ;
wire \MUX1|$00000|auto_generated|result_node[11]~11_combout ;
wire \ALU|auto_generated|result_int[11]~22_combout ;
wire \acc|dffs[10]~8_combout ;
wire \IR1|dffs[9]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[9]~13_combout ;
wire \MUX1|$00000|auto_generated|result_node[9]~9_combout ;
wire \IR1|dffs[6]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[6]~10_combout ;
wire \MUX1|$00000|auto_generated|result_node[6]~6_combout ;
wire \ALU|auto_generated|_~8_combout ;
wire \ALU|auto_generated|result_int[0]~1_cout ;
wire \ALU|auto_generated|result_int[1]~2_combout ;
wire \acc|dffs[0]~2_combout ;
wire \ALU|auto_generated|result_int[1]~3 ;
wire \ALU|auto_generated|result_int[2]~5 ;
wire \ALU|auto_generated|result_int[3]~6_combout ;
wire \acc|dffs[2]~10_combout ;
wire \ALU|auto_generated|result_int[3]~7 ;
wire \ALU|auto_generated|result_int[4]~9 ;
wire \ALU|auto_generated|result_int[5]~11 ;
wire \ALU|auto_generated|result_int[6]~12_combout ;
wire \acc|dffs[5]~4_combout ;
wire \IR1|dffs[5]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[5]~9_combout ;
wire \MUX1|$00000|auto_generated|result_node[5]~5_combout ;
wire \ALU|auto_generated|op_1~0_combout ;
wire \ALU|auto_generated|_~15_combout ;
wire \ALU|auto_generated|_~14_combout ;
wire \ALU|auto_generated|_~13_combout ;
wire \ALU|auto_generated|_~9_combout ;
wire \ALU|auto_generated|result_int[12]~25 ;
wire \ALU|auto_generated|result_int[13]~27 ;
wire \ALU|auto_generated|result_int[14]~28_combout ;
wire \acc|dffs[13]~7_combout ;
wire \ALU|auto_generated|result_int[14]~29 ;
wire \ALU|auto_generated|result_int[15]~30_combout ;
wire \acc|dffs[14]~11_combout ;
wire \ALU|auto_generated|result_int[15]~31 ;
wire \ALU|auto_generated|result_int[16]~32_combout ;
wire \ALU|auto_generated|op_1~1_combout ;
wire \ALU|auto_generated|result_int[9]~18_combout ;
wire \acc|dffs[8]~0_combout ;
wire \IR1|dffs[15]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[15]~1_combout ;
wire \inst7|cnt_en~0_combout ;
wire \MUX2|$00000|auto_generated|result_node[13]~0_combout ;
wire \inst7|cnt_en~1_combout ;
wire \inst7|cnt_en~2_combout ;
wire \PC|auto_generated|_~0_combout ;
wire \PC|auto_generated|counter_comb_bita2~COUT ;
wire \PC|auto_generated|counter_comb_bita3~combout ;
wire \IR1|dffs[3]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[3]~7_combout ;
wire \MUX1|$00000|auto_generated|result_node[3]~3_combout ;
wire \ALU|auto_generated|result_int[2]~4_combout ;
wire \acc|dffs[1]~6_combout ;
wire \IR1|dffs[2]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[2]~6_combout ;
wire \MUX1|$00000|auto_generated|result_node[2]~2_combout ;
wire \ALU|auto_generated|result_int[4]~8_combout ;
wire \acc|dffs[3]~14_combout ;
wire \ALU|auto_generated|_~4_combout ;
wire \ALU|auto_generated|result_int[5]~10_combout ;
wire \acc|dffs[4]~1_combout ;
wire \inst1|EQ~0_combout ;
wire \inst1|EQ~3_combout ;
wire \inst1|EQ~2_combout ;
wire \inst1|EQ~1_combout ;
wire \inst1|EQ~4_combout ;
wire \inst7|PC_sload~2_combout ;
wire \inst7|PC_sload~0_combout ;
wire \inst7|PC_sload~1_combout ;
wire \inst7|PC_sload~3_combout ;
wire \PC|auto_generated|counter_comb_bita0~COUT ;
wire \PC|auto_generated|counter_comb_bita1~combout ;
wire \IR1|dffs[1]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[1]~5_combout ;
wire \MUX1|$00000|auto_generated|result_node[1]~1_combout ;
wire \IR1|dffs[14]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[14]~2_combout ;
wire \inst7|sel3~0_combout ;
wire \ALU|auto_generated|result_int[13]~26_combout ;
wire \acc|dffs[12]~3_combout ;
wire \statemachine|NS[1]~1_combout ;
wire \inst|inst1~q ;
wire \statemachine|FETCH~0_combout ;
wire \inst|inst~q ;
wire \IR1|dffs[0]~feeder_combout ;
wire \MUX2|$00000|auto_generated|result_node[0]~4_combout ;
wire \MUX1|$00000|auto_generated|result_node[0]~0_combout ;
wire \inst7|WRen~0_combout ;
wire \ALU|auto_generated|result_int[8]~16_combout ;
wire \acc|dffs[7]~12_combout ;
wire \inst2|Mux0~0_combout ;
wire \inst2|Mux0~1_combout ;
wire \inst2|Mux1~0_combout ;
wire \inst2|Mux1~1_combout ;
wire \inst2|Mux2~0_combout ;
wire \inst2|Mux2~1_combout ;
wire \inst2|Mux3~0_combout ;
wire \inst2|Mux3~1_combout ;
wire \inst2|WideOr0~0_combout ;
wire \inst2|WideOr1~0_combout ;
wire \inst2|WideOr2~0_combout ;
wire \inst2|WideOr3~0_combout ;
wire \inst2|WideOr4~0_combout ;
wire \inst2|WideOr5~0_combout ;
wire \inst2|WideOr6~0_combout ;
wire [15:0] \IR1|dffs ;
wire [17:0] \inst2|regN ;
wire [15:0] \acc|dffs ;
wire [15:0] \RAM|altsyncram_component|auto_generated|q_a ;
wire [11:0] \PC|auto_generated|counter_reg_bit ;

wire [1:0] \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;

assign \RAM|altsyncram_component|auto_generated|q_a [8] = \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [15] = \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \RAM|altsyncram_component|auto_generated|q_a [12] = \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [14] = \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \RAM|altsyncram_component|auto_generated|q_a [7] = \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [13] = \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \RAM|altsyncram_component|auto_generated|q_a [5] = \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [6] = \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \RAM|altsyncram_component|auto_generated|q_a [3] = \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [4] = \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \RAM|altsyncram_component|auto_generated|q_a [1] = \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [2] = \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \RAM|altsyncram_component|auto_generated|q_a [0] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [11] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \RAM|altsyncram_component|auto_generated|q_a [9] = \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [10] = \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X19_Y0_N30
cyclone10lp_io_obuf \an[3]~output (
	.i(\inst2|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\an[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \an[3]~output .bus_hold = "false";
defparam \an[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cyclone10lp_io_obuf \an[2]~output (
	.i(\inst2|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\an[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \an[2]~output .bus_hold = "false";
defparam \an[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cyclone10lp_io_obuf \an[1]~output (
	.i(\inst2|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\an[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \an[1]~output .bus_hold = "false";
defparam \an[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cyclone10lp_io_obuf \an[0]~output (
	.i(!\inst2|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\an[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \an[0]~output .bus_hold = "false";
defparam \an[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N23
cyclone10lp_io_obuf \sseg[6]~output (
	.i(!\inst2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[6]~output .bus_hold = "false";
defparam \sseg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cyclone10lp_io_obuf \sseg[5]~output (
	.i(\inst2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[5]~output .bus_hold = "false";
defparam \sseg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N30
cyclone10lp_io_obuf \sseg[4]~output (
	.i(\inst2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[4]~output .bus_hold = "false";
defparam \sseg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cyclone10lp_io_obuf \sseg[3]~output (
	.i(\inst2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[3]~output .bus_hold = "false";
defparam \sseg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cyclone10lp_io_obuf \sseg[2]~output (
	.i(\inst2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[2]~output .bus_hold = "false";
defparam \sseg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N2
cyclone10lp_io_obuf \sseg[1]~output (
	.i(\inst2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[1]~output .bus_hold = "false";
defparam \sseg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N2
cyclone10lp_io_obuf \sseg[0]~output (
	.i(\inst2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[0]~output .bus_hold = "false";
defparam \sseg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N15
cyclone10lp_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclone10lp_clkctrl \Clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock~inputclkctrl .clock_type = "global clock";
defparam \Clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cyclone10lp_lcell_comb \inst2|regN[0]~51 (
// Equation(s):
// \inst2|regN[0]~51_combout  = !\inst2|regN [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|regN [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|regN[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|regN[0]~51 .lut_mask = 16'h0F0F;
defparam \inst2|regN[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N8
cyclone10lp_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \inst2|regN[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[0]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[0] .is_wysiwyg = "true";
defparam \inst2|regN[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cyclone10lp_lcell_comb \inst2|regN[1]~17 (
// Equation(s):
// \inst2|regN[1]~17_combout  = (\inst2|regN [0] & (\inst2|regN [1] $ (VCC))) # (!\inst2|regN [0] & (\inst2|regN [1] & VCC))
// \inst2|regN[1]~18  = CARRY((\inst2|regN [0] & \inst2|regN [1]))

	.dataa(\inst2|regN [0]),
	.datab(\inst2|regN [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|regN[1]~17_combout ),
	.cout(\inst2|regN[1]~18 ));
// synopsys translate_off
defparam \inst2|regN[1]~17 .lut_mask = 16'h6688;
defparam \inst2|regN[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \inst2|regN[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[1]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[1] .is_wysiwyg = "true";
defparam \inst2|regN[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cyclone10lp_lcell_comb \inst2|regN[2]~19 (
// Equation(s):
// \inst2|regN[2]~19_combout  = (\inst2|regN [2] & (!\inst2|regN[1]~18 )) # (!\inst2|regN [2] & ((\inst2|regN[1]~18 ) # (GND)))
// \inst2|regN[2]~20  = CARRY((!\inst2|regN[1]~18 ) # (!\inst2|regN [2]))

	.dataa(gnd),
	.datab(\inst2|regN [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[1]~18 ),
	.combout(\inst2|regN[2]~19_combout ),
	.cout(\inst2|regN[2]~20 ));
// synopsys translate_off
defparam \inst2|regN[2]~19 .lut_mask = 16'h3C3F;
defparam \inst2|regN[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \inst2|regN[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[2]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[2] .is_wysiwyg = "true";
defparam \inst2|regN[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cyclone10lp_lcell_comb \inst2|regN[3]~21 (
// Equation(s):
// \inst2|regN[3]~21_combout  = (\inst2|regN [3] & (\inst2|regN[2]~20  $ (GND))) # (!\inst2|regN [3] & (!\inst2|regN[2]~20  & VCC))
// \inst2|regN[3]~22  = CARRY((\inst2|regN [3] & !\inst2|regN[2]~20 ))

	.dataa(gnd),
	.datab(\inst2|regN [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[2]~20 ),
	.combout(\inst2|regN[3]~21_combout ),
	.cout(\inst2|regN[3]~22 ));
// synopsys translate_off
defparam \inst2|regN[3]~21 .lut_mask = 16'hC30C;
defparam \inst2|regN[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \inst2|regN[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[3]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[3] .is_wysiwyg = "true";
defparam \inst2|regN[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cyclone10lp_lcell_comb \inst2|regN[4]~23 (
// Equation(s):
// \inst2|regN[4]~23_combout  = (\inst2|regN [4] & (!\inst2|regN[3]~22 )) # (!\inst2|regN [4] & ((\inst2|regN[3]~22 ) # (GND)))
// \inst2|regN[4]~24  = CARRY((!\inst2|regN[3]~22 ) # (!\inst2|regN [4]))

	.dataa(\inst2|regN [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[3]~22 ),
	.combout(\inst2|regN[4]~23_combout ),
	.cout(\inst2|regN[4]~24 ));
// synopsys translate_off
defparam \inst2|regN[4]~23 .lut_mask = 16'h5A5F;
defparam \inst2|regN[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \inst2|regN[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[4]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[4] .is_wysiwyg = "true";
defparam \inst2|regN[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cyclone10lp_lcell_comb \inst2|regN[5]~25 (
// Equation(s):
// \inst2|regN[5]~25_combout  = (\inst2|regN [5] & (\inst2|regN[4]~24  $ (GND))) # (!\inst2|regN [5] & (!\inst2|regN[4]~24  & VCC))
// \inst2|regN[5]~26  = CARRY((\inst2|regN [5] & !\inst2|regN[4]~24 ))

	.dataa(gnd),
	.datab(\inst2|regN [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[4]~24 ),
	.combout(\inst2|regN[5]~25_combout ),
	.cout(\inst2|regN[5]~26 ));
// synopsys translate_off
defparam \inst2|regN[5]~25 .lut_mask = 16'hC30C;
defparam \inst2|regN[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \inst2|regN[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[5]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[5] .is_wysiwyg = "true";
defparam \inst2|regN[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cyclone10lp_lcell_comb \inst2|regN[6]~27 (
// Equation(s):
// \inst2|regN[6]~27_combout  = (\inst2|regN [6] & (!\inst2|regN[5]~26 )) # (!\inst2|regN [6] & ((\inst2|regN[5]~26 ) # (GND)))
// \inst2|regN[6]~28  = CARRY((!\inst2|regN[5]~26 ) # (!\inst2|regN [6]))

	.dataa(\inst2|regN [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[5]~26 ),
	.combout(\inst2|regN[6]~27_combout ),
	.cout(\inst2|regN[6]~28 ));
// synopsys translate_off
defparam \inst2|regN[6]~27 .lut_mask = 16'h5A5F;
defparam \inst2|regN[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \inst2|regN[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[6]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[6] .is_wysiwyg = "true";
defparam \inst2|regN[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cyclone10lp_lcell_comb \inst2|regN[7]~29 (
// Equation(s):
// \inst2|regN[7]~29_combout  = (\inst2|regN [7] & (\inst2|regN[6]~28  $ (GND))) # (!\inst2|regN [7] & (!\inst2|regN[6]~28  & VCC))
// \inst2|regN[7]~30  = CARRY((\inst2|regN [7] & !\inst2|regN[6]~28 ))

	.dataa(gnd),
	.datab(\inst2|regN [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[6]~28 ),
	.combout(\inst2|regN[7]~29_combout ),
	.cout(\inst2|regN[7]~30 ));
// synopsys translate_off
defparam \inst2|regN[7]~29 .lut_mask = 16'hC30C;
defparam \inst2|regN[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \inst2|regN[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[7]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[7] .is_wysiwyg = "true";
defparam \inst2|regN[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cyclone10lp_lcell_comb \inst2|regN[8]~31 (
// Equation(s):
// \inst2|regN[8]~31_combout  = (\inst2|regN [8] & (!\inst2|regN[7]~30 )) # (!\inst2|regN [8] & ((\inst2|regN[7]~30 ) # (GND)))
// \inst2|regN[8]~32  = CARRY((!\inst2|regN[7]~30 ) # (!\inst2|regN [8]))

	.dataa(\inst2|regN [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[7]~30 ),
	.combout(\inst2|regN[8]~31_combout ),
	.cout(\inst2|regN[8]~32 ));
// synopsys translate_off
defparam \inst2|regN[8]~31 .lut_mask = 16'h5A5F;
defparam \inst2|regN[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \inst2|regN[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[8]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[8] .is_wysiwyg = "true";
defparam \inst2|regN[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cyclone10lp_lcell_comb \inst2|regN[9]~33 (
// Equation(s):
// \inst2|regN[9]~33_combout  = (\inst2|regN [9] & (\inst2|regN[8]~32  $ (GND))) # (!\inst2|regN [9] & (!\inst2|regN[8]~32  & VCC))
// \inst2|regN[9]~34  = CARRY((\inst2|regN [9] & !\inst2|regN[8]~32 ))

	.dataa(gnd),
	.datab(\inst2|regN [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[8]~32 ),
	.combout(\inst2|regN[9]~33_combout ),
	.cout(\inst2|regN[9]~34 ));
// synopsys translate_off
defparam \inst2|regN[9]~33 .lut_mask = 16'hC30C;
defparam \inst2|regN[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \inst2|regN[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[9]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[9] .is_wysiwyg = "true";
defparam \inst2|regN[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cyclone10lp_lcell_comb \inst2|regN[10]~35 (
// Equation(s):
// \inst2|regN[10]~35_combout  = (\inst2|regN [10] & (!\inst2|regN[9]~34 )) # (!\inst2|regN [10] & ((\inst2|regN[9]~34 ) # (GND)))
// \inst2|regN[10]~36  = CARRY((!\inst2|regN[9]~34 ) # (!\inst2|regN [10]))

	.dataa(gnd),
	.datab(\inst2|regN [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[9]~34 ),
	.combout(\inst2|regN[10]~35_combout ),
	.cout(\inst2|regN[10]~36 ));
// synopsys translate_off
defparam \inst2|regN[10]~35 .lut_mask = 16'h3C3F;
defparam \inst2|regN[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N3
dffeas \inst2|regN[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[10]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[10] .is_wysiwyg = "true";
defparam \inst2|regN[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cyclone10lp_lcell_comb \inst2|regN[11]~37 (
// Equation(s):
// \inst2|regN[11]~37_combout  = (\inst2|regN [11] & (\inst2|regN[10]~36  $ (GND))) # (!\inst2|regN [11] & (!\inst2|regN[10]~36  & VCC))
// \inst2|regN[11]~38  = CARRY((\inst2|regN [11] & !\inst2|regN[10]~36 ))

	.dataa(gnd),
	.datab(\inst2|regN [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[10]~36 ),
	.combout(\inst2|regN[11]~37_combout ),
	.cout(\inst2|regN[11]~38 ));
// synopsys translate_off
defparam \inst2|regN[11]~37 .lut_mask = 16'hC30C;
defparam \inst2|regN[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N5
dffeas \inst2|regN[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[11]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[11] .is_wysiwyg = "true";
defparam \inst2|regN[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cyclone10lp_lcell_comb \inst2|regN[12]~39 (
// Equation(s):
// \inst2|regN[12]~39_combout  = (\inst2|regN [12] & (!\inst2|regN[11]~38 )) # (!\inst2|regN [12] & ((\inst2|regN[11]~38 ) # (GND)))
// \inst2|regN[12]~40  = CARRY((!\inst2|regN[11]~38 ) # (!\inst2|regN [12]))

	.dataa(\inst2|regN [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[11]~38 ),
	.combout(\inst2|regN[12]~39_combout ),
	.cout(\inst2|regN[12]~40 ));
// synopsys translate_off
defparam \inst2|regN[12]~39 .lut_mask = 16'h5A5F;
defparam \inst2|regN[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \inst2|regN[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[12]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[12] .is_wysiwyg = "true";
defparam \inst2|regN[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cyclone10lp_lcell_comb \inst2|regN[13]~41 (
// Equation(s):
// \inst2|regN[13]~41_combout  = (\inst2|regN [13] & (\inst2|regN[12]~40  $ (GND))) # (!\inst2|regN [13] & (!\inst2|regN[12]~40  & VCC))
// \inst2|regN[13]~42  = CARRY((\inst2|regN [13] & !\inst2|regN[12]~40 ))

	.dataa(gnd),
	.datab(\inst2|regN [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[12]~40 ),
	.combout(\inst2|regN[13]~41_combout ),
	.cout(\inst2|regN[13]~42 ));
// synopsys translate_off
defparam \inst2|regN[13]~41 .lut_mask = 16'hC30C;
defparam \inst2|regN[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \inst2|regN[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[13]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[13] .is_wysiwyg = "true";
defparam \inst2|regN[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cyclone10lp_lcell_comb \inst2|regN[14]~43 (
// Equation(s):
// \inst2|regN[14]~43_combout  = (\inst2|regN [14] & (!\inst2|regN[13]~42 )) # (!\inst2|regN [14] & ((\inst2|regN[13]~42 ) # (GND)))
// \inst2|regN[14]~44  = CARRY((!\inst2|regN[13]~42 ) # (!\inst2|regN [14]))

	.dataa(\inst2|regN [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[13]~42 ),
	.combout(\inst2|regN[14]~43_combout ),
	.cout(\inst2|regN[14]~44 ));
// synopsys translate_off
defparam \inst2|regN[14]~43 .lut_mask = 16'h5A5F;
defparam \inst2|regN[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \inst2|regN[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[14]~43_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[14] .is_wysiwyg = "true";
defparam \inst2|regN[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cyclone10lp_lcell_comb \inst2|regN[15]~45 (
// Equation(s):
// \inst2|regN[15]~45_combout  = (\inst2|regN [15] & (\inst2|regN[14]~44  $ (GND))) # (!\inst2|regN [15] & (!\inst2|regN[14]~44  & VCC))
// \inst2|regN[15]~46  = CARRY((\inst2|regN [15] & !\inst2|regN[14]~44 ))

	.dataa(\inst2|regN [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[14]~44 ),
	.combout(\inst2|regN[15]~45_combout ),
	.cout(\inst2|regN[15]~46 ));
// synopsys translate_off
defparam \inst2|regN[15]~45 .lut_mask = 16'hA50A;
defparam \inst2|regN[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \inst2|regN[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[15]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[15] .is_wysiwyg = "true";
defparam \inst2|regN[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cyclone10lp_lcell_comb \inst2|regN[16]~47 (
// Equation(s):
// \inst2|regN[16]~47_combout  = (\inst2|regN [16] & (!\inst2|regN[15]~46 )) # (!\inst2|regN [16] & ((\inst2|regN[15]~46 ) # (GND)))
// \inst2|regN[16]~48  = CARRY((!\inst2|regN[15]~46 ) # (!\inst2|regN [16]))

	.dataa(gnd),
	.datab(\inst2|regN [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[15]~46 ),
	.combout(\inst2|regN[16]~47_combout ),
	.cout(\inst2|regN[16]~48 ));
// synopsys translate_off
defparam \inst2|regN[16]~47 .lut_mask = 16'h3C3F;
defparam \inst2|regN[16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \inst2|regN[16] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[16]~47_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[16] .is_wysiwyg = "true";
defparam \inst2|regN[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cyclone10lp_lcell_comb \inst2|regN[17]~49 (
// Equation(s):
// \inst2|regN[17]~49_combout  = \inst2|regN[16]~48  $ (!\inst2|regN [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|regN [17]),
	.cin(\inst2|regN[16]~48 ),
	.combout(\inst2|regN[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|regN[17]~49 .lut_mask = 16'hF00F;
defparam \inst2|regN[17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \inst2|regN[17] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|regN[17]~49_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[17] .is_wysiwyg = "true";
defparam \inst2|regN[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N4
cyclone10lp_lcell_comb \inst2|Decoder0~0 (
// Equation(s):
// \inst2|Decoder0~0_combout  = (\inst2|regN [16] & \inst2|regN [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|regN [16]),
	.datad(\inst2|regN [17]),
	.cin(gnd),
	.combout(\inst2|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~0 .lut_mask = 16'hF000;
defparam \inst2|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N18
cyclone10lp_lcell_comb \inst2|Decoder0~1 (
// Equation(s):
// \inst2|Decoder0~1_combout  = (!\inst2|regN [16] & \inst2|regN [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|regN [16]),
	.datad(\inst2|regN [17]),
	.cin(gnd),
	.combout(\inst2|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~1 .lut_mask = 16'h0F00;
defparam \inst2|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N20
cyclone10lp_lcell_comb \inst2|Decoder0~2 (
// Equation(s):
// \inst2|Decoder0~2_combout  = (\inst2|regN [16] & !\inst2|regN [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|regN [16]),
	.datad(\inst2|regN [17]),
	.cin(gnd),
	.combout(\inst2|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~2 .lut_mask = 16'h00F0;
defparam \inst2|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cyclone10lp_lcell_comb \inst2|Decoder0~3 (
// Equation(s):
// \inst2|Decoder0~3_combout  = (\inst2|regN [16]) # (\inst2|regN [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|regN [16]),
	.datad(\inst2|regN [17]),
	.cin(gnd),
	.combout(\inst2|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~3 .lut_mask = 16'hFFF0;
defparam \inst2|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita0~combout  = \PC|auto_generated|counter_reg_bit [0] $ (VCC)
// \PC|auto_generated|counter_comb_bita0~COUT  = CARRY(\PC|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|auto_generated|counter_comb_bita0~combout ),
	.cout(\PC|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \PC|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita1 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita1~combout  = (\PC|auto_generated|counter_reg_bit [1] & (!\PC|auto_generated|counter_comb_bita0~COUT )) # (!\PC|auto_generated|counter_reg_bit [1] & ((\PC|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita1~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita0~COUT ) # (!\PC|auto_generated|counter_reg_bit [1]))

	.dataa(\PC|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita0~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita1~combout ),
	.cout(\PC|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita2 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita2~combout  = (\PC|auto_generated|counter_reg_bit [2] & (\PC|auto_generated|counter_comb_bita1~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [2] & (!\PC|auto_generated|counter_comb_bita1~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita2~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [2] & !\PC|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\PC|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita1~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita2~combout ),
	.cout(\PC|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \PC|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cyclone10lp_lcell_comb \statemachine|NS[1]~0 (
// Equation(s):
// \statemachine|NS[1]~0_combout  = (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & !\RAM|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\inst|inst~q ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\statemachine|NS[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \statemachine|NS[1]~0 .lut_mask = 16'h000A;
defparam \statemachine|NS[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita3 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita3~combout  = (\PC|auto_generated|counter_reg_bit [3] & (!\PC|auto_generated|counter_comb_bita2~COUT )) # (!\PC|auto_generated|counter_reg_bit [3] & ((\PC|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita3~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita2~COUT ) # (!\PC|auto_generated|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita2~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita3~combout ),
	.cout(\PC|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \PC|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita4 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita4~combout  = (\PC|auto_generated|counter_reg_bit [4] & (\PC|auto_generated|counter_comb_bita3~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [4] & (!\PC|auto_generated|counter_comb_bita3~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita4~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [4] & !\PC|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita3~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita4~combout ),
	.cout(\PC|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \PC|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cyclone10lp_lcell_comb \IR1|dffs[4]~feeder (
// Equation(s):
// \IR1|dffs[4]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR1|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[4]~feeder .lut_mask = 16'hF0F0;
defparam \IR1|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \IR1|dffs[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[4]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[4] .is_wysiwyg = "true";
defparam \IR1|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[4]~8 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[4]~8_combout  = (\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [4]))) # (!\inst|inst~q  & (\IR1|dffs [4]))

	.dataa(\IR1|dffs [4]),
	.datab(\inst|inst~q ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[4]~8 .lut_mask = 16'hE2E2;
defparam \MUX2|$00000|auto_generated|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \PC|auto_generated|counter_reg_bit[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita4~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[4]~4 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[4]~4_combout  = (\statemachine|NS[1]~0_combout  & ((\MUX2|$00000|auto_generated|result_node[4]~8_combout ))) # (!\statemachine|NS[1]~0_combout  & (\PC|auto_generated|counter_reg_bit [4]))

	.dataa(\statemachine|NS[1]~0_combout ),
	.datab(gnd),
	.datac(\PC|auto_generated|counter_reg_bit [4]),
	.datad(\MUX2|$00000|auto_generated|result_node[4]~8_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[4]~4 .lut_mask = 16'hFA50;
defparam \MUX1|$00000|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita5 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita5~combout  = (\PC|auto_generated|counter_reg_bit [5] & (!\PC|auto_generated|counter_comb_bita4~COUT )) # (!\PC|auto_generated|counter_reg_bit [5] & ((\PC|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita5~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita4~COUT ) # (!\PC|auto_generated|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita4~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita5~combout ),
	.cout(\PC|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \PC|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cyclone10lp_lcell_comb \IR1|dffs[12]~feeder (
// Equation(s):
// \IR1|dffs[12]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\IR1|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \IR1|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \IR1|dffs[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[12]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[12] .is_wysiwyg = "true";
defparam \IR1|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cyclone10lp_lcell_comb \IR1|dffs[13]~feeder (
// Equation(s):
// \IR1|dffs[13]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR1|dffs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[13]~feeder .lut_mask = 16'hF0F0;
defparam \IR1|dffs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \IR1|dffs[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[13]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[13] .is_wysiwyg = "true";
defparam \IR1|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cyclone10lp_lcell_comb \inst7|ADD~0 (
// Equation(s):
// \inst7|ADD~0_combout  = (!\IR1|dffs [12] & (\IR1|dffs [13] & (!\IR1|dffs [15] & !\IR1|dffs [14])))

	.dataa(\IR1|dffs [12]),
	.datab(\IR1|dffs [13]),
	.datac(\IR1|dffs [15]),
	.datad(\IR1|dffs [14]),
	.cin(gnd),
	.combout(\inst7|ADD~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ADD~0 .lut_mask = 16'h0004;
defparam \inst7|ADD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cyclone10lp_lcell_comb \inst7|ADD~1 (
// Equation(s):
// \inst7|ADD~1_combout  = (\inst|inst~q  & (((!\RAM|altsyncram_component|auto_generated|q_a [14] & \RAM|altsyncram_component|auto_generated|q_a [13])))) # (!\inst|inst~q  & (\inst7|ADD~0_combout ))

	.dataa(\inst7|ADD~0_combout ),
	.datab(\inst|inst~q ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst7|ADD~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ADD~1 .lut_mask = 16'h2E22;
defparam \inst7|ADD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cyclone10lp_lcell_comb \inst7|ADD~2 (
// Equation(s):
// \inst7|ADD~2_combout  = (\inst7|ADD~1_combout  & (((!\RAM|altsyncram_component|auto_generated|q_a [15] & !\RAM|altsyncram_component|auto_generated|q_a [12])) # (!\inst|inst~q )))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst|inst~q ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst7|ADD~1_combout ),
	.cin(gnd),
	.combout(\inst7|ADD~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ADD~2 .lut_mask = 16'h3700;
defparam \inst7|ADD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cyclone10lp_lcell_comb \ALU|auto_generated|_~3 (
// Equation(s):
// \ALU|auto_generated|_~3_combout  = \RAM|altsyncram_component|auto_generated|q_a [5] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(gnd),
	.datab(\inst|inst1~q ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\inst7|ADD~2_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~3 .lut_mask = 16'h3CF0;
defparam \ALU|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cyclone10lp_lcell_comb \ALU|auto_generated|_~5 (
// Equation(s):
// \ALU|auto_generated|_~5_combout  = \RAM|altsyncram_component|auto_generated|q_a [3] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(gnd),
	.datab(\inst|inst1~q ),
	.datac(\inst7|ADD~2_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~5 .lut_mask = 16'h3FC0;
defparam \ALU|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
cyclone10lp_lcell_comb \ALU|auto_generated|_~6 (
// Equation(s):
// \ALU|auto_generated|_~6_combout  = \RAM|altsyncram_component|auto_generated|q_a [2] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(\inst|inst1~q ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst7|ADD~2_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~6 .lut_mask = 16'h5AF0;
defparam \ALU|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
cyclone10lp_lcell_comb \ALU|auto_generated|_~7 (
// Equation(s):
// \ALU|auto_generated|_~7_combout  = \RAM|altsyncram_component|auto_generated|q_a [1] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(\inst|inst1~q ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst7|ADD~2_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~7 .lut_mask = 16'h5AF0;
defparam \ALU|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita6 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita6~combout  = (\PC|auto_generated|counter_reg_bit [6] & (\PC|auto_generated|counter_comb_bita5~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [6] & (!\PC|auto_generated|counter_comb_bita5~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita6~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [6] & !\PC|auto_generated|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita5~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita6~combout ),
	.cout(\PC|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \PC|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita7 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita7~combout  = (\PC|auto_generated|counter_reg_bit [7] & (!\PC|auto_generated|counter_comb_bita6~COUT )) # (!\PC|auto_generated|counter_reg_bit [7] & ((\PC|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita7~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita6~COUT ) # (!\PC|auto_generated|counter_reg_bit [7]))

	.dataa(\PC|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita6~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita7~combout ),
	.cout(\PC|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
cyclone10lp_lcell_comb \IR1|dffs[7]~feeder (
// Equation(s):
// \IR1|dffs[7]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR1|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[7]~feeder .lut_mask = 16'hF0F0;
defparam \IR1|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N21
dffeas \IR1|dffs[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[7]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[7] .is_wysiwyg = "true";
defparam \IR1|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[7]~11 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[7]~11_combout  = (\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [7]))) # (!\inst|inst~q  & (\IR1|dffs [7]))

	.dataa(\inst|inst~q ),
	.datab(gnd),
	.datac(\IR1|dffs [7]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[7]~11 .lut_mask = 16'hFA50;
defparam \MUX2|$00000|auto_generated|result_node[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \PC|auto_generated|counter_reg_bit[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita7~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[7]~7_combout  = (\statemachine|NS[1]~0_combout  & ((\MUX2|$00000|auto_generated|result_node[7]~11_combout ))) # (!\statemachine|NS[1]~0_combout  & (\PC|auto_generated|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [7]),
	.datac(\MUX2|$00000|auto_generated|result_node[7]~11_combout ),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hF0CC;
defparam \MUX1|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cyclone10lp_lcell_comb \IR1|dffs[8]~feeder (
// Equation(s):
// \IR1|dffs[8]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\IR1|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \IR1|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \IR1|dffs[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[8]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[8] .is_wysiwyg = "true";
defparam \IR1|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[8]~12 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[8]~12_combout  = (\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [8]))) # (!\inst|inst~q  & (\IR1|dffs [8]))

	.dataa(gnd),
	.datab(\IR1|dffs [8]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[8]~12 .lut_mask = 16'hF0CC;
defparam \MUX2|$00000|auto_generated|result_node[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita8 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita8~combout  = (\PC|auto_generated|counter_reg_bit [8] & (\PC|auto_generated|counter_comb_bita7~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [8] & (!\PC|auto_generated|counter_comb_bita7~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita8~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [8] & !\PC|auto_generated|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita7~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita8~combout ),
	.cout(\PC|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \PC|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \PC|auto_generated|counter_reg_bit[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita8~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[8]~8 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[8]~8_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[8]~12_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [8])))

	.dataa(\MUX2|$00000|auto_generated|result_node[8]~12_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[8]~8 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita9 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita9~combout  = (\PC|auto_generated|counter_reg_bit [9] & (!\PC|auto_generated|counter_comb_bita8~COUT )) # (!\PC|auto_generated|counter_reg_bit [9] & ((\PC|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita9~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita8~COUT ) # (!\PC|auto_generated|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita8~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita9~combout ),
	.cout(\PC|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \PC|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cyclone10lp_lcell_comb \ALU|auto_generated|_~12 (
// Equation(s):
// \ALU|auto_generated|_~12_combout  = \RAM|altsyncram_component|auto_generated|q_a [9] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(gnd),
	.datab(\inst|inst1~q ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst7|ADD~2_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~12 .lut_mask = 16'h3CF0;
defparam \ALU|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cyclone10lp_lcell_comb \ALU|auto_generated|_~0 (
// Equation(s):
// \ALU|auto_generated|_~0_combout  = \RAM|altsyncram_component|auto_generated|q_a [8] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(gnd),
	.datab(\inst|inst1~q ),
	.datac(\inst7|ADD~2_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~0 .lut_mask = 16'h3FC0;
defparam \ALU|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cyclone10lp_lcell_comb \ALU|auto_generated|_~1 (
// Equation(s):
// \ALU|auto_generated|_~1_combout  = \RAM|altsyncram_component|auto_generated|q_a [7] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(gnd),
	.datab(\inst|inst1~q ),
	.datac(\inst7|ADD~2_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~1 .lut_mask = 16'h3FC0;
defparam \ALU|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
cyclone10lp_lcell_comb \ALU|auto_generated|_~2 (
// Equation(s):
// \ALU|auto_generated|_~2_combout  = \RAM|altsyncram_component|auto_generated|q_a [6] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(\inst|inst1~q ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\inst7|ADD~2_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~2 .lut_mask = 16'h5AF0;
defparam \ALU|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N28
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[6]~12 (
// Equation(s):
// \ALU|auto_generated|result_int[6]~12_combout  = ((\ALU|auto_generated|_~3_combout  $ (\acc|dffs [5] $ (\ALU|auto_generated|result_int[5]~11 )))) # (GND)
// \ALU|auto_generated|result_int[6]~13  = CARRY((\ALU|auto_generated|_~3_combout  & (\acc|dffs [5] & !\ALU|auto_generated|result_int[5]~11 )) # (!\ALU|auto_generated|_~3_combout  & ((\acc|dffs [5]) # (!\ALU|auto_generated|result_int[5]~11 ))))

	.dataa(\ALU|auto_generated|_~3_combout ),
	.datab(\acc|dffs [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[5]~11 ),
	.combout(\ALU|auto_generated|result_int[6]~12_combout ),
	.cout(\ALU|auto_generated|result_int[6]~13 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[6]~12 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N30
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[7]~14 (
// Equation(s):
// \ALU|auto_generated|result_int[7]~14_combout  = (\ALU|auto_generated|_~2_combout  & ((\acc|dffs [6] & (!\ALU|auto_generated|result_int[6]~13 )) # (!\acc|dffs [6] & ((\ALU|auto_generated|result_int[6]~13 ) # (GND))))) # (!\ALU|auto_generated|_~2_combout  & 
// ((\acc|dffs [6] & (\ALU|auto_generated|result_int[6]~13  & VCC)) # (!\acc|dffs [6] & (!\ALU|auto_generated|result_int[6]~13 ))))
// \ALU|auto_generated|result_int[7]~15  = CARRY((\ALU|auto_generated|_~2_combout  & ((!\ALU|auto_generated|result_int[6]~13 ) # (!\acc|dffs [6]))) # (!\ALU|auto_generated|_~2_combout  & (!\acc|dffs [6] & !\ALU|auto_generated|result_int[6]~13 )))

	.dataa(\ALU|auto_generated|_~2_combout ),
	.datab(\acc|dffs [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[6]~13 ),
	.combout(\ALU|auto_generated|result_int[7]~14_combout ),
	.cout(\ALU|auto_generated|result_int[7]~15 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[7]~14 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
cyclone10lp_lcell_comb \acc|dffs[6]~9 (
// Equation(s):
// \acc|dffs[6]~9_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[7]~14_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\acc|dffs[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[6]~9 .lut_mask = 16'hEE22;
defparam \acc|dffs[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cyclone10lp_lcell_comb \inst7|acc_en~0 (
// Equation(s):
// \inst7|acc_en~0_combout  = (!\RAM|altsyncram_component|auto_generated|q_a [14] & (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [12] & \RAM|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst|inst~q ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst7|acc_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|acc_en~0 .lut_mask = 16'h0400;
defparam \inst7|acc_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[12]~3 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[12]~3_combout  = (\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [12]))) # (!\inst|inst~q  & (\IR1|dffs [12]))

	.dataa(gnd),
	.datab(\inst|inst~q ),
	.datac(\IR1|dffs [12]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[12]~3 .lut_mask = 16'hFC30;
defparam \MUX2|$00000|auto_generated|result_node[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cyclone10lp_lcell_comb \inst7|acc_sload~5 (
// Equation(s):
// \inst7|acc_sload~5_combout  = ((\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [13]))) # (!\inst|inst~q  & (\IR1|dffs [13]))) # (!\MUX2|$00000|auto_generated|result_node[12]~3_combout )

	.dataa(\IR1|dffs [13]),
	.datab(\inst|inst~q ),
	.datac(\MUX2|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst7|acc_sload~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|acc_sload~5 .lut_mask = 16'hEF2F;
defparam \inst7|acc_sload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cyclone10lp_lcell_comb \inst7|sel3~1 (
// Equation(s):
// \inst7|sel3~1_combout  = (\inst|inst1~q  & (!\MUX2|$00000|auto_generated|result_node[14]~2_combout  & !\MUX2|$00000|auto_generated|result_node[15]~1_combout ))

	.dataa(gnd),
	.datab(\inst|inst1~q ),
	.datac(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.cin(gnd),
	.combout(\inst7|sel3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|sel3~1 .lut_mask = 16'h000C;
defparam \inst7|sel3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cyclone10lp_lcell_comb \inst7|acc_sload~4 (
// Equation(s):
// \inst7|acc_sload~4_combout  = (\RAM|altsyncram_component|auto_generated|q_a [13] & (((!\inst7|sel3~1_combout ) # (!\inst7|acc_sload~5_combout )))) # (!\RAM|altsyncram_component|auto_generated|q_a [13] & (!\inst7|acc_en~0_combout  & 
// ((!\inst7|sel3~1_combout ) # (!\inst7|acc_sload~5_combout ))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst7|acc_en~0_combout ),
	.datac(\inst7|acc_sload~5_combout ),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\inst7|acc_sload~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|acc_sload~4 .lut_mask = 16'h0BBB;
defparam \inst7|acc_sload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cyclone10lp_lcell_comb \inst7|acc_en (
// Equation(s):
// \inst7|acc_en~combout  = (\inst7|acc_en~0_combout ) # ((\inst7|acc_sload~5_combout  & \inst7|sel3~1_combout ))

	.dataa(gnd),
	.datab(\inst7|acc_en~0_combout ),
	.datac(\inst7|acc_sload~5_combout ),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\inst7|acc_en~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|acc_en .lut_mask = 16'hFCCC;
defparam \inst7|acc_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N15
dffeas \acc|dffs[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[6]~9_combout ),
	.asdata(\acc|dffs [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[6] .is_wysiwyg = "true";
defparam \acc|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[8]~16 (
// Equation(s):
// \ALU|auto_generated|result_int[8]~16_combout  = ((\ALU|auto_generated|_~1_combout  $ (\acc|dffs [7] $ (\ALU|auto_generated|result_int[7]~15 )))) # (GND)
// \ALU|auto_generated|result_int[8]~17  = CARRY((\ALU|auto_generated|_~1_combout  & (\acc|dffs [7] & !\ALU|auto_generated|result_int[7]~15 )) # (!\ALU|auto_generated|_~1_combout  & ((\acc|dffs [7]) # (!\ALU|auto_generated|result_int[7]~15 ))))

	.dataa(\ALU|auto_generated|_~1_combout ),
	.datab(\acc|dffs [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[7]~15 ),
	.combout(\ALU|auto_generated|result_int[8]~16_combout ),
	.cout(\ALU|auto_generated|result_int[8]~17 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[8]~16 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N2
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[9]~18 (
// Equation(s):
// \ALU|auto_generated|result_int[9]~18_combout  = (\ALU|auto_generated|_~0_combout  & ((\acc|dffs [8] & (!\ALU|auto_generated|result_int[8]~17 )) # (!\acc|dffs [8] & ((\ALU|auto_generated|result_int[8]~17 ) # (GND))))) # (!\ALU|auto_generated|_~0_combout  & 
// ((\acc|dffs [8] & (\ALU|auto_generated|result_int[8]~17  & VCC)) # (!\acc|dffs [8] & (!\ALU|auto_generated|result_int[8]~17 ))))
// \ALU|auto_generated|result_int[9]~19  = CARRY((\ALU|auto_generated|_~0_combout  & ((!\ALU|auto_generated|result_int[8]~17 ) # (!\acc|dffs [8]))) # (!\ALU|auto_generated|_~0_combout  & (!\acc|dffs [8] & !\ALU|auto_generated|result_int[8]~17 )))

	.dataa(\ALU|auto_generated|_~0_combout ),
	.datab(\acc|dffs [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[8]~17 ),
	.combout(\ALU|auto_generated|result_int[9]~18_combout ),
	.cout(\ALU|auto_generated|result_int[9]~19 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[9]~18 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N4
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[10]~20 (
// Equation(s):
// \ALU|auto_generated|result_int[10]~20_combout  = ((\ALU|auto_generated|_~12_combout  $ (\acc|dffs [9] $ (\ALU|auto_generated|result_int[9]~19 )))) # (GND)
// \ALU|auto_generated|result_int[10]~21  = CARRY((\ALU|auto_generated|_~12_combout  & (\acc|dffs [9] & !\ALU|auto_generated|result_int[9]~19 )) # (!\ALU|auto_generated|_~12_combout  & ((\acc|dffs [9]) # (!\ALU|auto_generated|result_int[9]~19 ))))

	.dataa(\ALU|auto_generated|_~12_combout ),
	.datab(\acc|dffs [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[9]~19 ),
	.combout(\ALU|auto_generated|result_int[10]~20_combout ),
	.cout(\ALU|auto_generated|result_int[10]~21 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[10]~20 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
cyclone10lp_lcell_comb \acc|dffs[9]~5 (
// Equation(s):
// \acc|dffs[9]~5_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[10]~20_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\ALU|auto_generated|result_int[10]~20_combout ),
	.datac(gnd),
	.datad(\inst7|sel3~0_combout ),
	.cin(gnd),
	.combout(\acc|dffs[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[9]~5 .lut_mask = 16'hCCAA;
defparam \acc|dffs[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cyclone10lp_lcell_comb \IR1|dffs[10]~feeder (
// Equation(s):
// \IR1|dffs[10]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\IR1|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \IR1|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \IR1|dffs[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[10]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[10] .is_wysiwyg = "true";
defparam \IR1|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[10]~14 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[10]~14_combout  = (\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [10]))) # (!\inst|inst~q  & (\IR1|dffs [10]))

	.dataa(\inst|inst~q ),
	.datab(gnd),
	.datac(\IR1|dffs [10]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[10]~14 .lut_mask = 16'hFA50;
defparam \MUX2|$00000|auto_generated|result_node[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita10 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita10~combout  = (\PC|auto_generated|counter_reg_bit [10] & (\PC|auto_generated|counter_comb_bita9~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [10] & (!\PC|auto_generated|counter_comb_bita9~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita10~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [10] & !\PC|auto_generated|counter_comb_bita9~COUT ))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita9~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita10~combout ),
	.cout(\PC|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita10 .lut_mask = 16'hC30C;
defparam \PC|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \PC|auto_generated|counter_reg_bit[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita10~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[10]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[10]~10 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[10]~10_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[10]~14_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [10])))

	.dataa(gnd),
	.datab(\statemachine|NS[1]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[10]~14_combout ),
	.datad(\PC|auto_generated|counter_reg_bit [10]),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[10]~10 .lut_mask = 16'hF3C0;
defparam \MUX1|$00000|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita11 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita11~combout  = \PC|auto_generated|counter_comb_bita10~COUT  $ (\PC|auto_generated|counter_reg_bit [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|auto_generated|counter_reg_bit [11]),
	.cin(\PC|auto_generated|counter_comb_bita10~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita11~combout ),
	.cout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita11 .lut_mask = 16'h0FF0;
defparam \PC|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cyclone10lp_lcell_comb \ALU|auto_generated|_~10 (
// Equation(s):
// \ALU|auto_generated|_~10_combout  = \RAM|altsyncram_component|auto_generated|q_a [11] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(gnd),
	.datab(\inst|inst1~q ),
	.datac(\inst7|ADD~2_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~10 .lut_mask = 16'h3FC0;
defparam \ALU|auto_generated|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cyclone10lp_lcell_comb \ALU|auto_generated|_~11 (
// Equation(s):
// \ALU|auto_generated|_~11_combout  = \RAM|altsyncram_component|auto_generated|q_a [10] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(gnd),
	.datab(\inst|inst1~q ),
	.datac(\inst7|ADD~2_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~11 .lut_mask = 16'h3FC0;
defparam \ALU|auto_generated|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[11]~22 (
// Equation(s):
// \ALU|auto_generated|result_int[11]~22_combout  = (\acc|dffs [10] & ((\ALU|auto_generated|_~11_combout  & (!\ALU|auto_generated|result_int[10]~21 )) # (!\ALU|auto_generated|_~11_combout  & (\ALU|auto_generated|result_int[10]~21  & VCC)))) # (!\acc|dffs 
// [10] & ((\ALU|auto_generated|_~11_combout  & ((\ALU|auto_generated|result_int[10]~21 ) # (GND))) # (!\ALU|auto_generated|_~11_combout  & (!\ALU|auto_generated|result_int[10]~21 ))))
// \ALU|auto_generated|result_int[11]~23  = CARRY((\acc|dffs [10] & (\ALU|auto_generated|_~11_combout  & !\ALU|auto_generated|result_int[10]~21 )) # (!\acc|dffs [10] & ((\ALU|auto_generated|_~11_combout ) # (!\ALU|auto_generated|result_int[10]~21 ))))

	.dataa(\acc|dffs [10]),
	.datab(\ALU|auto_generated|_~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[10]~21 ),
	.combout(\ALU|auto_generated|result_int[11]~22_combout ),
	.cout(\ALU|auto_generated|result_int[11]~23 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[11]~22 .lut_mask = 16'h694D;
defparam \ALU|auto_generated|result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[12]~24 (
// Equation(s):
// \ALU|auto_generated|result_int[12]~24_combout  = ((\ALU|auto_generated|_~10_combout  $ (\acc|dffs [11] $ (\ALU|auto_generated|result_int[11]~23 )))) # (GND)
// \ALU|auto_generated|result_int[12]~25  = CARRY((\ALU|auto_generated|_~10_combout  & (\acc|dffs [11] & !\ALU|auto_generated|result_int[11]~23 )) # (!\ALU|auto_generated|_~10_combout  & ((\acc|dffs [11]) # (!\ALU|auto_generated|result_int[11]~23 ))))

	.dataa(\ALU|auto_generated|_~10_combout ),
	.datab(\acc|dffs [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[11]~23 ),
	.combout(\ALU|auto_generated|result_int[12]~24_combout ),
	.cout(\ALU|auto_generated|result_int[12]~25 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[12]~24 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cyclone10lp_lcell_comb \acc|dffs[11]~13 (
// Equation(s):
// \acc|dffs[11]~13_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[12]~24_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\acc|dffs[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[11]~13 .lut_mask = 16'hEE22;
defparam \acc|dffs[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \acc|dffs[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[11]~13_combout ),
	.asdata(\acc|dffs [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[11] .is_wysiwyg = "true";
defparam \acc|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y15_N0
cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [11],\acc|dffs [0]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010;
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
cyclone10lp_lcell_comb \IR1|dffs[11]~feeder (
// Equation(s):
// \IR1|dffs[11]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR1|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[11]~feeder .lut_mask = 16'hF0F0;
defparam \IR1|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N19
dffeas \IR1|dffs[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[11]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[11] .is_wysiwyg = "true";
defparam \IR1|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[11]~15 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[11]~15_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [11])) # (!\inst|inst~q  & ((\IR1|dffs [11])))

	.dataa(\inst|inst~q ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.datad(\IR1|dffs [11]),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[11]~15 .lut_mask = 16'hF5A0;
defparam \MUX2|$00000|auto_generated|result_node[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N31
dffeas \PC|auto_generated|counter_reg_bit[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita11~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[11]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[11]~11 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[11]~11_combout  = (\statemachine|NS[1]~0_combout  & ((\MUX2|$00000|auto_generated|result_node[11]~15_combout ))) # (!\statemachine|NS[1]~0_combout  & (\PC|auto_generated|counter_reg_bit [11]))

	.dataa(\statemachine|NS[1]~0_combout ),
	.datab(gnd),
	.datac(\PC|auto_generated|counter_reg_bit [11]),
	.datad(\MUX2|$00000|auto_generated|result_node[11]~15_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[11]~11 .lut_mask = 16'hFA50;
defparam \MUX1|$00000|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y9_N0
cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [10],\acc|dffs [9]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
cyclone10lp_lcell_comb \acc|dffs[10]~8 (
// Equation(s):
// \acc|dffs[10]~8_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[11]~22_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\acc|dffs[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[10]~8 .lut_mask = 16'hEE22;
defparam \acc|dffs[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N27
dffeas \acc|dffs[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[10]~8_combout ),
	.asdata(\acc|dffs [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[10] .is_wysiwyg = "true";
defparam \acc|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y11_N23
dffeas \acc|dffs[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[9]~5_combout ),
	.asdata(\acc|dffs [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[9] .is_wysiwyg = "true";
defparam \acc|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cyclone10lp_lcell_comb \IR1|dffs[9]~feeder (
// Equation(s):
// \IR1|dffs[9]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\IR1|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \IR1|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \IR1|dffs[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[9]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[9] .is_wysiwyg = "true";
defparam \IR1|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[9]~13 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[9]~13_combout  = (\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [9]))) # (!\inst|inst~q  & (\IR1|dffs [9]))

	.dataa(\IR1|dffs [9]),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[9]~13 .lut_mask = 16'hF0AA;
defparam \MUX2|$00000|auto_generated|result_node[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N27
dffeas \PC|auto_generated|counter_reg_bit[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita9~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[9]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[9]~9 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[9]~9_combout  = (\statemachine|NS[1]~0_combout  & ((\MUX2|$00000|auto_generated|result_node[9]~13_combout ))) # (!\statemachine|NS[1]~0_combout  & (\PC|auto_generated|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\statemachine|NS[1]~0_combout ),
	.datac(\PC|auto_generated|counter_reg_bit [9]),
	.datad(\MUX2|$00000|auto_generated|result_node[9]~13_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[9]~9 .lut_mask = 16'hFC30;
defparam \MUX1|$00000|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y16_N0
cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [6],\acc|dffs [5]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cyclone10lp_lcell_comb \IR1|dffs[6]~feeder (
// Equation(s):
// \IR1|dffs[6]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR1|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[6]~feeder .lut_mask = 16'hF0F0;
defparam \IR1|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \IR1|dffs[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[6]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[6] .is_wysiwyg = "true";
defparam \IR1|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[6]~10 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[6]~10_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [6])) # (!\inst|inst~q  & ((\IR1|dffs [6])))

	.dataa(gnd),
	.datab(\inst|inst~q ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\IR1|dffs [6]),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[6]~10 .lut_mask = 16'hF3C0;
defparam \MUX2|$00000|auto_generated|result_node[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N21
dffeas \PC|auto_generated|counter_reg_bit[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita6~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[6]~6_combout  = (\statemachine|NS[1]~0_combout  & ((\MUX2|$00000|auto_generated|result_node[6]~10_combout ))) # (!\statemachine|NS[1]~0_combout  & (\PC|auto_generated|counter_reg_bit [6]))

	.dataa(\statemachine|NS[1]~0_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [6]),
	.datac(\MUX2|$00000|auto_generated|result_node[6]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hE4E4;
defparam \MUX1|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
cyclone10lp_lcell_comb \ALU|auto_generated|_~8 (
// Equation(s):
// \ALU|auto_generated|_~8_combout  = \RAM|altsyncram_component|auto_generated|q_a [0] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(\inst|inst1~q ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst7|ADD~2_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~8 .lut_mask = 16'h5AF0;
defparam \ALU|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[0]~1 (
// Equation(s):
// \ALU|auto_generated|result_int[0]~1_cout  = CARRY((!\inst|inst1~q ) # (!\inst7|ADD~2_combout ))

	.dataa(\inst7|ADD~2_combout ),
	.datab(\inst|inst1~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|auto_generated|result_int[0]~1_cout ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[0]~1 .lut_mask = 16'h0077;
defparam \ALU|auto_generated|result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[1]~2 (
// Equation(s):
// \ALU|auto_generated|result_int[1]~2_combout  = (\acc|dffs [0] & ((\ALU|auto_generated|_~8_combout  & (!\ALU|auto_generated|result_int[0]~1_cout )) # (!\ALU|auto_generated|_~8_combout  & (\ALU|auto_generated|result_int[0]~1_cout  & VCC)))) # (!\acc|dffs 
// [0] & ((\ALU|auto_generated|_~8_combout  & ((\ALU|auto_generated|result_int[0]~1_cout ) # (GND))) # (!\ALU|auto_generated|_~8_combout  & (!\ALU|auto_generated|result_int[0]~1_cout ))))
// \ALU|auto_generated|result_int[1]~3  = CARRY((\acc|dffs [0] & (\ALU|auto_generated|_~8_combout  & !\ALU|auto_generated|result_int[0]~1_cout )) # (!\acc|dffs [0] & ((\ALU|auto_generated|_~8_combout ) # (!\ALU|auto_generated|result_int[0]~1_cout ))))

	.dataa(\acc|dffs [0]),
	.datab(\ALU|auto_generated|_~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[0]~1_cout ),
	.combout(\ALU|auto_generated|result_int[1]~2_combout ),
	.cout(\ALU|auto_generated|result_int[1]~3 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[1]~2 .lut_mask = 16'h694D;
defparam \ALU|auto_generated|result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cyclone10lp_lcell_comb \acc|dffs[0]~2 (
// Equation(s):
// \acc|dffs[0]~2_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[1]~2_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\acc|dffs[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[0]~2 .lut_mask = 16'hEE22;
defparam \acc|dffs[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \acc|dffs[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[0]~2_combout ),
	.asdata(\acc|dffs [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[0] .is_wysiwyg = "true";
defparam \acc|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[2]~4 (
// Equation(s):
// \ALU|auto_generated|result_int[2]~4_combout  = ((\ALU|auto_generated|_~7_combout  $ (\acc|dffs [1] $ (\ALU|auto_generated|result_int[1]~3 )))) # (GND)
// \ALU|auto_generated|result_int[2]~5  = CARRY((\ALU|auto_generated|_~7_combout  & (\acc|dffs [1] & !\ALU|auto_generated|result_int[1]~3 )) # (!\ALU|auto_generated|_~7_combout  & ((\acc|dffs [1]) # (!\ALU|auto_generated|result_int[1]~3 ))))

	.dataa(\ALU|auto_generated|_~7_combout ),
	.datab(\acc|dffs [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[1]~3 ),
	.combout(\ALU|auto_generated|result_int[2]~4_combout ),
	.cout(\ALU|auto_generated|result_int[2]~5 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[2]~4 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N22
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[3]~6 (
// Equation(s):
// \ALU|auto_generated|result_int[3]~6_combout  = (\ALU|auto_generated|_~6_combout  & ((\acc|dffs [2] & (!\ALU|auto_generated|result_int[2]~5 )) # (!\acc|dffs [2] & ((\ALU|auto_generated|result_int[2]~5 ) # (GND))))) # (!\ALU|auto_generated|_~6_combout  & 
// ((\acc|dffs [2] & (\ALU|auto_generated|result_int[2]~5  & VCC)) # (!\acc|dffs [2] & (!\ALU|auto_generated|result_int[2]~5 ))))
// \ALU|auto_generated|result_int[3]~7  = CARRY((\ALU|auto_generated|_~6_combout  & ((!\ALU|auto_generated|result_int[2]~5 ) # (!\acc|dffs [2]))) # (!\ALU|auto_generated|_~6_combout  & (!\acc|dffs [2] & !\ALU|auto_generated|result_int[2]~5 )))

	.dataa(\ALU|auto_generated|_~6_combout ),
	.datab(\acc|dffs [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[2]~5 ),
	.combout(\ALU|auto_generated|result_int[3]~6_combout ),
	.cout(\ALU|auto_generated|result_int[3]~7 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[3]~6 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cyclone10lp_lcell_comb \acc|dffs[2]~10 (
// Equation(s):
// \acc|dffs[2]~10_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[3]~6_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\acc|dffs[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[2]~10 .lut_mask = 16'hEE22;
defparam \acc|dffs[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \acc|dffs[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[2]~10_combout ),
	.asdata(\acc|dffs [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[2] .is_wysiwyg = "true";
defparam \acc|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[4]~8 (
// Equation(s):
// \ALU|auto_generated|result_int[4]~8_combout  = ((\acc|dffs [3] $ (\ALU|auto_generated|_~5_combout  $ (\ALU|auto_generated|result_int[3]~7 )))) # (GND)
// \ALU|auto_generated|result_int[4]~9  = CARRY((\acc|dffs [3] & ((!\ALU|auto_generated|result_int[3]~7 ) # (!\ALU|auto_generated|_~5_combout ))) # (!\acc|dffs [3] & (!\ALU|auto_generated|_~5_combout  & !\ALU|auto_generated|result_int[3]~7 )))

	.dataa(\acc|dffs [3]),
	.datab(\ALU|auto_generated|_~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[3]~7 ),
	.combout(\ALU|auto_generated|result_int[4]~8_combout ),
	.cout(\ALU|auto_generated|result_int[4]~9 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[4]~8 .lut_mask = 16'h962B;
defparam \ALU|auto_generated|result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[5]~10 (
// Equation(s):
// \ALU|auto_generated|result_int[5]~10_combout  = (\acc|dffs [4] & ((\ALU|auto_generated|_~4_combout  & (!\ALU|auto_generated|result_int[4]~9 )) # (!\ALU|auto_generated|_~4_combout  & (\ALU|auto_generated|result_int[4]~9  & VCC)))) # (!\acc|dffs [4] & 
// ((\ALU|auto_generated|_~4_combout  & ((\ALU|auto_generated|result_int[4]~9 ) # (GND))) # (!\ALU|auto_generated|_~4_combout  & (!\ALU|auto_generated|result_int[4]~9 ))))
// \ALU|auto_generated|result_int[5]~11  = CARRY((\acc|dffs [4] & (\ALU|auto_generated|_~4_combout  & !\ALU|auto_generated|result_int[4]~9 )) # (!\acc|dffs [4] & ((\ALU|auto_generated|_~4_combout ) # (!\ALU|auto_generated|result_int[4]~9 ))))

	.dataa(\acc|dffs [4]),
	.datab(\ALU|auto_generated|_~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[4]~9 ),
	.combout(\ALU|auto_generated|result_int[5]~10_combout ),
	.cout(\ALU|auto_generated|result_int[5]~11 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[5]~10 .lut_mask = 16'h694D;
defparam \ALU|auto_generated|result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
cyclone10lp_lcell_comb \acc|dffs[5]~4 (
// Equation(s):
// \acc|dffs[5]~4_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[6]~12_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\acc|dffs[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[5]~4 .lut_mask = 16'hEE22;
defparam \acc|dffs[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N9
dffeas \acc|dffs[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[5]~4_combout ),
	.asdata(\acc|dffs [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[5] .is_wysiwyg = "true";
defparam \acc|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
cyclone10lp_lcell_comb \IR1|dffs[5]~feeder (
// Equation(s):
// \IR1|dffs[5]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR1|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[5]~feeder .lut_mask = 16'hF0F0;
defparam \IR1|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N3
dffeas \IR1|dffs[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[5]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[5] .is_wysiwyg = "true";
defparam \IR1|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[5]~9 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[5]~9_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [5])) # (!\inst|inst~q  & ((\IR1|dffs [5])))

	.dataa(gnd),
	.datab(\inst|inst~q ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\IR1|dffs [5]),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[5]~9 .lut_mask = 16'hF3C0;
defparam \MUX2|$00000|auto_generated|result_node[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \PC|auto_generated|counter_reg_bit[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita5~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[5]~5 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[5]~5_combout  = (\statemachine|NS[1]~0_combout  & ((\MUX2|$00000|auto_generated|result_node[5]~9_combout ))) # (!\statemachine|NS[1]~0_combout  & (\PC|auto_generated|counter_reg_bit [5]))

	.dataa(\PC|auto_generated|counter_reg_bit [5]),
	.datab(\MUX2|$00000|auto_generated|result_node[5]~9_combout ),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[5]~5 .lut_mask = 16'hCCAA;
defparam \MUX1|$00000|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cyclone10lp_lcell_comb \ALU|auto_generated|op_1~0 (
// Equation(s):
// \ALU|auto_generated|op_1~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [15] & ((\RAM|altsyncram_component|auto_generated|q_a [13]) # (!\inst7|acc_en~0_combout )))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\inst7|acc_en~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~0 .lut_mask = 16'h88CC;
defparam \ALU|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cyclone10lp_lcell_comb \ALU|auto_generated|_~15 (
// Equation(s):
// \ALU|auto_generated|_~15_combout  = \RAM|altsyncram_component|auto_generated|q_a [15] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(gnd),
	.datab(\inst|inst1~q ),
	.datac(\inst7|ADD~2_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~15 .lut_mask = 16'h3FC0;
defparam \ALU|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cyclone10lp_lcell_comb \ALU|auto_generated|_~14 (
// Equation(s):
// \ALU|auto_generated|_~14_combout  = \RAM|altsyncram_component|auto_generated|q_a [14] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(gnd),
	.datab(\inst|inst1~q ),
	.datac(\inst7|ADD~2_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~14 .lut_mask = 16'h3FC0;
defparam \ALU|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cyclone10lp_lcell_comb \ALU|auto_generated|_~13 (
// Equation(s):
// \ALU|auto_generated|_~13_combout  = \RAM|altsyncram_component|auto_generated|q_a [13] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst|inst1~q ),
	.datac(\inst7|ADD~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~13 .lut_mask = 16'h6A6A;
defparam \ALU|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cyclone10lp_lcell_comb \ALU|auto_generated|_~9 (
// Equation(s):
// \ALU|auto_generated|_~9_combout  = \RAM|altsyncram_component|auto_generated|q_a [12] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(gnd),
	.datab(\inst|inst1~q ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst7|ADD~2_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~9 .lut_mask = 16'h3CF0;
defparam \ALU|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[13]~26 (
// Equation(s):
// \ALU|auto_generated|result_int[13]~26_combout  = (\acc|dffs [12] & ((\ALU|auto_generated|_~9_combout  & (!\ALU|auto_generated|result_int[12]~25 )) # (!\ALU|auto_generated|_~9_combout  & (\ALU|auto_generated|result_int[12]~25  & VCC)))) # (!\acc|dffs [12] 
// & ((\ALU|auto_generated|_~9_combout  & ((\ALU|auto_generated|result_int[12]~25 ) # (GND))) # (!\ALU|auto_generated|_~9_combout  & (!\ALU|auto_generated|result_int[12]~25 ))))
// \ALU|auto_generated|result_int[13]~27  = CARRY((\acc|dffs [12] & (\ALU|auto_generated|_~9_combout  & !\ALU|auto_generated|result_int[12]~25 )) # (!\acc|dffs [12] & ((\ALU|auto_generated|_~9_combout ) # (!\ALU|auto_generated|result_int[12]~25 ))))

	.dataa(\acc|dffs [12]),
	.datab(\ALU|auto_generated|_~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[12]~25 ),
	.combout(\ALU|auto_generated|result_int[13]~26_combout ),
	.cout(\ALU|auto_generated|result_int[13]~27 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[13]~26 .lut_mask = 16'h694D;
defparam \ALU|auto_generated|result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[14]~28 (
// Equation(s):
// \ALU|auto_generated|result_int[14]~28_combout  = ((\ALU|auto_generated|_~13_combout  $ (\acc|dffs [13] $ (\ALU|auto_generated|result_int[13]~27 )))) # (GND)
// \ALU|auto_generated|result_int[14]~29  = CARRY((\ALU|auto_generated|_~13_combout  & (\acc|dffs [13] & !\ALU|auto_generated|result_int[13]~27 )) # (!\ALU|auto_generated|_~13_combout  & ((\acc|dffs [13]) # (!\ALU|auto_generated|result_int[13]~27 ))))

	.dataa(\ALU|auto_generated|_~13_combout ),
	.datab(\acc|dffs [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[13]~27 ),
	.combout(\ALU|auto_generated|result_int[14]~28_combout ),
	.cout(\ALU|auto_generated|result_int[14]~29 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[14]~28 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
cyclone10lp_lcell_comb \acc|dffs[13]~7 (
// Equation(s):
// \acc|dffs[13]~7_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[14]~28_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\acc|dffs[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[13]~7 .lut_mask = 16'hEE22;
defparam \acc|dffs[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N31
dffeas \acc|dffs[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[13]~7_combout ),
	.asdata(\acc|dffs [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[13] .is_wysiwyg = "true";
defparam \acc|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[15]~30 (
// Equation(s):
// \ALU|auto_generated|result_int[15]~30_combout  = (\ALU|auto_generated|_~14_combout  & ((\acc|dffs [14] & (!\ALU|auto_generated|result_int[14]~29 )) # (!\acc|dffs [14] & ((\ALU|auto_generated|result_int[14]~29 ) # (GND))))) # 
// (!\ALU|auto_generated|_~14_combout  & ((\acc|dffs [14] & (\ALU|auto_generated|result_int[14]~29  & VCC)) # (!\acc|dffs [14] & (!\ALU|auto_generated|result_int[14]~29 ))))
// \ALU|auto_generated|result_int[15]~31  = CARRY((\ALU|auto_generated|_~14_combout  & ((!\ALU|auto_generated|result_int[14]~29 ) # (!\acc|dffs [14]))) # (!\ALU|auto_generated|_~14_combout  & (!\acc|dffs [14] & !\ALU|auto_generated|result_int[14]~29 )))

	.dataa(\ALU|auto_generated|_~14_combout ),
	.datab(\acc|dffs [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[14]~29 ),
	.combout(\ALU|auto_generated|result_int[15]~30_combout ),
	.cout(\ALU|auto_generated|result_int[15]~31 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[15]~30 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
cyclone10lp_lcell_comb \acc|dffs[14]~11 (
// Equation(s):
// \acc|dffs[14]~11_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[15]~30_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\acc|dffs[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[14]~11 .lut_mask = 16'hEE22;
defparam \acc|dffs[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N29
dffeas \acc|dffs[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[14]~11_combout ),
	.asdata(\acc|dffs [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[14] .is_wysiwyg = "true";
defparam \acc|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
cyclone10lp_lcell_comb \ALU|auto_generated|result_int[16]~32 (
// Equation(s):
// \ALU|auto_generated|result_int[16]~32_combout  = \acc|dffs [15] $ (\ALU|auto_generated|result_int[15]~31  $ (\ALU|auto_generated|_~15_combout ))

	.dataa(gnd),
	.datab(\acc|dffs [15]),
	.datac(gnd),
	.datad(\ALU|auto_generated|_~15_combout ),
	.cin(\ALU|auto_generated|result_int[15]~31 ),
	.combout(\ALU|auto_generated|result_int[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|result_int[16]~32 .lut_mask = 16'hC33C;
defparam \ALU|auto_generated|result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
cyclone10lp_lcell_comb \ALU|auto_generated|op_1~1 (
// Equation(s):
// \ALU|auto_generated|op_1~1_combout  = (!\inst7|acc_sload~4_combout  & ((\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[16]~32_combout ))) # (!\inst7|sel3~0_combout  & (\ALU|auto_generated|op_1~0_combout ))))

	.dataa(\inst7|acc_sload~4_combout ),
	.datab(\ALU|auto_generated|op_1~0_combout ),
	.datac(\inst7|sel3~0_combout ),
	.datad(\ALU|auto_generated|result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~1 .lut_mask = 16'h5404;
defparam \ALU|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N21
dffeas \acc|dffs[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU|auto_generated|op_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[15] .is_wysiwyg = "true";
defparam \acc|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y13_N0
cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [15],\acc|dffs [8]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N24
cyclone10lp_lcell_comb \acc|dffs[8]~0 (
// Equation(s):
// \acc|dffs[8]~0_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[9]~18_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\acc|dffs[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[8]~0 .lut_mask = 16'hEE22;
defparam \acc|dffs[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N25
dffeas \acc|dffs[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[8]~0_combout ),
	.asdata(\acc|dffs [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[8] .is_wysiwyg = "true";
defparam \acc|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cyclone10lp_lcell_comb \IR1|dffs[15]~feeder (
// Equation(s):
// \IR1|dffs[15]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\IR1|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \IR1|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \IR1|dffs[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[15]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[15] .is_wysiwyg = "true";
defparam \IR1|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[15]~1 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[15]~1_combout  = (\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [15]))) # (!\inst|inst~q  & (\IR1|dffs [15]))

	.dataa(gnd),
	.datab(\inst|inst~q ),
	.datac(\IR1|dffs [15]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[15]~1 .lut_mask = 16'hFC30;
defparam \MUX2|$00000|auto_generated|result_node[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cyclone10lp_lcell_comb \inst7|cnt_en~0 (
// Equation(s):
// \inst7|cnt_en~0_combout  = (!\acc|dffs [15] & ((\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [12]))) # (!\inst|inst~q  & (\IR1|dffs [12]))))

	.dataa(\acc|dffs [15]),
	.datab(\inst|inst~q ),
	.datac(\IR1|dffs [12]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst7|cnt_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|cnt_en~0 .lut_mask = 16'h5410;
defparam \inst7|cnt_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[13]~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[13]~0_combout  = (\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [13]))) # (!\inst|inst~q  & (\IR1|dffs [13]))

	.dataa(gnd),
	.datab(\IR1|dffs [13]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[13]~0 .lut_mask = 16'hF0CC;
defparam \MUX2|$00000|auto_generated|result_node[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cyclone10lp_lcell_comb \inst7|cnt_en~1 (
// Equation(s):
// \inst7|cnt_en~1_combout  = (\MUX2|$00000|auto_generated|result_node[13]~0_combout  & (((!\MUX2|$00000|auto_generated|result_node[12]~3_combout  & \inst1|EQ~4_combout )))) # (!\MUX2|$00000|auto_generated|result_node[13]~0_combout  & 
// (\inst7|cnt_en~0_combout ))

	.dataa(\inst7|cnt_en~0_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst1|EQ~4_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[13]~0_combout ),
	.cin(gnd),
	.combout(\inst7|cnt_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|cnt_en~1 .lut_mask = 16'h30AA;
defparam \inst7|cnt_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cyclone10lp_lcell_comb \inst7|cnt_en~2 (
// Equation(s):
// \inst7|cnt_en~2_combout  = (\MUX2|$00000|auto_generated|result_node[14]~2_combout  & (!\MUX2|$00000|auto_generated|result_node[15]~1_combout  & ((\inst7|cnt_en~1_combout )))) # (!\MUX2|$00000|auto_generated|result_node[14]~2_combout  & 
// (((!\MUX2|$00000|auto_generated|result_node[15]~1_combout  & \inst7|cnt_en~1_combout )) # (!\inst7|PC_sload~2_combout )))

	.dataa(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.datac(\inst7|PC_sload~2_combout ),
	.datad(\inst7|cnt_en~1_combout ),
	.cin(gnd),
	.combout(\inst7|cnt_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|cnt_en~2 .lut_mask = 16'h3705;
defparam \inst7|cnt_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cyclone10lp_lcell_comb \PC|auto_generated|_~0 (
// Equation(s):
// \PC|auto_generated|_~0_combout  = (\inst7|PC_sload~3_combout ) # ((\inst|inst~q  & \inst7|cnt_en~2_combout ))

	.dataa(\inst|inst~q ),
	.datab(gnd),
	.datac(\inst7|cnt_en~2_combout ),
	.datad(\inst7|PC_sload~3_combout ),
	.cin(gnd),
	.combout(\PC|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|auto_generated|_~0 .lut_mask = 16'hFFA0;
defparam \PC|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \PC|auto_generated|counter_reg_bit[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita2~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[2]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cyclone10lp_lcell_comb \IR1|dffs[3]~feeder (
// Equation(s):
// \IR1|dffs[3]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR1|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[3]~feeder .lut_mask = 16'hF0F0;
defparam \IR1|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \IR1|dffs[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[3]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[3] .is_wysiwyg = "true";
defparam \IR1|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[3]~7 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[3]~7_combout  = (\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [3]))) # (!\inst|inst~q  & (\IR1|dffs [3]))

	.dataa(\IR1|dffs [3]),
	.datab(\inst|inst~q ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[3]~7 .lut_mask = 16'hE2E2;
defparam \MUX2|$00000|auto_generated|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N15
dffeas \PC|auto_generated|counter_reg_bit[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita3~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[3]~3_combout  = (\statemachine|NS[1]~0_combout  & ((\MUX2|$00000|auto_generated|result_node[3]~7_combout ))) # (!\statemachine|NS[1]~0_combout  & (\PC|auto_generated|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [3]),
	.datac(\MUX2|$00000|auto_generated|result_node[3]~7_combout ),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'hF0CC;
defparam \MUX1|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y14_N0
cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [2],\acc|dffs [1]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cyclone10lp_lcell_comb \acc|dffs[1]~6 (
// Equation(s):
// \acc|dffs[1]~6_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[2]~4_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\acc|dffs[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[1]~6 .lut_mask = 16'hEE22;
defparam \acc|dffs[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \acc|dffs[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[1]~6_combout ),
	.asdata(\acc|dffs [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[1] .is_wysiwyg = "true";
defparam \acc|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
cyclone10lp_lcell_comb \IR1|dffs[2]~feeder (
// Equation(s):
// \IR1|dffs[2]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR1|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[2]~feeder .lut_mask = 16'hF0F0;
defparam \IR1|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N25
dffeas \IR1|dffs[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[2]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[2] .is_wysiwyg = "true";
defparam \IR1|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[2]~6 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[2]~6_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [2])) # (!\inst|inst~q  & ((\IR1|dffs [2])))

	.dataa(gnd),
	.datab(\inst|inst~q ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\IR1|dffs [2]),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[2]~6 .lut_mask = 16'hF3C0;
defparam \MUX2|$00000|auto_generated|result_node[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[2]~2_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[2]~6_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [2])))

	.dataa(\MUX2|$00000|auto_generated|result_node[2]~6_combout ),
	.datab(gnd),
	.datac(\PC|auto_generated|counter_reg_bit [2]),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hAAF0;
defparam \MUX1|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y10_N0
cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [4],\acc|dffs [3]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cyclone10lp_lcell_comb \acc|dffs[3]~14 (
// Equation(s):
// \acc|dffs[3]~14_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[4]~8_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\acc|dffs[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[3]~14 .lut_mask = 16'hEE22;
defparam \acc|dffs[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \acc|dffs[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[3]~14_combout ),
	.asdata(\acc|dffs [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[3] .is_wysiwyg = "true";
defparam \acc|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
cyclone10lp_lcell_comb \ALU|auto_generated|_~4 (
// Equation(s):
// \ALU|auto_generated|_~4_combout  = \RAM|altsyncram_component|auto_generated|q_a [4] $ (((\inst|inst1~q  & \inst7|ADD~2_combout )))

	.dataa(\inst|inst1~q ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst7|ADD~2_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~4 .lut_mask = 16'h5AF0;
defparam \ALU|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
cyclone10lp_lcell_comb \acc|dffs[4]~1 (
// Equation(s):
// \acc|dffs[4]~1_combout  = (\inst7|sel3~0_combout  & (\ALU|auto_generated|result_int[5]~10_combout )) # (!\inst7|sel3~0_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\ALU|auto_generated|result_int[5]~10_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\inst7|sel3~0_combout ),
	.cin(gnd),
	.combout(\acc|dffs[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[4]~1 .lut_mask = 16'hAACC;
defparam \acc|dffs[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N3
dffeas \acc|dffs[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[4]~1_combout ),
	.asdata(\acc|dffs [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[4] .is_wysiwyg = "true";
defparam \acc|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cyclone10lp_lcell_comb \inst1|EQ~0 (
// Equation(s):
// \inst1|EQ~0_combout  = (\acc|dffs [4]) # ((\acc|dffs [15]) # ((\acc|dffs [0]) # (\acc|dffs [8])))

	.dataa(\acc|dffs [4]),
	.datab(\acc|dffs [15]),
	.datac(\acc|dffs [0]),
	.datad(\acc|dffs [8]),
	.cin(gnd),
	.combout(\inst1|EQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|EQ~0 .lut_mask = 16'hFFFE;
defparam \inst1|EQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N24
cyclone10lp_lcell_comb \inst1|EQ~3 (
// Equation(s):
// \inst1|EQ~3_combout  = (\acc|dffs [3]) # ((\acc|dffs [14]) # ((\acc|dffs [7]) # (\acc|dffs [11])))

	.dataa(\acc|dffs [3]),
	.datab(\acc|dffs [14]),
	.datac(\acc|dffs [7]),
	.datad(\acc|dffs [11]),
	.cin(gnd),
	.combout(\inst1|EQ~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|EQ~3 .lut_mask = 16'hFFFE;
defparam \inst1|EQ~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N22
cyclone10lp_lcell_comb \inst1|EQ~2 (
// Equation(s):
// \inst1|EQ~2_combout  = (\acc|dffs [10]) # ((\acc|dffs [6]) # ((\acc|dffs [13]) # (\acc|dffs [2])))

	.dataa(\acc|dffs [10]),
	.datab(\acc|dffs [6]),
	.datac(\acc|dffs [13]),
	.datad(\acc|dffs [2]),
	.cin(gnd),
	.combout(\inst1|EQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|EQ~2 .lut_mask = 16'hFFFE;
defparam \inst1|EQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N16
cyclone10lp_lcell_comb \inst1|EQ~1 (
// Equation(s):
// \inst1|EQ~1_combout  = (\acc|dffs [9]) # ((\acc|dffs [5]) # ((\acc|dffs [12]) # (\acc|dffs [1])))

	.dataa(\acc|dffs [9]),
	.datab(\acc|dffs [5]),
	.datac(\acc|dffs [12]),
	.datad(\acc|dffs [1]),
	.cin(gnd),
	.combout(\inst1|EQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|EQ~1 .lut_mask = 16'hFFFE;
defparam \inst1|EQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N2
cyclone10lp_lcell_comb \inst1|EQ~4 (
// Equation(s):
// \inst1|EQ~4_combout  = (\inst1|EQ~0_combout ) # ((\inst1|EQ~3_combout ) # ((\inst1|EQ~2_combout ) # (\inst1|EQ~1_combout )))

	.dataa(\inst1|EQ~0_combout ),
	.datab(\inst1|EQ~3_combout ),
	.datac(\inst1|EQ~2_combout ),
	.datad(\inst1|EQ~1_combout ),
	.cin(gnd),
	.combout(\inst1|EQ~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|EQ~4 .lut_mask = 16'hFFFE;
defparam \inst1|EQ~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cyclone10lp_lcell_comb \inst7|PC_sload~2 (
// Equation(s):
// \inst7|PC_sload~2_combout  = (\inst1|EQ~4_combout  & (\inst7|cnt_en~0_combout  & (\MUX2|$00000|auto_generated|result_node[15]~1_combout  & \MUX2|$00000|auto_generated|result_node[13]~0_combout )))

	.dataa(\inst1|EQ~4_combout ),
	.datab(\inst7|cnt_en~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[13]~0_combout ),
	.cin(gnd),
	.combout(\inst7|PC_sload~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_sload~2 .lut_mask = 16'h8000;
defparam \inst7|PC_sload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cyclone10lp_lcell_comb \inst7|PC_sload~0 (
// Equation(s):
// \inst7|PC_sload~0_combout  = (\MUX2|$00000|auto_generated|result_node[12]~3_combout  & (\acc|dffs [15] & ((!\MUX2|$00000|auto_generated|result_node[13]~0_combout )))) # (!\MUX2|$00000|auto_generated|result_node[12]~3_combout  & 
// (((!\MUX2|$00000|auto_generated|result_node[13]~0_combout ) # (!\inst1|EQ~4_combout ))))

	.dataa(\acc|dffs [15]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst1|EQ~4_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[13]~0_combout ),
	.cin(gnd),
	.combout(\inst7|PC_sload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_sload~0 .lut_mask = 16'h03BB;
defparam \inst7|PC_sload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cyclone10lp_lcell_comb \inst7|PC_sload~1 (
// Equation(s):
// \inst7|PC_sload~1_combout  = (\MUX2|$00000|auto_generated|result_node[14]~2_combout  & (!\MUX2|$00000|auto_generated|result_node[15]~1_combout  & \inst7|PC_sload~0_combout ))

	.dataa(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.datab(gnd),
	.datac(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.datad(\inst7|PC_sload~0_combout ),
	.cin(gnd),
	.combout(\inst7|PC_sload~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_sload~1 .lut_mask = 16'h0A00;
defparam \inst7|PC_sload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cyclone10lp_lcell_comb \inst7|PC_sload~3 (
// Equation(s):
// \inst7|PC_sload~3_combout  = (\inst|inst~q  & ((\inst7|PC_sload~1_combout ) # ((!\MUX2|$00000|auto_generated|result_node[14]~2_combout  & \inst7|PC_sload~2_combout ))))

	.dataa(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.datab(\inst|inst~q ),
	.datac(\inst7|PC_sload~2_combout ),
	.datad(\inst7|PC_sload~1_combout ),
	.cin(gnd),
	.combout(\inst7|PC_sload~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_sload~3 .lut_mask = 16'hCC40;
defparam \inst7|PC_sload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \PC|auto_generated|counter_reg_bit[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita0~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cyclone10lp_lcell_comb \IR1|dffs[1]~feeder (
// Equation(s):
// \IR1|dffs[1]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\IR1|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \IR1|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \IR1|dffs[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[1]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[1] .is_wysiwyg = "true";
defparam \IR1|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[1]~5 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[1]~5_combout  = (\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [1]))) # (!\inst|inst~q  & (\IR1|dffs [1]))

	.dataa(\inst|inst~q ),
	.datab(gnd),
	.datac(\IR1|dffs [1]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[1]~5 .lut_mask = 16'hFA50;
defparam \MUX2|$00000|auto_generated|result_node[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N11
dffeas \PC|auto_generated|counter_reg_bit[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita1~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[1]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[1]~1_combout  = (\statemachine|NS[1]~0_combout  & ((\MUX2|$00000|auto_generated|result_node[1]~5_combout ))) # (!\statemachine|NS[1]~0_combout  & (\PC|auto_generated|counter_reg_bit [1]))

	.dataa(\PC|auto_generated|counter_reg_bit [1]),
	.datab(\MUX2|$00000|auto_generated|result_node[1]~5_combout ),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hCCAA;
defparam \MUX1|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y12_N0
cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [14],\acc|dffs [12]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cyclone10lp_lcell_comb \IR1|dffs[14]~feeder (
// Equation(s):
// \IR1|dffs[14]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR1|dffs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[14]~feeder .lut_mask = 16'hF0F0;
defparam \IR1|dffs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N9
dffeas \IR1|dffs[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[14]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[14] .is_wysiwyg = "true";
defparam \IR1|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[14]~2 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[14]~2_combout  = (\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [14]))) # (!\inst|inst~q  & (\IR1|dffs [14]))

	.dataa(\IR1|dffs [14]),
	.datab(\inst|inst~q ),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[14]~2 .lut_mask = 16'hEE22;
defparam \MUX2|$00000|auto_generated|result_node[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cyclone10lp_lcell_comb \inst7|sel3~0 (
// Equation(s):
// \inst7|sel3~0_combout  = (!\MUX2|$00000|auto_generated|result_node[14]~2_combout  & (\inst|inst1~q  & (!\MUX2|$00000|auto_generated|result_node[15]~1_combout  & \MUX2|$00000|auto_generated|result_node[13]~0_combout )))

	.dataa(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.datab(\inst|inst1~q ),
	.datac(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[13]~0_combout ),
	.cin(gnd),
	.combout(\inst7|sel3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|sel3~0 .lut_mask = 16'h0400;
defparam \inst7|sel3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N18
cyclone10lp_lcell_comb \acc|dffs[12]~3 (
// Equation(s):
// \acc|dffs[12]~3_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[13]~26_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\acc|dffs[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[12]~3 .lut_mask = 16'hEE22;
defparam \acc|dffs[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N19
dffeas \acc|dffs[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[12]~3_combout ),
	.asdata(\acc|dffs [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[12] .is_wysiwyg = "true";
defparam \acc|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cyclone10lp_lcell_comb \statemachine|NS[1]~1 (
// Equation(s):
// \statemachine|NS[1]~1_combout  = (\statemachine|NS[1]~0_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [13]) # (!\RAM|altsyncram_component|auto_generated|q_a [12])))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\statemachine|NS[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \statemachine|NS[1]~1 .lut_mask = 16'hCF00;
defparam \statemachine|NS[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \inst|inst1 (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\statemachine|NS[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst1 .is_wysiwyg = "true";
defparam \inst|inst1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cyclone10lp_lcell_comb \statemachine|FETCH~0 (
// Equation(s):
// \statemachine|FETCH~0_combout  = (!\inst|inst~q  & !\inst|inst1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst~q ),
	.datad(\inst|inst1~q ),
	.cin(gnd),
	.combout(\statemachine|FETCH~0_combout ),
	.cout());
// synopsys translate_off
defparam \statemachine|FETCH~0 .lut_mask = 16'h000F;
defparam \statemachine|FETCH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \inst|inst (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\statemachine|FETCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst .is_wysiwyg = "true";
defparam \inst|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cyclone10lp_lcell_comb \IR1|dffs[0]~feeder (
// Equation(s):
// \IR1|dffs[0]~feeder_combout  = \RAM|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR1|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR1|dffs[0]~feeder .lut_mask = 16'hF0F0;
defparam \IR1|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \IR1|dffs[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\IR1|dffs[0]~feeder_combout ),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[0] .is_wysiwyg = "true";
defparam \IR1|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[0]~4 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[0]~4_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [0])) # (!\inst|inst~q  & ((\IR1|dffs [0])))

	.dataa(\inst|inst~q ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datad(\IR1|dffs [0]),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[0]~4 .lut_mask = 16'hF5A0;
defparam \MUX2|$00000|auto_generated|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[0]~0_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[0]~4_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [0])))

	.dataa(\MUX2|$00000|auto_generated|result_node[0]~4_combout ),
	.datab(gnd),
	.datac(\PC|auto_generated|counter_reg_bit [0]),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'hAAF0;
defparam \MUX1|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y11_N0
cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [13],\acc|dffs [7]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cyclone10lp_lcell_comb \inst7|WRen~0 (
// Equation(s):
// \inst7|WRen~0_combout  = (!\RAM|altsyncram_component|auto_generated|q_a [13] & (\RAM|altsyncram_component|auto_generated|q_a [12] & \statemachine|NS[1]~0_combout ))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\inst7|WRen~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|WRen~0 .lut_mask = 16'h3000;
defparam \inst7|WRen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cyclone10lp_lcell_comb \acc|dffs[7]~12 (
// Equation(s):
// \acc|dffs[7]~12_combout  = (\inst7|sel3~0_combout  & ((\ALU|auto_generated|result_int[8]~16_combout ))) # (!\inst7|sel3~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst7|sel3~0_combout ),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\acc|dffs[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[7]~12 .lut_mask = 16'hEE22;
defparam \acc|dffs[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \acc|dffs[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\acc|dffs[7]~12_combout ),
	.asdata(\acc|dffs [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[7] .is_wysiwyg = "true";
defparam \acc|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cyclone10lp_lcell_comb \inst2|Mux0~0 (
// Equation(s):
// \inst2|Mux0~0_combout  = (\inst2|regN [17] & ((\inst2|regN [16]) # ((\acc|dffs [11])))) # (!\inst2|regN [17] & (!\inst2|regN [16] & (\acc|dffs [3])))

	.dataa(\inst2|regN [17]),
	.datab(\inst2|regN [16]),
	.datac(\acc|dffs [3]),
	.datad(\acc|dffs [11]),
	.cin(gnd),
	.combout(\inst2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~0 .lut_mask = 16'hBA98;
defparam \inst2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N14
cyclone10lp_lcell_comb \inst2|Mux0~1 (
// Equation(s):
// \inst2|Mux0~1_combout  = (\inst2|regN [16] & ((\inst2|Mux0~0_combout  & ((\acc|dffs [15]))) # (!\inst2|Mux0~0_combout  & (\acc|dffs [7])))) # (!\inst2|regN [16] & (((\inst2|Mux0~0_combout ))))

	.dataa(\acc|dffs [7]),
	.datab(\inst2|regN [16]),
	.datac(\acc|dffs [15]),
	.datad(\inst2|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~1 .lut_mask = 16'hF388;
defparam \inst2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N26
cyclone10lp_lcell_comb \inst2|Mux1~0 (
// Equation(s):
// \inst2|Mux1~0_combout  = (\inst2|regN [16] & (((\acc|dffs [6]) # (\inst2|regN [17])))) # (!\inst2|regN [16] & (\acc|dffs [2] & ((!\inst2|regN [17]))))

	.dataa(\acc|dffs [2]),
	.datab(\acc|dffs [6]),
	.datac(\inst2|regN [16]),
	.datad(\inst2|regN [17]),
	.cin(gnd),
	.combout(\inst2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~0 .lut_mask = 16'hF0CA;
defparam \inst2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N28
cyclone10lp_lcell_comb \inst2|Mux1~1 (
// Equation(s):
// \inst2|Mux1~1_combout  = (\inst2|Mux1~0_combout  & (((\acc|dffs [14]) # (!\inst2|regN [17])))) # (!\inst2|Mux1~0_combout  & (\acc|dffs [10] & ((\inst2|regN [17]))))

	.dataa(\acc|dffs [10]),
	.datab(\acc|dffs [14]),
	.datac(\inst2|Mux1~0_combout ),
	.datad(\inst2|regN [17]),
	.cin(gnd),
	.combout(\inst2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~1 .lut_mask = 16'hCAF0;
defparam \inst2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N30
cyclone10lp_lcell_comb \inst2|Mux2~0 (
// Equation(s):
// \inst2|Mux2~0_combout  = (\inst2|regN [17] & ((\acc|dffs [9]) # ((\inst2|regN [16])))) # (!\inst2|regN [17] & (((!\inst2|regN [16] & \acc|dffs [1]))))

	.dataa(\acc|dffs [9]),
	.datab(\inst2|regN [17]),
	.datac(\inst2|regN [16]),
	.datad(\acc|dffs [1]),
	.cin(gnd),
	.combout(\inst2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~0 .lut_mask = 16'hCBC8;
defparam \inst2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N8
cyclone10lp_lcell_comb \inst2|Mux2~1 (
// Equation(s):
// \inst2|Mux2~1_combout  = (\inst2|Mux2~0_combout  & ((\acc|dffs [13]) # ((!\inst2|regN [16])))) # (!\inst2|Mux2~0_combout  & (((\inst2|regN [16] & \acc|dffs [5]))))

	.dataa(\inst2|Mux2~0_combout ),
	.datab(\acc|dffs [13]),
	.datac(\inst2|regN [16]),
	.datad(\acc|dffs [5]),
	.cin(gnd),
	.combout(\inst2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~1 .lut_mask = 16'hDA8A;
defparam \inst2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cyclone10lp_lcell_comb \inst2|Mux3~0 (
// Equation(s):
// \inst2|Mux3~0_combout  = (\inst2|regN [17] & (((\inst2|regN [16])))) # (!\inst2|regN [17] & ((\inst2|regN [16] & (\acc|dffs [4])) # (!\inst2|regN [16] & ((\acc|dffs [0])))))

	.dataa(\acc|dffs [4]),
	.datab(\inst2|regN [17]),
	.datac(\inst2|regN [16]),
	.datad(\acc|dffs [0]),
	.cin(gnd),
	.combout(\inst2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~0 .lut_mask = 16'hE3E0;
defparam \inst2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cyclone10lp_lcell_comb \inst2|Mux3~1 (
// Equation(s):
// \inst2|Mux3~1_combout  = (\inst2|Mux3~0_combout  & ((\acc|dffs [12]) # ((!\inst2|regN [17])))) # (!\inst2|Mux3~0_combout  & (((\acc|dffs [8] & \inst2|regN [17]))))

	.dataa(\acc|dffs [12]),
	.datab(\inst2|Mux3~0_combout ),
	.datac(\acc|dffs [8]),
	.datad(\inst2|regN [17]),
	.cin(gnd),
	.combout(\inst2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~1 .lut_mask = 16'hB8CC;
defparam \inst2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N12
cyclone10lp_lcell_comb \inst2|WideOr0~0 (
// Equation(s):
// \inst2|WideOr0~0_combout  = (\inst2|Mux3~1_combout  & ((\inst2|Mux0~1_combout ) # (\inst2|Mux1~1_combout  $ (\inst2|Mux2~1_combout )))) # (!\inst2|Mux3~1_combout  & ((\inst2|Mux2~1_combout ) # (\inst2|Mux0~1_combout  $ (\inst2|Mux1~1_combout ))))

	.dataa(\inst2|Mux0~1_combout ),
	.datab(\inst2|Mux1~1_combout ),
	.datac(\inst2|Mux2~1_combout ),
	.datad(\inst2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \inst2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N10
cyclone10lp_lcell_comb \inst2|WideOr1~0 (
// Equation(s):
// \inst2|WideOr1~0_combout  = (\inst2|Mux1~1_combout  & (\inst2|Mux3~1_combout  & (\inst2|Mux0~1_combout  $ (\inst2|Mux2~1_combout )))) # (!\inst2|Mux1~1_combout  & (!\inst2|Mux0~1_combout  & ((\inst2|Mux2~1_combout ) # (\inst2|Mux3~1_combout ))))

	.dataa(\inst2|Mux0~1_combout ),
	.datab(\inst2|Mux1~1_combout ),
	.datac(\inst2|Mux2~1_combout ),
	.datad(\inst2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr1~0 .lut_mask = 16'h5910;
defparam \inst2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
cyclone10lp_lcell_comb \inst2|WideOr2~0 (
// Equation(s):
// \inst2|WideOr2~0_combout  = (\inst2|Mux2~1_combout  & (!\inst2|Mux0~1_combout  & ((\inst2|Mux3~1_combout )))) # (!\inst2|Mux2~1_combout  & ((\inst2|Mux1~1_combout  & (!\inst2|Mux0~1_combout )) # (!\inst2|Mux1~1_combout  & ((\inst2|Mux3~1_combout )))))

	.dataa(\inst2|Mux0~1_combout ),
	.datab(\inst2|Mux1~1_combout ),
	.datac(\inst2|Mux2~1_combout ),
	.datad(\inst2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr2~0 .lut_mask = 16'h5704;
defparam \inst2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cyclone10lp_lcell_comb \inst2|WideOr3~0 (
// Equation(s):
// \inst2|WideOr3~0_combout  = (\inst2|Mux3~1_combout  & (\inst2|Mux2~1_combout  $ ((!\inst2|Mux1~1_combout )))) # (!\inst2|Mux3~1_combout  & ((\inst2|Mux2~1_combout  & (!\inst2|Mux1~1_combout  & \inst2|Mux0~1_combout )) # (!\inst2|Mux2~1_combout  & 
// (\inst2|Mux1~1_combout  & !\inst2|Mux0~1_combout ))))

	.dataa(\inst2|Mux2~1_combout ),
	.datab(\inst2|Mux1~1_combout ),
	.datac(\inst2|Mux0~1_combout ),
	.datad(\inst2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr3~0 .lut_mask = 16'h9924;
defparam \inst2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cyclone10lp_lcell_comb \inst2|WideOr4~0 (
// Equation(s):
// \inst2|WideOr4~0_combout  = (\inst2|Mux1~1_combout  & (\inst2|Mux0~1_combout  & ((\inst2|Mux2~1_combout ) # (!\inst2|Mux3~1_combout )))) # (!\inst2|Mux1~1_combout  & (\inst2|Mux2~1_combout  & (!\inst2|Mux0~1_combout  & !\inst2|Mux3~1_combout )))

	.dataa(\inst2|Mux2~1_combout ),
	.datab(\inst2|Mux1~1_combout ),
	.datac(\inst2|Mux0~1_combout ),
	.datad(\inst2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr4~0 .lut_mask = 16'h80C2;
defparam \inst2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N6
cyclone10lp_lcell_comb \inst2|WideOr5~0 (
// Equation(s):
// \inst2|WideOr5~0_combout  = (\inst2|Mux0~1_combout  & ((\inst2|Mux3~1_combout  & ((\inst2|Mux2~1_combout ))) # (!\inst2|Mux3~1_combout  & (\inst2|Mux1~1_combout )))) # (!\inst2|Mux0~1_combout  & (\inst2|Mux1~1_combout  & (\inst2|Mux2~1_combout  $ 
// (\inst2|Mux3~1_combout ))))

	.dataa(\inst2|Mux0~1_combout ),
	.datab(\inst2|Mux1~1_combout ),
	.datac(\inst2|Mux2~1_combout ),
	.datad(\inst2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \inst2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cyclone10lp_lcell_comb \inst2|WideOr6~0 (
// Equation(s):
// \inst2|WideOr6~0_combout  = (\inst2|Mux1~1_combout  & (!\inst2|Mux2~1_combout  & (\inst2|Mux0~1_combout  $ (!\inst2|Mux3~1_combout )))) # (!\inst2|Mux1~1_combout  & (\inst2|Mux3~1_combout  & (\inst2|Mux2~1_combout  $ (!\inst2|Mux0~1_combout ))))

	.dataa(\inst2|Mux2~1_combout ),
	.datab(\inst2|Mux1~1_combout ),
	.datac(\inst2|Mux0~1_combout ),
	.datad(\inst2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr6~0 .lut_mask = 16'h6104;
defparam \inst2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign an[3] = \an[3]~output_o ;

assign an[2] = \an[2]~output_o ;

assign an[1] = \an[1]~output_o ;

assign an[0] = \an[0]~output_o ;

assign sseg[6] = \sseg[6]~output_o ;

assign sseg[5] = \sseg[5]~output_o ;

assign sseg[4] = \sseg[4]~output_o ;

assign sseg[3] = \sseg[3]~output_o ;

assign sseg[2] = \sseg[2]~output_o ;

assign sseg[1] = \sseg[1]~output_o ;

assign sseg[0] = \sseg[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
