============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:42:23 am
  Module:                 UART_RX
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock CLK)                 launch                                    0 R 
U0_edge_bit_counter
  edge_count_reg[1]/CK                                100    +0       0 R 
  edge_count_reg[1]/Q       DFFRX1            9  3.9   31   +90      90 R 
  g1347__1881/B                                              +0      90   
  g1347__1881/Y             MXI2XL            1  0.5   23   +27     117 F 
  g1335__4319/A0                                             +0     117   
  g1335__4319/Y             OAI21X1           1  0.5   19   +23     140 R 
  g1331__5477/C0                                             +0     140   
  g1331__5477/Y             OAI221X1          1  0.2   31   +31     172 F 
  g1330/A                                                    +0     172   
  g1330/Y                   INVXL             1  0.5   12   +17     188 R 
  g1327__1666/B0                                             +0     188   
  g1327__1666/Y             OAI211X1          1  0.4   27   +28     217 F 
  g1326__2346/C0                                             +0     217   
  g1326__2346/Y             AOI221X1          1  0.5   34   +31     248 R 
  g1323__9315/C0                                             +0     248   
  g1323__9315/Y             OAI221X1          1  0.4   36   +38     286 F 
  g1322__6161/C0                                             +0     286   
  g1322__6161/Y             AOI221X1          2  0.8   40   +37     323 R 
  g1319__7482/B                                              +0     323   
  g1319__7482/Y             NAND2X1           4  1.5   29   +30     354 F 
  g1318/A                                                    +0     354   
  g1318/Y                   INVX1             2  0.8   12   +15     369 R 
  g1310__1705/A0N                                            +0     369   
  g1310__1705/Y             OAI2BB1X1         2  0.6   15   +29     398 R 
  g1301__6783/A                                              +0     398   
  g1301__6783/Y             NAND2XL           1  0.4   15   +17     414 F 
  g1298__5526/B0                                             +0     414   
  g1298__5526/Y             OAI31X1           1  0.3   26   +10     425 R 
  bit_count_reg[2]/D   <<<  DFFRX1                           +0     425   
  bit_count_reg[2]/CK       setup                     100   +17     442 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                 capture                               10000 R 
                            uncertainty                     -10    9990 R 
--------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    9548ps 
Start-point  : U0_edge_bit_counter/edge_count_reg[1]/CK
End-point    : U0_edge_bit_counter/bit_count_reg[2]/D

