\hypertarget{struct_s_a_i___init_type_def}{}\section{S\+A\+I\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_s_a_i___init_type_def}\index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}


S\+AI Init Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+sai.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a92d4cfb6eef4b7102e77def3ed8453d6}{Audio\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_aa664510b8555d0702834bc73565a818a}{Synchro}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a70e3a9b25e1d5c969c7c14e678b34b08}{Synchro\+Ext}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a9f8ad868ab366713e8d812b2673dd5f8}{Output\+Drive}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a1f2ec4f0a68f286459be1aa0c20beb55}{No\+Divider}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a7b47337f427e59c2d894937b174d7b06}{F\+I\+F\+O\+Threshold}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a6f85a4b8ed1b1d144525cd502f5fe15e}{Clock\+Source}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a7c9c20beda843b37400a59ade67875b3}{Audio\+Frequency}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a047c3af1ce0bf02723350361c010db26}{Mckdiv}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a69a9d95ec5d511f60e3006bfba486bad}{Mono\+Stereo\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_ac6534c74273d06309fe2a38d6c791ff1}{Companding\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_ab1a1d8d86c50495b69287a79f8217098}{Tri\+State}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a0cafd999f80015e472bff2812642746c}{Protocol}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a74372832a9b609290a1b476533686564}{Data\+Size}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a7683663e2a24126a30d15f1905b2b0ad}{First\+Bit}
\item 
uint32\+\_\+t \hyperlink{struct_s_a_i___init_type_def_a2d835ab2f64a7b8724e1f66db1a328a2}{Clock\+Strobing}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+AI Init Structure definition. 

\subsection{Member Data Documentation}
\index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Audio\+Frequency@{Audio\+Frequency}}
\index{Audio\+Frequency@{Audio\+Frequency}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Audio\+Frequency}{AudioFrequency}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Audio\+Frequency}\hypertarget{struct_s_a_i___init_type_def_a7c9c20beda843b37400a59ade67875b3}{}\label{struct_s_a_i___init_type_def_a7c9c20beda843b37400a59ade67875b3}
Specifies the audio frequency sampling. This parameter can be a value of \hyperlink{group___s_a_i___audio___frequency}{S\+AI Audio Frequency} \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Audio\+Mode@{Audio\+Mode}}
\index{Audio\+Mode@{Audio\+Mode}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Audio\+Mode}{AudioMode}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Audio\+Mode}\hypertarget{struct_s_a_i___init_type_def_a92d4cfb6eef4b7102e77def3ed8453d6}{}\label{struct_s_a_i___init_type_def_a92d4cfb6eef4b7102e77def3ed8453d6}
Specifies the S\+AI Block audio Mode. This parameter can be a value of \hyperlink{group___s_a_i___block___mode}{S\+AI Block Mode} \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Clock\+Source@{Clock\+Source}}
\index{Clock\+Source@{Clock\+Source}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Clock\+Source}{ClockSource}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Clock\+Source}\hypertarget{struct_s_a_i___init_type_def_a6f85a4b8ed1b1d144525cd502f5fe15e}{}\label{struct_s_a_i___init_type_def_a6f85a4b8ed1b1d144525cd502f5fe15e}
Specifies the S\+AI Block x Clock source. This parameter is not used for S\+T\+M32\+F446xx devices. \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Clock\+Strobing@{Clock\+Strobing}}
\index{Clock\+Strobing@{Clock\+Strobing}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Clock\+Strobing}{ClockStrobing}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Clock\+Strobing}\hypertarget{struct_s_a_i___init_type_def_a2d835ab2f64a7b8724e1f66db1a328a2}{}\label{struct_s_a_i___init_type_def_a2d835ab2f64a7b8724e1f66db1a328a2}
Specifies the S\+AI Block clock strobing edge sensitivity. This parameter can be a value of \hyperlink{group___s_a_i___block___clock___strobing}{S\+AI Block Clock Strobing} \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Companding\+Mode@{Companding\+Mode}}
\index{Companding\+Mode@{Companding\+Mode}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Companding\+Mode}{CompandingMode}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Companding\+Mode}\hypertarget{struct_s_a_i___init_type_def_ac6534c74273d06309fe2a38d6c791ff1}{}\label{struct_s_a_i___init_type_def_ac6534c74273d06309fe2a38d6c791ff1}
Specifies the companding mode type. This parameter can be a value of \hyperlink{group___s_a_i___block___companding___mode}{S\+AI Block Companding Mode} \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Data\+Size@{Data\+Size}}
\index{Data\+Size@{Data\+Size}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Data\+Size}{DataSize}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Data\+Size}\hypertarget{struct_s_a_i___init_type_def_a74372832a9b609290a1b476533686564}{}\label{struct_s_a_i___init_type_def_a74372832a9b609290a1b476533686564}
Specifies the S\+AI Block data size. This parameter can be a value of \hyperlink{group___s_a_i___block___data___size}{S\+AI Block Data Size} \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!F\+I\+F\+O\+Threshold@{F\+I\+F\+O\+Threshold}}
\index{F\+I\+F\+O\+Threshold@{F\+I\+F\+O\+Threshold}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+I\+F\+O\+Threshold}{FIFOThreshold}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+F\+I\+F\+O\+Threshold}\hypertarget{struct_s_a_i___init_type_def_a7b47337f427e59c2d894937b174d7b06}{}\label{struct_s_a_i___init_type_def_a7b47337f427e59c2d894937b174d7b06}
Specifies S\+AI Block F\+I\+FO threshold. This parameter can be a value of \hyperlink{group___s_a_i___block___fifo___threshold}{S\+AI Block Fifo Threshold} \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!First\+Bit@{First\+Bit}}
\index{First\+Bit@{First\+Bit}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{First\+Bit}{FirstBit}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+First\+Bit}\hypertarget{struct_s_a_i___init_type_def_a7683663e2a24126a30d15f1905b2b0ad}{}\label{struct_s_a_i___init_type_def_a7683663e2a24126a30d15f1905b2b0ad}
Specifies whether data transfers start from M\+SB or L\+SB bit. This parameter can be a value of \hyperlink{group___s_a_i___block___m_s_b___l_s_b__transmission}{S\+AI Block M\+SB L\+SB transmission} \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Mckdiv@{Mckdiv}}
\index{Mckdiv@{Mckdiv}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Mckdiv}{Mckdiv}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Mckdiv}\hypertarget{struct_s_a_i___init_type_def_a047c3af1ce0bf02723350361c010db26}{}\label{struct_s_a_i___init_type_def_a047c3af1ce0bf02723350361c010db26}
Specifies the master clock divider, the parameter will be used if for Audio\+Frequency the user choice This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 15 \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Mono\+Stereo\+Mode@{Mono\+Stereo\+Mode}}
\index{Mono\+Stereo\+Mode@{Mono\+Stereo\+Mode}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Mono\+Stereo\+Mode}{MonoStereoMode}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Mono\+Stereo\+Mode}\hypertarget{struct_s_a_i___init_type_def_a69a9d95ec5d511f60e3006bfba486bad}{}\label{struct_s_a_i___init_type_def_a69a9d95ec5d511f60e3006bfba486bad}
Specifies if the mono or stereo mode is selected. This parameter can be a value of \hyperlink{group___s_a_i___mono___stereo___mode}{S\+AI Mono Stereo Mode} \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!No\+Divider@{No\+Divider}}
\index{No\+Divider@{No\+Divider}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{No\+Divider}{NoDivider}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+No\+Divider}\hypertarget{struct_s_a_i___init_type_def_a1f2ec4f0a68f286459be1aa0c20beb55}{}\label{struct_s_a_i___init_type_def_a1f2ec4f0a68f286459be1aa0c20beb55}
Specifies whether master clock will be divided or not. This parameter can be a value of \hyperlink{group___s_a_i___block___no_divider}{S\+AI Block No\+Divider} \begin{DoxyNote}{Note}
\+: If bit N\+O\+D\+IV in the S\+A\+I\+\_\+x\+C\+R1 register is cleared, the frame length should be aligned to a number equal to a power of 2, from 8 to 256. If bit N\+O\+D\+IV in the S\+A\+I\+\_\+x\+C\+R1 register is set, the frame length can take any of the values without constraint since the input clock of the audio block should be equal to the bit clock. There is no M\+C\+L\+K\+\_\+x clock which can be output. 
\end{DoxyNote}
\index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Output\+Drive@{Output\+Drive}}
\index{Output\+Drive@{Output\+Drive}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Output\+Drive}{OutputDrive}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Output\+Drive}\hypertarget{struct_s_a_i___init_type_def_a9f8ad868ab366713e8d812b2673dd5f8}{}\label{struct_s_a_i___init_type_def_a9f8ad868ab366713e8d812b2673dd5f8}
Specifies when S\+AI Block outputs are driven. This parameter can be a value of \hyperlink{group___s_a_i___block___output___drive}{S\+AI Block Output Drive} \begin{DoxyNote}{Note}
this value has to be set before enabling the audio block but after the audio block configuration. 
\end{DoxyNote}
\index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Protocol@{Protocol}}
\index{Protocol@{Protocol}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Protocol}{Protocol}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Protocol}\hypertarget{struct_s_a_i___init_type_def_a0cafd999f80015e472bff2812642746c}{}\label{struct_s_a_i___init_type_def_a0cafd999f80015e472bff2812642746c}
Specifies the S\+AI Block protocol. This parameter can be a value of \hyperlink{group___s_a_i___block___protocol}{S\+AI Block Protocol} \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Synchro@{Synchro}}
\index{Synchro@{Synchro}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Synchro}{Synchro}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Synchro}\hypertarget{struct_s_a_i___init_type_def_aa664510b8555d0702834bc73565a818a}{}\label{struct_s_a_i___init_type_def_aa664510b8555d0702834bc73565a818a}
Specifies S\+AI Block synchronization This parameter can be a value of \hyperlink{group___s_a_i___block___synchronization}{S\+AI Block Synchronization} \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Synchro\+Ext@{Synchro\+Ext}}
\index{Synchro\+Ext@{Synchro\+Ext}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Synchro\+Ext}{SynchroExt}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Synchro\+Ext}\hypertarget{struct_s_a_i___init_type_def_a70e3a9b25e1d5c969c7c14e678b34b08}{}\label{struct_s_a_i___init_type_def_a70e3a9b25e1d5c969c7c14e678b34b08}
Specifies S\+AI Block synchronization, this setup is common for B\+L\+O\+C\+KA and B\+L\+O\+C\+KB This parameter can be a value of \hyperlink{group___s_a_i___block___sync_ext}{S\+AI External synchronisation} \index{S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}!Tri\+State@{Tri\+State}}
\index{Tri\+State@{Tri\+State}!S\+A\+I\+\_\+\+Init\+Type\+Def@{S\+A\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Tri\+State}{TriState}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+A\+I\+\_\+\+Init\+Type\+Def\+::\+Tri\+State}\hypertarget{struct_s_a_i___init_type_def_ab1a1d8d86c50495b69287a79f8217098}{}\label{struct_s_a_i___init_type_def_ab1a1d8d86c50495b69287a79f8217098}
Specifies the companding mode type. This parameter can be a value of \hyperlink{group___s_a_i___t_r_i_state___management}{S\+AI T\+R\+I\+State Management} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f4xx__hal__sai_8h}{stm32f4xx\+\_\+hal\+\_\+sai.\+h}\end{DoxyCompactItemize}
