$date
	Sun Oct 23 03:02:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#102066
b1110 &
b1110 %
1$
b1110 !
1"
#102067
0"
#102070
b111 &
b111 %
#102074
b10110 &
b10110 %
#102078
b1011 &
b1011 %
#102082
b100010 &
b100010 %
#102086
b10001 &
b10001 %
#102090
b110100 &
b110100 %
#102094
b11010 &
b11010 %
#102098
b1101 &
b1101 %
#102102
b101000 &
b101000 %
#102106
b10100 &
b10100 %
#102110
b1010 &
b1010 %
#102114
b101 &
b101 %
#102118
b10000 &
b10000 %
#102122
b1000 &
b1000 %
#102126
b100 &
b100 %
#102130
b10 &
b10 %
#102134
b1 &
1#
b1 %
#102138
b0 &
b0 %
0#
0$
#1101391
b10101 !
1"
#1101394
b10101 &
b10101 %
1$
#1101395
0"
#1101398
b1000000 &
b1000000 %
#1101402
b100000 &
b100000 %
#1101406
b10000 &
b10000 %
#1101410
b1000 &
b1000 %
#1101414
b100 &
b100 %
#1101418
b10 &
b10 %
#1101422
b1 &
1#
b1 %
#1101426
b0 &
b0 %
0#
0$
#2114742
b1100 &
b1100 %
1$
b1100 !
1"
#2114743
0"
#2114746
b110 &
b110 %
#2114750
b11 &
b11 %
#2114754
b1010 &
b1010 %
#2114758
b101 &
b101 %
#2114762
b10000 &
b10000 %
#2114766
b1000 &
b1000 %
#2114770
b100 &
b100 %
#2114774
b10 &
b10 %
#2114778
b1 &
b1 %
1#
#2114782
b0 &
0#
b0 %
0$
#4500012
