# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name bestDistances_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2 \
    op interface \
    ports { bestDistances_2 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name bestDistances_2_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_1 \
    op interface \
    ports { bestDistances_2_1 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name bestDistances_2_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_2 \
    op interface \
    ports { bestDistances_2_2 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name bestDistances_2_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_3 \
    op interface \
    ports { bestDistances_2_3 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name bestDistances_2_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_4 \
    op interface \
    ports { bestDistances_2_4 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name bestDistances_2_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_5 \
    op interface \
    ports { bestDistances_2_5 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name bestDistances_2_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_6 \
    op interface \
    ports { bestDistances_2_6 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name bestDistances_2_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_7 \
    op interface \
    ports { bestDistances_2_7 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name bestDistances_2_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_8 \
    op interface \
    ports { bestDistances_2_8 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name bestDistances_2_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_9 \
    op interface \
    ports { bestDistances_2_9 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name bestDistances_2_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_10 \
    op interface \
    ports { bestDistances_2_10 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name bestDistances_2_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_11 \
    op interface \
    ports { bestDistances_2_11 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name bestDistances_2_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_12 \
    op interface \
    ports { bestDistances_2_12 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name bestDistances_2_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_13 \
    op interface \
    ports { bestDistances_2_13 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name bestDistances_2_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_14 \
    op interface \
    ports { bestDistances_2_14 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name bestDistances_2_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_15 \
    op interface \
    ports { bestDistances_2_15 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name bestDistances_2_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_16 \
    op interface \
    ports { bestDistances_2_16 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name bestDistances_2_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_17 \
    op interface \
    ports { bestDistances_2_17 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name bestDistances_2_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_18 \
    op interface \
    ports { bestDistances_2_18 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name bestDistances_2_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_2_19 \
    op interface \
    ports { bestDistances_2_19 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name secondWorstOfBest_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_secondWorstOfBest_24_out \
    op interface \
    ports { secondWorstOfBest_24_out { O 64 vector } secondWorstOfBest_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 283 \
    name worstOfBestIdx_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_worstOfBestIdx_16_out \
    op interface \
    ports { worstOfBestIdx_16_out { O 5 vector } worstOfBestIdx_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 284 \
    name worstOfBest_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_worstOfBest_16_out \
    op interface \
    ports { worstOfBest_16_out { O 64 vector } worstOfBest_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName kNN_PredictAll_flow_control_loop_pipe_sequential_init_U
set CompName kNN_PredictAll_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix kNN_PredictAll_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


