

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Fri Dec 27 22:28:35 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.678|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2  |  784|  784|         2|          1|          1|   784|    yes   |
        |- Loop 3  |  785|  785|         3|          1|          1|   784|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 41 42 }
  Pipeline-1 : II = 1, D = 3, States = { 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 43 42 
42 --> 41 
43 --> 44 
44 --> 47 45 
45 --> 46 
46 --> 44 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_data_V), !map !113"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_keep_V), !map !119"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_strb_V), !map !123"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_user_V), !map !127"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_last_V), !map !131"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_id_V), !map !135"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_dest_V), !map !139"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_data_V), !map !143"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_keep_V), !map !147"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_strb_V), !map !151"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_user_V), !map !155"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_last_V), !map !159"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_id_V), !map !163"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_dest_V), !map !167"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !171"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 64 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%MemBank_A_0 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 65 'alloca' 'MemBank_A_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%MemBank_A_1 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 66 'alloca' 'MemBank_A_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%MemBank_A_2 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 67 'alloca' 'MemBank_A_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%MemBank_A_3 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 68 'alloca' 'MemBank_A_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%MemBank_A_4 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 69 'alloca' 'MemBank_A_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%MemBank_A_5 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 70 'alloca' 'MemBank_A_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%MemBank_A_6 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 71 'alloca' 'MemBank_A_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%MemBank_A_7 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 72 'alloca' 'MemBank_A_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%MemBank_A_8 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 73 'alloca' 'MemBank_A_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%MemBank_A_9 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 74 'alloca' 'MemBank_A_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%MemBank_A_10 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 75 'alloca' 'MemBank_A_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%MemBank_A_11 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 76 'alloca' 'MemBank_A_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%MemBank_A_12 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 77 'alloca' 'MemBank_A_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%MemBank_A_13 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 78 'alloca' 'MemBank_A_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%MemBank_A_14 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 79 'alloca' 'MemBank_A_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%MemBank_A_15 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 80 'alloca' 'MemBank_A_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%MemBank_B_0 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 81 'alloca' 'MemBank_B_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%MemBank_B_1 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 82 'alloca' 'MemBank_B_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%MemBank_B_2 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 83 'alloca' 'MemBank_B_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%MemBank_B_3 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 84 'alloca' 'MemBank_B_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%MemBank_B_4 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 85 'alloca' 'MemBank_B_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%MemBank_B_5 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 86 'alloca' 'MemBank_B_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%MemBank_B_6 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 87 'alloca' 'MemBank_B_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%MemBank_B_7 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 88 'alloca' 'MemBank_B_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%MemBank_B_8 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 89 'alloca' 'MemBank_B_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%MemBank_B_9 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 90 'alloca' 'MemBank_B_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%MemBank_B_10 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 91 'alloca' 'MemBank_B_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%MemBank_B_11 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 92 'alloca' 'MemBank_B_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%MemBank_B_12 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 93 'alloca' 'MemBank_B_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%MemBank_B_13 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 94 'alloca' 'MemBank_B_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%MemBank_B_14 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 95 'alloca' 'MemBank_B_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%MemBank_B_15 = alloca [900 x i16], align 2" [../mnist_AXI_Stream.cpp:33]   --->   Operation 96 'alloca' 'MemBank_B_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%MemBank_Out = alloca [784 x i16], align 16" [../mnist_AXI_Stream.cpp:38]   --->   Operation 97 'alloca' 'MemBank_Out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sig_buffer_keep_V = alloca [784 x i2], align 1" [../mnist_AXI_Stream.cpp:40]   --->   Operation 98 'alloca' 'sig_buffer_keep_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sig_buffer_strb_V = alloca [784 x i2], align 1" [../mnist_AXI_Stream.cpp:40]   --->   Operation 99 'alloca' 'sig_buffer_strb_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sig_buffer_user_V = alloca [784 x i1], align 1" [../mnist_AXI_Stream.cpp:40]   --->   Operation 100 'alloca' 'sig_buffer_user_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sig_buffer_last_V = alloca [784 x i1], align 1" [../mnist_AXI_Stream.cpp:40]   --->   Operation 101 'alloca' 'sig_buffer_last_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sig_buffer_id_V = alloca [784 x i1], align 1" [../mnist_AXI_Stream.cpp:40]   --->   Operation 102 'alloca' 'sig_buffer_id_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sig_buffer_dest_V = alloca [784 x i1], align 1" [../mnist_AXI_Stream.cpp:40]   --->   Operation 103 'alloca' 'sig_buffer_dest_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_data_V, i2* %input_data_keep_V, i2* %input_data_strb_V, i1* %input_data_user_V, i1* %input_data_last_V, i1* %input_data_id_V, i1* %input_data_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str116, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str217, [1 x i8]* @p_str217, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str217)" [../mnist_AXI_Stream.cpp:29]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_data_V, i2* %output_data_keep_V, i2* %output_data_strb_V, i1* %output_data_user_V, i1* %output_data_last_V, i1* %output_data_id_V, i1* %output_data_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str116, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str217, [1 x i8]* @p_str217, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str217)" [../mnist_AXI_Stream.cpp:30]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str318, i32 1, i32 1, [1 x i8]* @p_str217, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str217, [1 x i8]* @p_str217, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str217) nounwind" [../mnist_AXI_Stream.cpp:31]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.76ns)   --->   "br label %.preheader40" [../mnist_AXI_Stream.cpp:45]   --->   Operation 107 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.83>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i, %.preheader4093 ], [ 0, %.preheader40.preheader ]"   --->   Operation 108 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%phi_mul = phi i75 [ %add_ln46, %.preheader4093 ], [ 0, %.preheader40.preheader ]" [../mnist_AXI_Stream.cpp:46]   --->   Operation 109 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%phi_urem = phi i32 [ %select_ln321, %.preheader4093 ], [ 0, %.preheader40.preheader ]" [../mnist_AXI_Stream.cpp:47]   --->   Operation 110 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i32 %i_0 to i64" [../mnist_AXI_Stream.cpp:45]   --->   Operation 111 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%empty = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_data_V, i2* %input_data_keep_V, i2* %input_data_strb_V, i1* %input_data_user_V, i1* %input_data_last_V, i1* %input_data_id_V, i1* %input_data_dest_V)" [../mnist_AXI_Stream.cpp:28]   --->   Operation 112 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%input_data_data_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 0" [../mnist_AXI_Stream.cpp:28]   --->   Operation 113 'extractvalue' 'input_data_data_V_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%input_data_keep_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 1" [../mnist_AXI_Stream.cpp:28]   --->   Operation 114 'extractvalue' 'input_data_keep_V_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%input_data_strb_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 2" [../mnist_AXI_Stream.cpp:28]   --->   Operation 115 'extractvalue' 'input_data_strb_V_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%input_data_user_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 3" [../mnist_AXI_Stream.cpp:28]   --->   Operation 116 'extractvalue' 'input_data_user_V_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%input_data_last_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 4" [../mnist_AXI_Stream.cpp:28]   --->   Operation 117 'extractvalue' 'input_data_last_V_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%input_data_id_V_tmp = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 5" [../mnist_AXI_Stream.cpp:28]   --->   Operation 118 'extractvalue' 'input_data_id_V_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%input_data_dest_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 6" [../mnist_AXI_Stream.cpp:28]   --->   Operation 119 'extractvalue' 'input_data_dest_V_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (3.83ns)   --->   "%add_ln46 = add i75 %phi_mul, 4886718346" [../mnist_AXI_Stream.cpp:46]   --->   Operation 120 'add' 'add_ln46' <Predicate = true> <Delay = 3.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%udiv_ln = call i32 @_ssdm_op_PartSelect.i32.i75.i32.i32(i75 %phi_mul, i32 42, i32 73)" [../mnist_AXI_Stream.cpp:46]   --->   Operation 121 'partselect' 'udiv_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i32 %phi_urem to i64" [../mnist_AXI_Stream.cpp:46]   --->   Operation 122 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%MemBank_A_0_addr = getelementptr [900 x i16]* %MemBank_A_0, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 123 'getelementptr' 'MemBank_A_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%MemBank_A_1_addr = getelementptr [900 x i16]* %MemBank_A_1, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 124 'getelementptr' 'MemBank_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%MemBank_A_2_addr = getelementptr [900 x i16]* %MemBank_A_2, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 125 'getelementptr' 'MemBank_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%MemBank_A_3_addr = getelementptr [900 x i16]* %MemBank_A_3, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 126 'getelementptr' 'MemBank_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%MemBank_A_4_addr = getelementptr [900 x i16]* %MemBank_A_4, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 127 'getelementptr' 'MemBank_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%MemBank_A_5_addr = getelementptr [900 x i16]* %MemBank_A_5, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 128 'getelementptr' 'MemBank_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%MemBank_A_6_addr = getelementptr [900 x i16]* %MemBank_A_6, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 129 'getelementptr' 'MemBank_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%MemBank_A_7_addr = getelementptr [900 x i16]* %MemBank_A_7, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 130 'getelementptr' 'MemBank_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%MemBank_A_8_addr = getelementptr [900 x i16]* %MemBank_A_8, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 131 'getelementptr' 'MemBank_A_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%MemBank_A_9_addr = getelementptr [900 x i16]* %MemBank_A_9, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 132 'getelementptr' 'MemBank_A_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%MemBank_A_10_addr = getelementptr [900 x i16]* %MemBank_A_10, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 133 'getelementptr' 'MemBank_A_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%MemBank_A_11_addr = getelementptr [900 x i16]* %MemBank_A_11, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 134 'getelementptr' 'MemBank_A_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%MemBank_A_12_addr = getelementptr [900 x i16]* %MemBank_A_12, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 135 'getelementptr' 'MemBank_A_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%MemBank_A_13_addr = getelementptr [900 x i16]* %MemBank_A_13, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 136 'getelementptr' 'MemBank_A_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%MemBank_A_14_addr = getelementptr [900 x i16]* %MemBank_A_14, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 137 'getelementptr' 'MemBank_A_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%MemBank_A_15_addr = getelementptr [900 x i16]* %MemBank_A_15, i64 0, i64 %zext_ln46" [../mnist_AXI_Stream.cpp:46]   --->   Operation 138 'getelementptr' 'MemBank_A_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (2.55ns)   --->   "%i = add nsw i32 %i_0, 1" [../mnist_AXI_Stream.cpp:53]   --->   Operation 139 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (1.42ns)   --->   "switch i32 %udiv_ln, label %branch15 [
    i32 0, label %branch0
    i32 1, label %branch1
    i32 2, label %branch2
    i32 3, label %branch3
    i32 4, label %branch4
    i32 5, label %branch5
    i32 6, label %branch6
    i32 7, label %branch7
    i32 8, label %branch8
    i32 9, label %branch9
    i32 10, label %branch10
    i32 11, label %branch11
    i32 12, label %branch12
    i32 13, label %branch13
    i32 14, label %branch14
  ]" [../mnist_AXI_Stream.cpp:46]   --->   Operation 140 'switch' <Predicate = true> <Delay = 1.42>
ST_2 : Operation 141 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_14_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 141 'store' <Predicate = (udiv_ln == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 142 'br' <Predicate = (udiv_ln == 14)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_13_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 143 'store' <Predicate = (udiv_ln == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 144 'br' <Predicate = (udiv_ln == 13)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_12_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 145 'store' <Predicate = (udiv_ln == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 146 'br' <Predicate = (udiv_ln == 12)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_11_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 147 'store' <Predicate = (udiv_ln == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 148 'br' <Predicate = (udiv_ln == 11)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_10_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 149 'store' <Predicate = (udiv_ln == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 150 'br' <Predicate = (udiv_ln == 10)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_9_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 151 'store' <Predicate = (udiv_ln == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 152 'br' <Predicate = (udiv_ln == 9)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_8_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 153 'store' <Predicate = (udiv_ln == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 154 'br' <Predicate = (udiv_ln == 8)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_7_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 155 'store' <Predicate = (udiv_ln == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 156 'br' <Predicate = (udiv_ln == 7)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_6_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 157 'store' <Predicate = (udiv_ln == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 158 'br' <Predicate = (udiv_ln == 6)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_5_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 159 'store' <Predicate = (udiv_ln == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 160 'br' <Predicate = (udiv_ln == 5)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_4_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 161 'store' <Predicate = (udiv_ln == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 162 'br' <Predicate = (udiv_ln == 4)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_3_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 163 'store' <Predicate = (udiv_ln == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 164 'br' <Predicate = (udiv_ln == 3)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_2_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 165 'store' <Predicate = (udiv_ln == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 166 'br' <Predicate = (udiv_ln == 2)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_1_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 167 'store' <Predicate = (udiv_ln == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 168 'br' <Predicate = (udiv_ln == 1)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_0_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 169 'store' <Predicate = (udiv_ln == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 170 'br' <Predicate = (udiv_ln == 0)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (3.25ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_15_addr, align 2" [../mnist_AXI_Stream.cpp:46]   --->   Operation 171 'store' <Predicate = (udiv_ln != 0 & udiv_ln != 1 & udiv_ln != 2 & udiv_ln != 3 & udiv_ln != 4 & udiv_ln != 5 & udiv_ln != 6 & udiv_ln != 7 & udiv_ln != 8 & udiv_ln != 9 & udiv_ln != 10 & udiv_ln != 11 & udiv_ln != 12 & udiv_ln != 13 & udiv_ln != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader4093" [../mnist_AXI_Stream.cpp:46]   --->   Operation 172 'br' <Predicate = (udiv_ln != 0 & udiv_ln != 1 & udiv_ln != 2 & udiv_ln != 3 & udiv_ln != 4 & udiv_ln != 5 & udiv_ln != 6 & udiv_ln != 7 & udiv_ln != 8 & udiv_ln != 9 & udiv_ln != 10 & udiv_ln != 11 & udiv_ln != 12 & udiv_ln != 13 & udiv_ln != 14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.8>
ST_3 : Operation 173 [1/1] (2.55ns)   --->   "%add_ln321 = add i32 %phi_urem, 1" [../mnist_AXI_Stream.cpp:47]   --->   Operation 173 'add' 'add_ln321' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (2.47ns)   --->   "%icmp_ln321 = icmp ult i32 %add_ln321, 900" [../mnist_AXI_Stream.cpp:47]   --->   Operation 174 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.69ns)   --->   "%select_ln321 = select i1 %icmp_ln321, i32 %add_ln321, i32 0" [../mnist_AXI_Stream.cpp:47]   --->   Operation 175 'select' 'select_ln321' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sig_buffer_keep_V_ad = getelementptr [784 x i2]* %sig_buffer_keep_V, i64 0, i64 %sext_ln45" [../mnist_AXI_Stream.cpp:47]   --->   Operation 176 'getelementptr' 'sig_buffer_keep_V_ad' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (3.25ns)   --->   "store i2 %input_data_keep_V_tm, i2* %sig_buffer_keep_V_ad, align 2" [../mnist_AXI_Stream.cpp:47]   --->   Operation 177 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sig_buffer_strb_V_ad = getelementptr [784 x i2]* %sig_buffer_strb_V, i64 0, i64 %sext_ln45" [../mnist_AXI_Stream.cpp:48]   --->   Operation 178 'getelementptr' 'sig_buffer_strb_V_ad' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (3.25ns)   --->   "store i2 %input_data_strb_V_tm, i2* %sig_buffer_strb_V_ad, align 1" [../mnist_AXI_Stream.cpp:48]   --->   Operation 179 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%sig_buffer_user_V_ad = getelementptr [784 x i1]* %sig_buffer_user_V, i64 0, i64 %sext_ln45" [../mnist_AXI_Stream.cpp:49]   --->   Operation 180 'getelementptr' 'sig_buffer_user_V_ad' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (2.56ns)   --->   "store i1 %input_data_user_V_tm, i1* %sig_buffer_user_V_ad, align 4" [../mnist_AXI_Stream.cpp:49]   --->   Operation 181 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%sig_buffer_last_V_ad = getelementptr [784 x i1]* %sig_buffer_last_V, i64 0, i64 %sext_ln45" [../mnist_AXI_Stream.cpp:50]   --->   Operation 182 'getelementptr' 'sig_buffer_last_V_ad' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (2.56ns)   --->   "store i1 %input_data_last_V_tm, i1* %sig_buffer_last_V_ad, align 1" [../mnist_AXI_Stream.cpp:50]   --->   Operation 183 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%sig_buffer_id_V_addr = getelementptr [784 x i1]* %sig_buffer_id_V, i64 0, i64 %sext_ln45" [../mnist_AXI_Stream.cpp:51]   --->   Operation 184 'getelementptr' 'sig_buffer_id_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (2.56ns)   --->   "store i1 %input_data_id_V_tmp, i1* %sig_buffer_id_V_addr, align 2" [../mnist_AXI_Stream.cpp:51]   --->   Operation 185 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%sig_buffer_dest_V_ad = getelementptr [784 x i1]* %sig_buffer_dest_V, i64 0, i64 %sext_ln45" [../mnist_AXI_Stream.cpp:52]   --->   Operation 186 'getelementptr' 'sig_buffer_dest_V_ad' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (2.56ns)   --->   "store i1 %input_data_dest_V_tm, i1* %sig_buffer_dest_V_ad, align 1" [../mnist_AXI_Stream.cpp:52]   --->   Operation 187 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %input_data_last_V_tm, label %0, label %.preheader40" [../mnist_AXI_Stream.cpp:54]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [2/2] (10.8ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:61]   --->   Operation 189 'call' <Predicate = (input_data_last_V_tm)> <Delay = 10.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 190 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:61]   --->   Operation 190 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 191 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)" [../mnist_AXI_Stream.cpp:65]   --->   Operation 191 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 192 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)" [../mnist_AXI_Stream.cpp:65]   --->   Operation 192 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 193 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:70]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 194 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:70]   --->   Operation 194 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.76>
ST_9 : Operation 195 [2/2] (1.76ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)" [../mnist_AXI_Stream.cpp:75]   --->   Operation 195 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 196 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)" [../mnist_AXI_Stream.cpp:75]   --->   Operation 196 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 10.8>
ST_11 : Operation 197 [2/2] (10.8ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:79]   --->   Operation 197 'call' <Predicate = true> <Delay = 10.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 198 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:79]   --->   Operation 198 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 199 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 14, i6 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [16 x i16]* @SeparableConv2D_1_b_1, [144 x i16]* @SeparableConv2D_1_w_1)" [../mnist_AXI_Stream.cpp:83]   --->   Operation 199 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 200 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 14, i6 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [16 x i16]* @SeparableConv2D_1_b_1, [144 x i16]* @SeparableConv2D_1_w_1)" [../mnist_AXI_Stream.cpp:83]   --->   Operation 200 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 201 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:88]   --->   Operation 201 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 202 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:88]   --->   Operation 202 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.76>
ST_17 : Operation 203 [2/2] (1.76ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)" [../mnist_AXI_Stream.cpp:93]   --->   Operation 203 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 204 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)" [../mnist_AXI_Stream.cpp:93]   --->   Operation 204 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 10.8>
ST_19 : Operation 205 [2/2] (10.8ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:97]   --->   Operation 205 'call' <Predicate = true> <Delay = 10.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 206 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:97]   --->   Operation 206 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.76>
ST_21 : Operation 207 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i5 7, i5 7, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [8 x i16]* @SeparableConv2D_2_b_1, [72 x i16]* @SeparableConv2D_2_w_1)" [../mnist_AXI_Stream.cpp:101]   --->   Operation 207 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 208 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i5 7, i5 7, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [8 x i16]* @SeparableConv2D_2_b_1, [72 x i16]* @SeparableConv2D_2_w_1)" [../mnist_AXI_Stream.cpp:101]   --->   Operation 208 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 209 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:106]   --->   Operation 209 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 210 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:106]   --->   Operation 210 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.76>
ST_25 : Operation 211 [2/2] (1.76ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)" [../mnist_AXI_Stream.cpp:111]   --->   Operation 211 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 212 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)" [../mnist_AXI_Stream.cpp:111]   --->   Operation 212 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 10.8>
ST_27 : Operation 213 [2/2] (10.8ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:115]   --->   Operation 213 'call' <Predicate = true> <Delay = 10.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 214 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:115]   --->   Operation 214 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.76>
ST_29 : Operation 215 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i5 14, i5 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [8 x i16]* @SeparableConv2D_3_b_1, [72 x i16]* @SeparableConv2D_3_w_1)" [../mnist_AXI_Stream.cpp:119]   --->   Operation 215 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 216 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i5 14, i5 14, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [8 x i16]* @SeparableConv2D_3_b_1, [72 x i16]* @SeparableConv2D_3_w_1)" [../mnist_AXI_Stream.cpp:119]   --->   Operation 216 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 217 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:124]   --->   Operation 217 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 218 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:124]   --->   Operation 218 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.76>
ST_33 : Operation 219 [2/2] (1.76ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)" [../mnist_AXI_Stream.cpp:129]   --->   Operation 219 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 220 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15)" [../mnist_AXI_Stream.cpp:129]   --->   Operation 220 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 10.8>
ST_35 : Operation 221 [2/2] (10.8ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:133]   --->   Operation 221 'call' <Predicate = true> <Delay = 10.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 222 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:133]   --->   Operation 222 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 1.76>
ST_37 : Operation 223 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 28, i6 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [16 x i16]* @SeparableConv2D_4_b_s, [144 x i16]* @SeparableConv2D_4_w_s)" [../mnist_AXI_Stream.cpp:137]   --->   Operation 223 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 224 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_10, [900 x i16]* %MemBank_B_11, [900 x i16]* %MemBank_B_12, [900 x i16]* %MemBank_B_13, [900 x i16]* %MemBank_B_14, [900 x i16]* %MemBank_B_15, i6 28, i6 28, [900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [16 x i16]* @SeparableConv2D_4_b_s, [144 x i16]* @SeparableConv2D_4_w_s)" [../mnist_AXI_Stream.cpp:137]   --->   Operation 224 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 225 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:142]   --->   Operation 225 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 1.76>
ST_40 : Operation 226 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4([900 x i16]* %MemBank_A_0, [900 x i16]* %MemBank_A_1, [900 x i16]* %MemBank_A_2, [900 x i16]* %MemBank_A_3, [900 x i16]* %MemBank_A_4, [900 x i16]* %MemBank_A_5, [900 x i16]* %MemBank_A_6, [900 x i16]* %MemBank_A_7, [900 x i16]* %MemBank_A_8, [900 x i16]* %MemBank_A_9, [900 x i16]* %MemBank_A_10, [900 x i16]* %MemBank_A_11, [900 x i16]* %MemBank_A_12, [900 x i16]* %MemBank_A_13, [900 x i16]* %MemBank_A_14, [900 x i16]* %MemBank_A_15, [900 x i16]* %MemBank_B_0, [900 x i16]* %MemBank_B_1, [900 x i16]* %MemBank_B_2, [900 x i16]* %MemBank_B_3, [900 x i16]* %MemBank_B_4, [900 x i16]* %MemBank_B_5, [900 x i16]* %MemBank_B_6, [900 x i16]* %MemBank_B_7, [900 x i16]* %MemBank_B_8, [900 x i16]* %MemBank_B_9, [900 x i16]* %MemBank_B_15)" [../mnist_AXI_Stream.cpp:142]   --->   Operation 226 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 227 [1/1] (1.76ns)   --->   "br label %1" [../mnist_AXI_Stream.cpp:147]   --->   Operation 227 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 228 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ 0, %0 ], [ %i_3, %hls_label_0 ]"   --->   Operation 228 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 229 [1/1] (1.77ns)   --->   "%icmp_ln147 = icmp eq i10 %i_1, -240" [../mnist_AXI_Stream.cpp:147]   --->   Operation 229 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 230 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 230 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 231 [1/1] (1.73ns)   --->   "%i_3 = add i10 %i_1, 1" [../mnist_AXI_Stream.cpp:147]   --->   Operation 231 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln147, label %.preheader.preheader, label %hls_label_0" [../mnist_AXI_Stream.cpp:147]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i10 %i_1 to i64" [../mnist_AXI_Stream.cpp:149]   --->   Operation 233 'zext' 'zext_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_41 : Operation 234 [1/1] (0.00ns)   --->   "%MemBank_B_0_addr = getelementptr [900 x i16]* %MemBank_B_0, i64 0, i64 %zext_ln149" [../mnist_AXI_Stream.cpp:149]   --->   Operation 234 'getelementptr' 'MemBank_B_0_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_41 : Operation 235 [2/2] (3.25ns)   --->   "%MemBank_B_0_load = load i16* %MemBank_B_0_addr, align 2" [../mnist_AXI_Stream.cpp:149]   --->   Operation 235 'load' 'MemBank_B_0_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>

State 42 <SV = 41> <Delay = 6.50>
ST_42 : Operation 236 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str520)" [../mnist_AXI_Stream.cpp:147]   --->   Operation 236 'specregionbegin' 'tmp' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_42 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str217) nounwind" [../mnist_AXI_Stream.cpp:148]   --->   Operation 237 'specpipeline' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_42 : Operation 238 [1/2] (3.25ns)   --->   "%MemBank_B_0_load = load i16* %MemBank_B_0_addr, align 2" [../mnist_AXI_Stream.cpp:149]   --->   Operation 238 'load' 'MemBank_B_0_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_42 : Operation 239 [1/1] (0.00ns)   --->   "%MemBank_Out_addr = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %zext_ln149" [../mnist_AXI_Stream.cpp:149]   --->   Operation 239 'getelementptr' 'MemBank_Out_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_42 : Operation 240 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_0_load, i16* %MemBank_Out_addr, align 2" [../mnist_AXI_Stream.cpp:149]   --->   Operation 240 'store' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_42 : Operation 241 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str520, i32 %tmp)" [../mnist_AXI_Stream.cpp:150]   --->   Operation 241 'specregionend' 'empty_103' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_42 : Operation 242 [1/1] (0.00ns)   --->   "br label %1" [../mnist_AXI_Stream.cpp:147]   --->   Operation 242 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>

State 43 <SV = 41> <Delay = 1.76>
ST_43 : Operation 243 [1/1] (1.76ns)   --->   "br label %.preheader" [../mnist_AXI_Stream.cpp:170]   --->   Operation 243 'br' <Predicate = true> <Delay = 1.76>

State 44 <SV = 42> <Delay = 3.25>
ST_44 : Operation 244 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_4, %hls_label_1 ], [ 0, %.preheader.preheader ]"   --->   Operation 244 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 245 [1/1] (1.77ns)   --->   "%icmp_ln170 = icmp eq i10 %i_2, -240" [../mnist_AXI_Stream.cpp:170]   --->   Operation 245 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 246 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 246 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 247 [1/1] (1.73ns)   --->   "%i_4 = add i10 %i_2, 1" [../mnist_AXI_Stream.cpp:170]   --->   Operation 247 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln170, label %2, label %hls_label_1" [../mnist_AXI_Stream.cpp:170]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i10 %i_2 to i64" [../mnist_AXI_Stream.cpp:172]   --->   Operation 249 'zext' 'zext_ln172' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_44 : Operation 250 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_1 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %zext_ln172" [../mnist_AXI_Stream.cpp:172]   --->   Operation 250 'getelementptr' 'MemBank_Out_addr_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_44 : Operation 251 [2/2] (3.25ns)   --->   "%MemBank_Out_load = load i16* %MemBank_Out_addr_1, align 2" [../mnist_AXI_Stream.cpp:172]   --->   Operation 251 'load' 'MemBank_Out_load' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 252 [1/1] (0.00ns)   --->   "%sig_buffer_keep_V_ad_1 = getelementptr [784 x i2]* %sig_buffer_keep_V, i64 0, i64 %zext_ln172" [../mnist_AXI_Stream.cpp:173]   --->   Operation 252 'getelementptr' 'sig_buffer_keep_V_ad_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_44 : Operation 253 [2/2] (3.25ns)   --->   "%sig_buffer_keep_V_lo = load i2* %sig_buffer_keep_V_ad_1, align 2" [../mnist_AXI_Stream.cpp:173]   --->   Operation 253 'load' 'sig_buffer_keep_V_lo' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 254 [1/1] (0.00ns)   --->   "%sig_buffer_strb_V_ad_1 = getelementptr [784 x i2]* %sig_buffer_strb_V, i64 0, i64 %zext_ln172" [../mnist_AXI_Stream.cpp:174]   --->   Operation 254 'getelementptr' 'sig_buffer_strb_V_ad_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_44 : Operation 255 [2/2] (3.25ns)   --->   "%sig_buffer_strb_V_lo = load i2* %sig_buffer_strb_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:174]   --->   Operation 255 'load' 'sig_buffer_strb_V_lo' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 256 [1/1] (0.00ns)   --->   "%sig_buffer_user_V_ad_1 = getelementptr [784 x i1]* %sig_buffer_user_V, i64 0, i64 %zext_ln172" [../mnist_AXI_Stream.cpp:175]   --->   Operation 256 'getelementptr' 'sig_buffer_user_V_ad_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_44 : Operation 257 [2/2] (2.56ns)   --->   "%sig_buffer_user_V_lo = load i1* %sig_buffer_user_V_ad_1, align 4" [../mnist_AXI_Stream.cpp:175]   --->   Operation 257 'load' 'sig_buffer_user_V_lo' <Predicate = (!icmp_ln170)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 258 [1/1] (0.00ns)   --->   "%sig_buffer_last_V_ad_1 = getelementptr [784 x i1]* %sig_buffer_last_V, i64 0, i64 %zext_ln172" [../mnist_AXI_Stream.cpp:176]   --->   Operation 258 'getelementptr' 'sig_buffer_last_V_ad_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_44 : Operation 259 [2/2] (2.56ns)   --->   "%sig_buffer_last_V_lo = load i1* %sig_buffer_last_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:176]   --->   Operation 259 'load' 'sig_buffer_last_V_lo' <Predicate = (!icmp_ln170)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 260 [1/1] (0.00ns)   --->   "%sig_buffer_id_V_addr_1 = getelementptr [784 x i1]* %sig_buffer_id_V, i64 0, i64 %zext_ln172" [../mnist_AXI_Stream.cpp:177]   --->   Operation 260 'getelementptr' 'sig_buffer_id_V_addr_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_44 : Operation 261 [2/2] (2.56ns)   --->   "%sig_buffer_id_V_load = load i1* %sig_buffer_id_V_addr_1, align 2" [../mnist_AXI_Stream.cpp:177]   --->   Operation 261 'load' 'sig_buffer_id_V_load' <Predicate = (!icmp_ln170)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 262 [1/1] (0.00ns)   --->   "%sig_buffer_dest_V_ad_1 = getelementptr [784 x i1]* %sig_buffer_dest_V, i64 0, i64 %zext_ln172" [../mnist_AXI_Stream.cpp:178]   --->   Operation 262 'getelementptr' 'sig_buffer_dest_V_ad_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_44 : Operation 263 [2/2] (2.56ns)   --->   "%sig_buffer_dest_V_lo = load i1* %sig_buffer_dest_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:178]   --->   Operation 263 'load' 'sig_buffer_dest_V_lo' <Predicate = (!icmp_ln170)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>

State 45 <SV = 43> <Delay = 3.25>
ST_45 : Operation 264 [1/2] (3.25ns)   --->   "%MemBank_Out_load = load i16* %MemBank_Out_addr_1, align 2" [../mnist_AXI_Stream.cpp:172]   --->   Operation 264 'load' 'MemBank_Out_load' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 265 [1/2] (3.25ns)   --->   "%sig_buffer_keep_V_lo = load i2* %sig_buffer_keep_V_ad_1, align 2" [../mnist_AXI_Stream.cpp:173]   --->   Operation 265 'load' 'sig_buffer_keep_V_lo' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 266 [1/2] (3.25ns)   --->   "%sig_buffer_strb_V_lo = load i2* %sig_buffer_strb_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:174]   --->   Operation 266 'load' 'sig_buffer_strb_V_lo' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 267 [1/2] (2.56ns)   --->   "%sig_buffer_user_V_lo = load i1* %sig_buffer_user_V_ad_1, align 4" [../mnist_AXI_Stream.cpp:175]   --->   Operation 267 'load' 'sig_buffer_user_V_lo' <Predicate = (!icmp_ln170)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 268 [1/2] (2.56ns)   --->   "%sig_buffer_last_V_lo = load i1* %sig_buffer_last_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:176]   --->   Operation 268 'load' 'sig_buffer_last_V_lo' <Predicate = (!icmp_ln170)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 269 [1/2] (2.56ns)   --->   "%sig_buffer_id_V_load = load i1* %sig_buffer_id_V_addr_1, align 2" [../mnist_AXI_Stream.cpp:177]   --->   Operation 269 'load' 'sig_buffer_id_V_load' <Predicate = (!icmp_ln170)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 270 [1/2] (2.56ns)   --->   "%sig_buffer_dest_V_lo = load i1* %sig_buffer_dest_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:178]   --->   Operation 270 'load' 'sig_buffer_dest_V_lo' <Predicate = (!icmp_ln170)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 271 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_data_V, i2* %output_data_keep_V, i2* %output_data_strb_V, i1* %output_data_user_V, i1* %output_data_last_V, i1* %output_data_id_V, i1* %output_data_dest_V, i16 %MemBank_Out_load, i2 %sig_buffer_keep_V_lo, i2 %sig_buffer_strb_V_lo, i1 %sig_buffer_user_V_lo, i1 %sig_buffer_last_V_lo, i1 %sig_buffer_id_V_load, i1 %sig_buffer_dest_V_lo)" [../mnist_AXI_Stream.cpp:28]   --->   Operation 271 'write' <Predicate = (!icmp_ln170)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 46 <SV = 44> <Delay = 0.00>
ST_46 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str621)" [../mnist_AXI_Stream.cpp:170]   --->   Operation 272 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_46 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str217) nounwind" [../mnist_AXI_Stream.cpp:171]   --->   Operation 273 'specpipeline' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_46 : Operation 274 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_data_V, i2* %output_data_keep_V, i2* %output_data_strb_V, i1* %output_data_user_V, i1* %output_data_last_V, i1* %output_data_id_V, i1* %output_data_dest_V, i16 %MemBank_Out_load, i2 %sig_buffer_keep_V_lo, i2 %sig_buffer_strb_V_lo, i1 %sig_buffer_user_V_lo, i1 %sig_buffer_last_V_lo, i1 %sig_buffer_id_V_load, i1 %sig_buffer_dest_V_lo)" [../mnist_AXI_Stream.cpp:28]   --->   Operation 274 'write' <Predicate = (!icmp_ln170)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_46 : Operation 275 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str621, i32 %tmp_s)" [../mnist_AXI_Stream.cpp:180]   --->   Operation 275 'specregionend' 'empty_105' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_46 : Operation 276 [1/1] (0.00ns)   --->   "br label %.preheader" [../mnist_AXI_Stream.cpp:170]   --->   Operation 276 'br' <Predicate = (!icmp_ln170)> <Delay = 0.00>

State 47 <SV = 43> <Delay = 0.00>
ST_47 : Operation 277 [2/2] (0.00ns)   --->   "ret i32 0" [../mnist_AXI_Stream.cpp:181]   --->   Operation 277 'ret' <Predicate = true> <Delay = 0.00>

State 48 <SV = 44> <Delay = 0.00>
ST_48 : Operation 278 [1/2] (0.00ns)   --->   "ret i32 0" [../mnist_AXI_Stream.cpp:181]   --->   Operation 278 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../mnist_AXI_Stream.cpp:53) [91]  (1.77 ns)

 <State 2>: 3.83ns
The critical path consists of the following:
	'phi' operation ('phi_mul', ../mnist_AXI_Stream.cpp:46) with incoming values : ('add_ln46', ../mnist_AXI_Stream.cpp:46) [92]  (0 ns)
	'add' operation ('add_ln46', ../mnist_AXI_Stream.cpp:46) [103]  (3.83 ns)

 <State 3>: 10.9ns
The critical path consists of the following:
	'call' operation ('call_ln61', ../mnist_AXI_Stream.cpp:61) to 'padding2d_fix16' [190]  (10.9 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln75', ../mnist_AXI_Stream.cpp:75) to 'max_pooling2d_fix16' [193]  (1.77 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 10.9ns
The critical path consists of the following:
	'call' operation ('call_ln79', ../mnist_AXI_Stream.cpp:79) to 'padding2d_fix16' [194]  (10.9 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln83', ../mnist_AXI_Stream.cpp:83) to 'depthwise_conv2d_fix.2' [195]  (1.77 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln93', ../mnist_AXI_Stream.cpp:93) to 'max_pooling2d_fix16' [197]  (1.77 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 10.9ns
The critical path consists of the following:
	'call' operation ('call_ln97', ../mnist_AXI_Stream.cpp:97) to 'padding2d_fix16' [198]  (10.9 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln101', ../mnist_AXI_Stream.cpp:101) to 'depthwise_conv2d_fix.1' [199]  (1.77 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln111', ../mnist_AXI_Stream.cpp:111) to 'up_sampling2d_fix16' [201]  (1.77 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 10.9ns
The critical path consists of the following:
	'call' operation ('call_ln115', ../mnist_AXI_Stream.cpp:115) to 'padding2d_fix16' [202]  (10.9 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln119', ../mnist_AXI_Stream.cpp:119) to 'depthwise_conv2d_fix.1' [203]  (1.77 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln129', ../mnist_AXI_Stream.cpp:129) to 'up_sampling2d_fix16' [205]  (1.77 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 10.9ns
The critical path consists of the following:
	'call' operation ('call_ln133', ../mnist_AXI_Stream.cpp:133) to 'padding2d_fix16' [206]  (10.9 ns)

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln137', ../mnist_AXI_Stream.cpp:137) to 'depthwise_conv2d_fix.2' [207]  (1.77 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../mnist_AXI_Stream.cpp:147) [211]  (1.77 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../mnist_AXI_Stream.cpp:147) [211]  (0 ns)
	'getelementptr' operation ('MemBank_B_0_addr', ../mnist_AXI_Stream.cpp:149) [220]  (0 ns)
	'load' operation ('MemBank_B_0_load', ../mnist_AXI_Stream.cpp:149) on array 'MemBank_B[0]', ../mnist_AXI_Stream.cpp:33 [221]  (3.25 ns)

 <State 42>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_0_load', ../mnist_AXI_Stream.cpp:149) on array 'MemBank_B[0]', ../mnist_AXI_Stream.cpp:33 [221]  (3.25 ns)
	'store' operation ('store_ln149', ../mnist_AXI_Stream.cpp:149) of variable 'MemBank_B_0_load', ../mnist_AXI_Stream.cpp:149 on array 'MemBank_Out', ../mnist_AXI_Stream.cpp:38 [223]  (3.25 ns)

 <State 43>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../mnist_AXI_Stream.cpp:170) [229]  (1.77 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../mnist_AXI_Stream.cpp:170) [229]  (0 ns)
	'getelementptr' operation ('MemBank_Out_addr_1', ../mnist_AXI_Stream.cpp:172) [238]  (0 ns)
	'load' operation ('val', ../mnist_AXI_Stream.cpp:172) on array 'MemBank_Out', ../mnist_AXI_Stream.cpp:38 [239]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'load' operation ('val', ../mnist_AXI_Stream.cpp:172) on array 'MemBank_Out', ../mnist_AXI_Stream.cpp:38 [239]  (3.25 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
