Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2022.2/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /testbench/toplevel0/reg_8/Data_Out_reg[7]/TChk149_647 at time 202919 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
$finish called at time : 11400 ns : File "C:/Users/adity/Downloads/hello/Lab 3/Lab 3.srcs/sim_1/new/testbench.sv" Line 59
