

================================================================
== Vivado HLS Report for 'aes_encrypt'
================================================================
* Date:           Tue Nov 19 22:02:58 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.804 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      581|      581| 5.810 us | 5.810 us |  581|  581|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_main_fu_247   |aes_main   |      237|      237| 2.370 us | 2.370 us |  237|  237|   none  |
        |grp_expandKey_fu_255  |expandKey  |      275|      275| 2.750 us | 2.750 us |  275|  275|   none  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       24|       24|         6|          -|          -|     4|    no    |
        | + Loop 1.1  |        4|        4|         1|          -|          -|     4|    no    |
        |- Loop 2     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 2.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    136|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      -|    1033|   3390|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    245|    -|
|Register         |        -|      -|      46|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      0|    1079|   3771|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|       1|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_aes_main_fu_247       |aes_main              |        2|      0|  843|  2751|    0|
    |encrypt_dut_mux_1cud_U50  |encrypt_dut_mux_1cud  |        0|      0|    0|    65|    0|
    |grp_expandKey_fu_255      |expandKey             |        2|      0|  190|   574|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                     |                      |        4|      0| 1033|  3390|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |block_U        |aes_encrypt_block     |        1|  0|   0|    0|    16|    8|     1|          128|
    |expandedKey_U  |aes_encrypt_expanbkb  |        1|  0|   0|    0|   176|    8|     1|         1408|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        2|  0|   0|    0|   192|   16|     2|         1536|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln52_1_fu_350_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln68_1_fu_426_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln68_fu_416_p2    |     +    |      0|  0|  13|           4|           4|
    |i_2_fu_370_p2         |     +    |      0|  0|  12|           3|           1|
    |i_fu_276_p2           |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_398_p2         |     +    |      0|  0|  12|           3|           1|
    |j_fu_304_p2           |     +    |      0|  0|  12|           3|           1|
    |tmp_fu_315_p17        |     +    |      0|  0|  13|           4|           4|
    |icmp_ln47_fu_270_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln50_fu_298_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln63_fu_364_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln66_fu_392_p2   |   icmp   |      0|  0|   9|           3|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 136|          40|          36|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  47|         10|    1|         10|
    |block_address0        |  21|          4|    4|         16|
    |block_ce0             |  15|          3|    1|          3|
    |block_ce1             |   9|          2|    1|          2|
    |block_d0              |  15|          3|    8|         24|
    |block_we0             |  15|          3|    1|          3|
    |block_we1             |   9|          2|    1|          2|
    |expandedKey_address0  |  15|          3|    8|         24|
    |expandedKey_address1  |  15|          3|    8|         24|
    |expandedKey_ce0       |  15|          3|    1|          3|
    |expandedKey_ce1       |  15|          3|    1|          3|
    |expandedKey_we0       |   9|          2|    1|          2|
    |expandedKey_we1       |   9|          2|    1|          2|
    |i_0_reg_203           |   9|          2|    3|          6|
    |i_1_reg_225           |   9|          2|    3|          6|
    |j_0_reg_214           |   9|          2|    3|          6|
    |j_1_reg_236           |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 245|         51|   49|        142|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |add_ln68_1_reg_572                 |  4|   0|    4|          0|
    |ap_CS_fsm                          |  9|   0|    9|          0|
    |grp_aes_main_fu_247_ap_start_reg   |  1|   0|    1|          0|
    |grp_expandKey_fu_255_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_203                        |  3|   0|    3|          0|
    |i_1_reg_225                        |  3|   0|    3|          0|
    |i_2_reg_549                        |  3|   0|    3|          0|
    |i_reg_523                          |  3|   0|    3|          0|
    |j_0_reg_214                        |  3|   0|    3|          0|
    |j_1_reg_236                        |  3|   0|    3|          0|
    |j_2_reg_562                        |  3|   0|    3|          0|
    |shl_ln1_reg_554                    |  2|   0|    4|          2|
    |shl_ln_reg_528                     |  2|   0|    4|          2|
    |zext_ln47_reg_515                  |  3|   0|    4|          1|
    |zext_ln63_reg_541                  |  3|   0|    4|          1|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 46|   0|   52|          6|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  aes_encrypt  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  aes_encrypt  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  aes_encrypt  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  aes_encrypt  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  aes_encrypt  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  aes_encrypt  | return value |
|input_0_read       |  in |    8|   ap_none  |  input_0_read |    scalar    |
|input_1_read       |  in |    8|   ap_none  |  input_1_read |    scalar    |
|input_2_read       |  in |    8|   ap_none  |  input_2_read |    scalar    |
|input_3_read       |  in |    8|   ap_none  |  input_3_read |    scalar    |
|input_4_read       |  in |    8|   ap_none  |  input_4_read |    scalar    |
|input_5_read       |  in |    8|   ap_none  |  input_5_read |    scalar    |
|input_6_read       |  in |    8|   ap_none  |  input_6_read |    scalar    |
|input_7_read       |  in |    8|   ap_none  |  input_7_read |    scalar    |
|input_8_read       |  in |    8|   ap_none  |  input_8_read |    scalar    |
|input_9_read       |  in |    8|   ap_none  |  input_9_read |    scalar    |
|input_10_read      |  in |    8|   ap_none  | input_10_read |    scalar    |
|input_11_read      |  in |    8|   ap_none  | input_11_read |    scalar    |
|input_12_read      |  in |    8|   ap_none  | input_12_read |    scalar    |
|input_13_read      |  in |    8|   ap_none  | input_13_read |    scalar    |
|input_14_read      |  in |    8|   ap_none  | input_14_read |    scalar    |
|input_15_read      |  in |    8|   ap_none  | input_15_read |    scalar    |
|output_r_address0  | out |    4|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |    8|  ap_memory |    output_r   |     array    |
|key_address0       | out |    4|  ap_memory |      key      |     array    |
|key_ce0            | out |    1|  ap_memory |      key      |     array    |
|key_q0             |  in |    8|  ap_memory |      key      |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 3 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 7 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_15_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_15_read)"   --->   Operation 10 'read' 'input_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_14_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_14_read)"   --->   Operation 11 'read' 'input_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_13_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_13_read)"   --->   Operation 12 'read' 'input_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_12_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_12_read)"   --->   Operation 13 'read' 'input_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_11_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_11_read)"   --->   Operation 14 'read' 'input_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_10_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_10_read)"   --->   Operation 15 'read' 'input_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_9_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_9_read)"   --->   Operation 16 'read' 'input_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_8_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_8_read)"   --->   Operation 17 'read' 'input_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_7_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_7_read)"   --->   Operation 18 'read' 'input_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_6_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_6_read)"   --->   Operation 19 'read' 'input_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_5_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_5_read)"   --->   Operation 20 'read' 'input_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_4_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_4_read)"   --->   Operation 21 'read' 'input_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_3_read)"   --->   Operation 22 'read' 'input_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_2_read)"   --->   Operation 23 'read' 'input_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_1_read)"   --->   Operation 24 'read' 'input_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_0_read)"   --->   Operation 25 'read' 'input_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%block = alloca [16 x i8], align 16" [encrypt.cpp:43]   --->   Operation 26 'alloca' 'block' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%expandedKey = alloca [176 x i8], align 16" [encrypt.cpp:45]   --->   Operation 27 'alloca' 'expandedKey' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.loopexit17" [encrypt.cpp:47]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit17.loopexit ]"   --->   Operation 29 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i3 %i_0 to i4" [encrypt.cpp:47]   --->   Operation 30 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln47 = icmp eq i3 %i_0, -4" [encrypt.cpp:47]   --->   Operation 31 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [encrypt.cpp:47]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %2, label %.preheader1.preheader" [encrypt.cpp:47]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i3 %i_0 to i2" [encrypt.cpp:52]   --->   Operation 35 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln52, i2 0)" [encrypt.cpp:52]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader1" [encrypt.cpp:50]   --->   Operation 37 'br' <Predicate = (!icmp_ln47)> <Delay = 1.76>
ST_2 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @expandKey([176 x i8]* %expandedKey, [16 x i8]* %key)" [encrypt.cpp:57]   --->   Operation 38 'call' <Predicate = (icmp_ln47)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.12>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 39 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i3 %j_0 to i4" [encrypt.cpp:50]   --->   Operation 40 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln50 = icmp eq i3 %j_0, -4" [encrypt.cpp:50]   --->   Operation 41 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 42 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [encrypt.cpp:50]   --->   Operation 43 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %.loopexit17.loopexit, label %1" [encrypt.cpp:50]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%add_ln52 = add i4 %zext_ln50, %shl_ln" [encrypt.cpp:52]   --->   Operation 45 'add' 'add_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.06ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %input_0_read_1, i8 %input_1_read_1, i8 %input_2_read_1, i8 %input_3_read_1, i8 %input_4_read_1, i8 %input_5_read_1, i8 %input_6_read_1, i8 %input_7_read_1, i8 %input_8_read_1, i8 %input_9_read_1, i8 %input_10_read_1, i8 %input_11_read_1, i8 %input_12_read_1, i8 %input_13_read_1, i8 %input_14_read_1, i8 %input_15_read_1, i4 %add_ln52)" [encrypt.cpp:52]   --->   Operation 46 'mux' 'tmp' <Predicate = (!icmp_ln50)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = trunc i3 %j_0 to i2" [encrypt.cpp:52]   --->   Operation 47 'trunc' 'trunc_ln52_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln52_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln52_1, i2 0)" [encrypt.cpp:52]   --->   Operation 48 'bitconcatenate' 'shl_ln52_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln52_1 = add i4 %zext_ln47, %shl_ln52_1" [encrypt.cpp:52]   --->   Operation 49 'add' 'add_ln52_1' <Predicate = (!icmp_ln50)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %add_ln52_1 to i64" [encrypt.cpp:52]   --->   Operation 50 'zext' 'zext_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln52" [encrypt.cpp:52]   --->   Operation 51 'getelementptr' 'block_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.32ns)   --->   "store i8 %tmp, i8* %block_addr, align 1" [encrypt.cpp:52]   --->   Operation 52 'store' <Predicate = (!icmp_ln50)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader1" [encrypt.cpp:50]   --->   Operation 53 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %.loopexit17"   --->   Operation 54 'br' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @expandKey([176 x i8]* %expandedKey, [16 x i8]* %key)" [encrypt.cpp:57]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (0.00ns)   --->   "call fastcc void @aes_main([16 x i8]* %block, [176 x i8]* %expandedKey)" [encrypt.cpp:60]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @aes_main([16 x i8]* %block, [176 x i8]* %expandedKey)" [encrypt.cpp:60]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (1.76ns)   --->   "br label %.loopexit" [encrypt.cpp:63]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 1.76>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %2 ], [ %i_2, %.loopexit.loopexit ]"   --->   Operation 59 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i3 %i_1 to i4" [encrypt.cpp:63]   --->   Operation 60 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.13ns)   --->   "%icmp_ln63 = icmp eq i3 %i_1, -4" [encrypt.cpp:63]   --->   Operation 61 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 62 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.65ns)   --->   "%i_2 = add i3 %i_1, 1" [encrypt.cpp:63]   --->   Operation 63 'add' 'i_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %4, label %.preheader.preheader" [encrypt.cpp:63]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i3 %i_1 to i2" [encrypt.cpp:68]   --->   Operation 65 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln68, i2 0)" [encrypt.cpp:68]   --->   Operation 66 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader" [encrypt.cpp:66]   --->   Operation 67 'br' <Predicate = (!icmp_ln63)> <Delay = 1.76>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [encrypt.cpp:71]   --->   Operation 68 'ret' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.05>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %j_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %j_1 to i4" [encrypt.cpp:66]   --->   Operation 70 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.13ns)   --->   "%icmp_ln66 = icmp eq i3 %j_1, -4" [encrypt.cpp:66]   --->   Operation 71 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 72 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j_1, 1" [encrypt.cpp:66]   --->   Operation 73 'add' 'j_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %.loopexit.loopexit, label %3" [encrypt.cpp:66]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i3 %j_1 to i2" [encrypt.cpp:68]   --->   Operation 75 'trunc' 'trunc_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln68_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln68_1, i2 0)" [encrypt.cpp:68]   --->   Operation 76 'bitconcatenate' 'shl_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln68 = add i4 %shl_ln68_1, %zext_ln63" [encrypt.cpp:68]   --->   Operation 77 'add' 'add_ln68' <Predicate = (!icmp_ln66)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %add_ln68 to i64" [encrypt.cpp:68]   --->   Operation 78 'zext' 'zext_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%block_addr_1 = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln68" [encrypt.cpp:68]   --->   Operation 79 'getelementptr' 'block_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (2.32ns)   --->   "%block_load = load i8* %block_addr_1, align 1" [encrypt.cpp:68]   --->   Operation 80 'load' 'block_load' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 81 [1/1] (1.73ns)   --->   "%add_ln68_1 = add i4 %zext_ln66, %shl_ln1" [encrypt.cpp:68]   --->   Operation 81 'add' 'add_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 82 'br' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 4.64>
ST_9 : Operation 83 [1/2] (2.32ns)   --->   "%block_load = load i8* %block_addr_1, align 1" [encrypt.cpp:68]   --->   Operation 83 'load' 'block_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i4 %add_ln68_1 to i64" [encrypt.cpp:68]   --->   Operation 84 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [16 x i8]* %output_r, i64 0, i64 %zext_ln68_1" [encrypt.cpp:68]   --->   Operation 85 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (2.32ns)   --->   "store i8 %block_load, i8* %output_addr, align 1" [encrypt.cpp:68]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader" [encrypt.cpp:66]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_10_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_11_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_13_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_14_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_15_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_15_read_1 (read             ) [ 0011000000]
input_14_read_1 (read             ) [ 0011000000]
input_13_read_1 (read             ) [ 0011000000]
input_12_read_1 (read             ) [ 0011000000]
input_11_read_1 (read             ) [ 0011000000]
input_10_read_1 (read             ) [ 0011000000]
input_9_read_1  (read             ) [ 0011000000]
input_8_read_1  (read             ) [ 0011000000]
input_7_read_1  (read             ) [ 0011000000]
input_6_read_1  (read             ) [ 0011000000]
input_5_read_1  (read             ) [ 0011000000]
input_4_read_1  (read             ) [ 0011000000]
input_3_read_1  (read             ) [ 0011000000]
input_2_read_1  (read             ) [ 0011000000]
input_1_read_1  (read             ) [ 0011000000]
input_0_read_1  (read             ) [ 0011000000]
block           (alloca           ) [ 0011111111]
expandedKey     (alloca           ) [ 0011111000]
br_ln47         (br               ) [ 0111000000]
i_0             (phi              ) [ 0010000000]
zext_ln47       (zext             ) [ 0001000000]
icmp_ln47       (icmp             ) [ 0011000000]
empty           (speclooptripcount) [ 0000000000]
i               (add              ) [ 0111000000]
br_ln47         (br               ) [ 0000000000]
trunc_ln52      (trunc            ) [ 0000000000]
shl_ln          (bitconcatenate   ) [ 0001000000]
br_ln50         (br               ) [ 0011000000]
j_0             (phi              ) [ 0001000000]
zext_ln50       (zext             ) [ 0000000000]
icmp_ln50       (icmp             ) [ 0011000000]
empty_6         (speclooptripcount) [ 0000000000]
j               (add              ) [ 0011000000]
br_ln50         (br               ) [ 0000000000]
add_ln52        (add              ) [ 0000000000]
tmp             (mux              ) [ 0000000000]
trunc_ln52_1    (trunc            ) [ 0000000000]
shl_ln52_1      (bitconcatenate   ) [ 0000000000]
add_ln52_1      (add              ) [ 0000000000]
zext_ln52       (zext             ) [ 0000000000]
block_addr      (getelementptr    ) [ 0000000000]
store_ln52      (store            ) [ 0000000000]
br_ln50         (br               ) [ 0011000000]
br_ln0          (br               ) [ 0111000000]
call_ln57       (call             ) [ 0000000000]
call_ln60       (call             ) [ 0000000000]
br_ln63         (br               ) [ 0000001111]
i_1             (phi              ) [ 0000000100]
zext_ln63       (zext             ) [ 0000000011]
icmp_ln63       (icmp             ) [ 0000000111]
empty_7         (speclooptripcount) [ 0000000000]
i_2             (add              ) [ 0000001111]
br_ln63         (br               ) [ 0000000000]
trunc_ln68      (trunc            ) [ 0000000000]
shl_ln1         (bitconcatenate   ) [ 0000000011]
br_ln66         (br               ) [ 0000000111]
ret_ln71        (ret              ) [ 0000000000]
j_1             (phi              ) [ 0000000010]
zext_ln66       (zext             ) [ 0000000000]
icmp_ln66       (icmp             ) [ 0000000111]
empty_8         (speclooptripcount) [ 0000000000]
j_2             (add              ) [ 0000000111]
br_ln66         (br               ) [ 0000000000]
trunc_ln68_1    (trunc            ) [ 0000000000]
shl_ln68_1      (bitconcatenate   ) [ 0000000000]
add_ln68        (add              ) [ 0000000000]
zext_ln68       (zext             ) [ 0000000000]
block_addr_1    (getelementptr    ) [ 0000000001]
add_ln68_1      (add              ) [ 0000000001]
br_ln0          (br               ) [ 0000001111]
block_load      (load             ) [ 0000000000]
zext_ln68_1     (zext             ) [ 0000000000]
output_addr     (getelementptr    ) [ 0000000000]
store_ln68      (store            ) [ 0000000000]
br_ln66         (br               ) [ 0000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_8_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_8_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_9_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_9_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_10_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_10_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_11_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_11_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_12_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_12_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_13_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_13_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_14_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_14_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_15_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_15_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_r">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="key">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sbox">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Rcon">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandKey"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i8.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_main"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="block_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="expandedKey_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="expandedKey/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_15_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_15_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_14_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_14_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_13_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_13_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_12_read_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_12_read_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_11_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_11_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_10_read_1_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_10_read_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_9_read_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_9_read_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input_8_read_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_8_read_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_7_read_1_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_7_read_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_6_read_1_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_6_read_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="input_5_read_1_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_5_read_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_4_read_1_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_4_read_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_3_read_1_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_3_read_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_2_read_1_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_2_read_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_1_read_1_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_1_read_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_0_read_1_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_0_read_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="block_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln52/3 block_load/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="block_addr_1_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr_1/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="output_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln68_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/9 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="1"/>
<pin id="205" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="j_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="1"/>
<pin id="216" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="1"/>
<pin id="227" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_1_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="236" class="1005" name="j_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="1"/>
<pin id="238" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="j_1_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_aes_main_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="3" bw="8" slack="0"/>
<pin id="252" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln60/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_expandKey_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="0" index="3" bw="8" slack="0"/>
<pin id="260" dir="0" index="4" bw="8" slack="0"/>
<pin id="261" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln47_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln47_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln52_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="shl_ln_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln50_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln50_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="j_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln52_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="1"/>
<pin id="313" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="2"/>
<pin id="318" dir="0" index="2" bw="8" slack="2"/>
<pin id="319" dir="0" index="3" bw="8" slack="2"/>
<pin id="320" dir="0" index="4" bw="8" slack="2"/>
<pin id="321" dir="0" index="5" bw="8" slack="2"/>
<pin id="322" dir="0" index="6" bw="8" slack="2"/>
<pin id="323" dir="0" index="7" bw="8" slack="2"/>
<pin id="324" dir="0" index="8" bw="8" slack="2"/>
<pin id="325" dir="0" index="9" bw="8" slack="2"/>
<pin id="326" dir="0" index="10" bw="8" slack="2"/>
<pin id="327" dir="0" index="11" bw="8" slack="2"/>
<pin id="328" dir="0" index="12" bw="8" slack="2"/>
<pin id="329" dir="0" index="13" bw="8" slack="2"/>
<pin id="330" dir="0" index="14" bw="8" slack="2"/>
<pin id="331" dir="0" index="15" bw="8" slack="2"/>
<pin id="332" dir="0" index="16" bw="8" slack="2"/>
<pin id="333" dir="0" index="17" bw="4" slack="0"/>
<pin id="334" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln52_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52_1/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="shl_ln52_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="2" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln52_1/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln52_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="1"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln52_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln63_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln63_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="0" index="1" bw="3" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln68_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="shl_ln1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="2" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln66_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln66_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="0" index="1" bw="3" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="j_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln68_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68_1/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="shl_ln68_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="2" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln68_1/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln68_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="0" index="1" bw="3" slack="1"/>
<pin id="419" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln68_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln68_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="1"/>
<pin id="429" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln68_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="1"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/9 "/>
</bind>
</comp>

<comp id="435" class="1005" name="input_15_read_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="2"/>
<pin id="437" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_15_read_1 "/>
</bind>
</comp>

<comp id="440" class="1005" name="input_14_read_1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="2"/>
<pin id="442" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_14_read_1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="input_13_read_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="2"/>
<pin id="447" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_13_read_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="input_12_read_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="2"/>
<pin id="452" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_12_read_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="input_11_read_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="2"/>
<pin id="457" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_11_read_1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="input_10_read_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="2"/>
<pin id="462" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_10_read_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="input_9_read_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="2"/>
<pin id="467" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_9_read_1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="input_8_read_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="2"/>
<pin id="472" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_8_read_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="input_7_read_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="2"/>
<pin id="477" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_7_read_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="input_6_read_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="2"/>
<pin id="482" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_6_read_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="input_5_read_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="2"/>
<pin id="487" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_5_read_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="input_4_read_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="2"/>
<pin id="492" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_4_read_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="input_3_read_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="2"/>
<pin id="497" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_3_read_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="input_2_read_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="2"/>
<pin id="502" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_2_read_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="input_1_read_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="2"/>
<pin id="507" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_1_read_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="input_0_read_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="2"/>
<pin id="512" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_0_read_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="zext_ln47_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="1"/>
<pin id="517" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln47 "/>
</bind>
</comp>

<comp id="523" class="1005" name="i_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="528" class="1005" name="shl_ln_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="1"/>
<pin id="530" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="536" class="1005" name="j_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="541" class="1005" name="zext_ln63_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="1"/>
<pin id="543" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63 "/>
</bind>
</comp>

<comp id="549" class="1005" name="i_2_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="554" class="1005" name="shl_ln1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="1"/>
<pin id="556" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="j_2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="block_addr_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="1"/>
<pin id="569" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_addr_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="add_ln68_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="1"/>
<pin id="574" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="42" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="182" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="176" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="269"><net_src comp="207" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="207" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="207" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="207" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="218" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="218" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="218" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="52" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="294" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="335"><net_src comp="60" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="336"><net_src comp="310" pin="2"/><net_sink comp="315" pin=17"/></net>

<net id="337"><net_src comp="315" pin="18"/><net_sink comp="176" pin=1"/></net>

<net id="341"><net_src comp="218" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="363"><net_src comp="229" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="229" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="229" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="229" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="240" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="240" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="240" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="240" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="54" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="430"><net_src comp="388" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="431" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="438"><net_src comp="74" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="315" pin=16"/></net>

<net id="443"><net_src comp="80" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="315" pin=15"/></net>

<net id="448"><net_src comp="86" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="315" pin=14"/></net>

<net id="453"><net_src comp="92" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="315" pin=13"/></net>

<net id="458"><net_src comp="98" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="315" pin=12"/></net>

<net id="463"><net_src comp="104" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="315" pin=11"/></net>

<net id="468"><net_src comp="110" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="315" pin=10"/></net>

<net id="473"><net_src comp="116" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="315" pin=9"/></net>

<net id="478"><net_src comp="122" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="315" pin=8"/></net>

<net id="483"><net_src comp="128" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="315" pin=7"/></net>

<net id="488"><net_src comp="134" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="315" pin=6"/></net>

<net id="493"><net_src comp="140" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="315" pin=5"/></net>

<net id="498"><net_src comp="146" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="315" pin=4"/></net>

<net id="503"><net_src comp="152" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="315" pin=3"/></net>

<net id="508"><net_src comp="158" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="513"><net_src comp="164" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="518"><net_src comp="266" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="526"><net_src comp="276" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="531"><net_src comp="286" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="539"><net_src comp="304" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="544"><net_src comp="360" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="552"><net_src comp="370" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="557"><net_src comp="380" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="565"><net_src comp="398" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="570"><net_src comp="182" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="575"><net_src comp="426" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="431" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
	Port: key | {}
	Port: sbox | {}
	Port: Rcon | {}
 - Input state : 
	Port: aes_encrypt : input_0_read | {1 }
	Port: aes_encrypt : input_1_read | {1 }
	Port: aes_encrypt : input_2_read | {1 }
	Port: aes_encrypt : input_3_read | {1 }
	Port: aes_encrypt : input_4_read | {1 }
	Port: aes_encrypt : input_5_read | {1 }
	Port: aes_encrypt : input_6_read | {1 }
	Port: aes_encrypt : input_7_read | {1 }
	Port: aes_encrypt : input_8_read | {1 }
	Port: aes_encrypt : input_9_read | {1 }
	Port: aes_encrypt : input_10_read | {1 }
	Port: aes_encrypt : input_11_read | {1 }
	Port: aes_encrypt : input_12_read | {1 }
	Port: aes_encrypt : input_13_read | {1 }
	Port: aes_encrypt : input_14_read | {1 }
	Port: aes_encrypt : input_15_read | {1 }
	Port: aes_encrypt : output_r | {}
	Port: aes_encrypt : key | {2 4 }
	Port: aes_encrypt : sbox | {2 4 5 6 }
	Port: aes_encrypt : Rcon | {2 4 }
  - Chain level:
	State 1
	State 2
		zext_ln47 : 1
		icmp_ln47 : 1
		i : 1
		br_ln47 : 2
		trunc_ln52 : 1
		shl_ln : 2
	State 3
		zext_ln50 : 1
		icmp_ln50 : 1
		j : 1
		br_ln50 : 2
		add_ln52 : 2
		tmp : 3
		trunc_ln52_1 : 1
		shl_ln52_1 : 2
		add_ln52_1 : 3
		zext_ln52 : 4
		block_addr : 5
		store_ln52 : 6
	State 4
	State 5
	State 6
	State 7
		zext_ln63 : 1
		icmp_ln63 : 1
		i_2 : 1
		br_ln63 : 2
		trunc_ln68 : 1
		shl_ln1 : 2
	State 8
		zext_ln66 : 1
		icmp_ln66 : 1
		j_2 : 1
		br_ln66 : 2
		trunc_ln68_1 : 1
		shl_ln68_1 : 2
		add_ln68 : 3
		zext_ln68 : 4
		block_addr_1 : 5
		block_load : 6
		add_ln68_1 : 2
	State 9
		output_addr : 1
		store_ln68 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   call   |     grp_aes_main_fu_247     | 107.208 |   1193  |   2464  |
|          |     grp_expandKey_fu_255    | 15.0184 |   361   |   528   |
|----------|-----------------------------|---------|---------|---------|
|          |           i_fu_276          |    0    |    0    |    12   |
|          |           j_fu_304          |    0    |    0    |    12   |
|          |       add_ln52_fu_310       |    0    |    0    |    13   |
|    add   |      add_ln52_1_fu_350      |    0    |    0    |    13   |
|          |          i_2_fu_370         |    0    |    0    |    12   |
|          |          j_2_fu_398         |    0    |    0    |    12   |
|          |       add_ln68_fu_416       |    0    |    0    |    13   |
|          |      add_ln68_1_fu_426      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |          tmp_fu_315         |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln47_fu_270      |    0    |    0    |    9    |
|   icmp   |       icmp_ln50_fu_298      |    0    |    0    |    9    |
|          |       icmp_ln63_fu_364      |    0    |    0    |    9    |
|          |       icmp_ln66_fu_392      |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |  input_15_read_1_read_fu_74 |    0    |    0    |    0    |
|          |  input_14_read_1_read_fu_80 |    0    |    0    |    0    |
|          |  input_13_read_1_read_fu_86 |    0    |    0    |    0    |
|          |  input_12_read_1_read_fu_92 |    0    |    0    |    0    |
|          |  input_11_read_1_read_fu_98 |    0    |    0    |    0    |
|          | input_10_read_1_read_fu_104 |    0    |    0    |    0    |
|          |  input_9_read_1_read_fu_110 |    0    |    0    |    0    |
|   read   |  input_8_read_1_read_fu_116 |    0    |    0    |    0    |
|          |  input_7_read_1_read_fu_122 |    0    |    0    |    0    |
|          |  input_6_read_1_read_fu_128 |    0    |    0    |    0    |
|          |  input_5_read_1_read_fu_134 |    0    |    0    |    0    |
|          |  input_4_read_1_read_fu_140 |    0    |    0    |    0    |
|          |  input_3_read_1_read_fu_146 |    0    |    0    |    0    |
|          |  input_2_read_1_read_fu_152 |    0    |    0    |    0    |
|          |  input_1_read_1_read_fu_158 |    0    |    0    |    0    |
|          |  input_0_read_1_read_fu_164 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln47_fu_266      |    0    |    0    |    0    |
|          |       zext_ln50_fu_294      |    0    |    0    |    0    |
|          |       zext_ln52_fu_355      |    0    |    0    |    0    |
|   zext   |       zext_ln63_fu_360      |    0    |    0    |    0    |
|          |       zext_ln66_fu_388      |    0    |    0    |    0    |
|          |       zext_ln68_fu_421      |    0    |    0    |    0    |
|          |      zext_ln68_1_fu_431     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln52_fu_282      |    0    |    0    |    0    |
|   trunc  |     trunc_ln52_1_fu_338     |    0    |    0    |    0    |
|          |      trunc_ln68_fu_376      |    0    |    0    |    0    |
|          |     trunc_ln68_1_fu_404     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln_fu_286        |    0    |    0    |    0    |
|bitconcatenate|      shl_ln52_1_fu_342      |    0    |    0    |    0    |
|          |        shl_ln1_fu_380       |    0    |    0    |    0    |
|          |      shl_ln68_1_fu_408      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             | 122.227 |   1554  |   3193  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|   block   |    1   |    0   |    0   |    0   |
|expandedKey|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln68_1_reg_572  |    4   |
|  block_addr_1_reg_567 |    4   |
|      i_0_reg_203      |    3   |
|      i_1_reg_225      |    3   |
|      i_2_reg_549      |    3   |
|       i_reg_523       |    3   |
| input_0_read_1_reg_510|    8   |
|input_10_read_1_reg_460|    8   |
|input_11_read_1_reg_455|    8   |
|input_12_read_1_reg_450|    8   |
|input_13_read_1_reg_445|    8   |
|input_14_read_1_reg_440|    8   |
|input_15_read_1_reg_435|    8   |
| input_1_read_1_reg_505|    8   |
| input_2_read_1_reg_500|    8   |
| input_3_read_1_reg_495|    8   |
| input_4_read_1_reg_490|    8   |
| input_5_read_1_reg_485|    8   |
| input_6_read_1_reg_480|    8   |
| input_7_read_1_reg_475|    8   |
| input_8_read_1_reg_470|    8   |
| input_9_read_1_reg_465|    8   |
|      j_0_reg_214      |    3   |
|      j_1_reg_236      |    3   |
|      j_2_reg_562      |    3   |
|       j_reg_536       |    3   |
|    shl_ln1_reg_554    |    4   |
|     shl_ln_reg_528    |    4   |
|   zext_ln47_reg_515   |    4   |
|   zext_ln63_reg_541   |    4   |
+-----------------------+--------+
|         Total         |   176  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_176 |  p0  |   3  |   4  |   12   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   || 1.81475 ||    15   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   122  |  1554  |  3193  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   15   |    -   |
|  Register |    -   |    -   |   176  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   124  |  1730  |  3208  |    0   |
+-----------+--------+--------+--------+--------+--------+
