[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Fri Feb 10 21:29:12 2023
[*]
[dumpfile] "/home/marc/projects/FPGA_Book_Solutions/7.3_FIFO_data_width_conversion/FIFO_controller_width_conversion.fst"
[dumpfile_mtime] "Fri Feb 10 21:29:08 2023"
[dumpfile_size] 1072
[savefile] "/home/marc/projects/FPGA_Book_Solutions/7.3_FIFO_data_width_conversion/testbenches/sy"
[timestart] 0
[size] 1846 1016
[pos] -1 -1
*-17.000000 4012800 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] FIFO_controller_width_conversion_tb.
[sst_width] 233
[signals_width] 230
[sst_expanded] 1
[sst_vpaned_height] 415
@28
FIFO_controller_width_conversion_tb.UUT.clk_i
FIFO_controller_width_conversion_tb.UUT.empty_next
FIFO_controller_width_conversion_tb.UUT.empty_o
FIFO_controller_width_conversion_tb.UUT.empty_reg
FIFO_controller_width_conversion_tb.UUT.full_next
FIFO_controller_width_conversion_tb.UUT.full_o
FIFO_controller_width_conversion_tb.UUT.full_reg
@22
FIFO_controller_width_conversion_tb.UUT.read_address_o[3:0]
@28
FIFO_controller_width_conversion_tb.UUT.read_i
@22
FIFO_controller_width_conversion_tb.UUT.read_pointer_next[3:0]
FIFO_controller_width_conversion_tb.UUT.read_pointer_reg[3:0]
@28
FIFO_controller_width_conversion_tb.UUT.reset_i
@22
FIFO_controller_width_conversion_tb.UUT.write_address_1_o[3:0]
FIFO_controller_width_conversion_tb.UUT.write_address_2_o[3:0]
@28
FIFO_controller_width_conversion_tb.UUT.write_i
@22
FIFO_controller_width_conversion_tb.UUT.write_pointer_1_next[3:0]
FIFO_controller_width_conversion_tb.UUT.write_pointer_1_reg[3:0]
FIFO_controller_width_conversion_tb.UUT.write_pointer_2_next[3:0]
FIFO_controller_width_conversion_tb.UUT.write_pointer_2_reg[3:0]
[pattern_trace] 1
[pattern_trace] 0
