// Seed: 2095654056
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  wand id_2,
    input  tri0 id_3,
    input  tri1 id_4
);
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd97
) (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    output wand id_3,
    input supply1 _id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wand id_7,
    output tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    output uwire id_11
    , id_16,
    input uwire id_12,
    input tri id_13,
    output wand id_14
);
  logic [id_4 : -1] id_17;
  module_0 modCall_1 (
      id_6,
      id_14,
      id_10,
      id_5,
      id_5
  );
endmodule
