###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        75737   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        59507   # Number of read row buffer hits
num_read_cmds                  =        75737   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16243   # Number of ACT commands
num_pre_cmds                   =        16225   # Number of PRE commands
num_ondemand_pres              =         4053   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6627326   # Cyles of rank active rank.0
rank_active_cycles.1           =      6008094   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3372674   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3991906   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        67419   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          333   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           81   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           38   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           19   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            4   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            7   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           10   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7804   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        41608   # Read request latency (cycles)
read_latency[40-59]            =        17178   # Read request latency (cycles)
read_latency[60-79]            =         6539   # Read request latency (cycles)
read_latency[80-99]            =         1628   # Read request latency (cycles)
read_latency[100-119]          =         1384   # Read request latency (cycles)
read_latency[120-139]          =          911   # Read request latency (cycles)
read_latency[140-159]          =          550   # Read request latency (cycles)
read_latency[160-179]          =          463   # Read request latency (cycles)
read_latency[180-199]          =          447   # Read request latency (cycles)
read_latency[200-]             =         5029   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.05372e+08   # Read energy
act_energy                     =  4.44408e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.61888e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.91611e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.13545e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.74905e+09   # Active standby energy rank.1
average_read_latency           =      69.6213   # Average read request latency (cycles)
average_interarrival           =      132.023   # Average request interarrival latency (cycles)
total_energy                   =   1.2474e+10   # Total energy (pJ)
average_power                  =       1247.4   # Average power (mW)
average_bandwidth              =     0.646289   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        84307   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        64298   # Number of read row buffer hits
num_read_cmds                  =        84307   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        20033   # Number of ACT commands
num_pre_cmds                   =        20015   # Number of PRE commands
num_ondemand_pres              =         6821   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6280214   # Cyles of rank active rank.0
rank_active_cycles.1           =      6231550   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3719786   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3768450   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        76087   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          303   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           66   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           35   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           26   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            5   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            8   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7747   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        42393   # Read request latency (cycles)
read_latency[40-59]            =        18081   # Read request latency (cycles)
read_latency[60-79]            =         9527   # Read request latency (cycles)
read_latency[80-99]            =         2230   # Read request latency (cycles)
read_latency[100-119]          =         1741   # Read request latency (cycles)
read_latency[120-139]          =         1138   # Read request latency (cycles)
read_latency[140-159]          =          575   # Read request latency (cycles)
read_latency[160-179]          =          504   # Read request latency (cycles)
read_latency[180-199]          =          437   # Read request latency (cycles)
read_latency[200-]             =         7681   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.39926e+08   # Read energy
act_energy                     =  5.48103e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.7855e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.80886e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.91885e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.88849e+09   # Active standby energy rank.1
average_read_latency           =      86.6773   # Average read request latency (cycles)
average_interarrival           =      118.603   # Average request interarrival latency (cycles)
total_energy                   =  1.25011e+10   # Total energy (pJ)
average_power                  =      1250.11   # Average power (mW)
average_bandwidth              =      0.71942   # Average bandwidth
