{
	"author": ["Pierluigi Daglio", "David Iezzi", "Danilo Rimondi", "Carlo Roma", "Salvatore Santapa"],
	"booktitle": "Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Designersâ€™ Forum",
	"booktitleshort": "DATE DF",
	"crossref": "conf/date/2004",
	"dblpkey": "conf/date/DaglioIRRS04",
	"doi": "10.1109/DATE.2004.1269268",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1269268",
	"isbn": "0-7695-2085-5",
	"pages": "336-337",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["build", "the", "hierarchi", "from", "a", "flat", "netlist", "for", "a", "fast", "and", "accur", "post", "layout", "simul", "with", "parasit", "compon"],
	"tag": ["component", "performance", "simulation"],
	"title": "Building the Hierarchy from a Flat Netlist for a Fast and Accurate Post-Layout Simulation with Parasitic Components",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2004
}