

================================================================
== Vivado HLS Report for 'matmult'
================================================================
* Date:           Sat Nov 19 03:13:49 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-mat_mult.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8020201|  8020201|  8020202|  8020202|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  8020200|  8020200|     80202|          -|          -|   100|    no    |
        | + Loop 1.1      |    80200|    80200|       802|          -|          -|   100|    no    |
        |  ++ Loop 1.1.1  |      800|      800|         8|          -|          -|   100|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	2  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	3  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %a_V), !map !40

ST_1: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %b_V), !map !46

ST_1: stg_14 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %out_V), !map !50

ST_1: stg_15 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @matmult_str) nounwind

ST_1: stg_16 [1/1] 1.57ns
:4  br label %.loopexit


 <State 2>: 3.54ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i7 [ 0, %0 ], [ %i_1, %.preheader ]

ST_2: phi_mul1 [1/1] 0.00ns
.loopexit:1  %phi_mul1 = phi i14 [ 0, %0 ], [ %next_mul2, %.preheader ]

ST_2: next_mul2 [1/1] 1.96ns
.loopexit:2  %next_mul2 = add i14 %phi_mul1, 100

ST_2: exitcond1 [1/1] 1.97ns
.loopexit:3  %exitcond1 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_2: i_1 [1/1] 1.72ns
.loopexit:5  %i_1 = add i7 %i, 1

ST_2: stg_23 [1/1] 1.57ns
.loopexit:6  br i1 %exitcond1, label %4, label %.preheader

ST_2: stg_24 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.97ns
ST_3: j [1/1] 0.00ns
.preheader:0  %j = phi i7 [ 0, %.loopexit ], [ %j_1, %2 ]

ST_3: exitcond2 [1/1] 1.97ns
.preheader:1  %exitcond2 = icmp eq i7 %j, -28

ST_3: empty_2 [1/1] 0.00ns
.preheader:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_3: j_1 [1/1] 1.72ns
.preheader:3  %j_1 = add i7 %j, 1

ST_3: stg_29 [1/1] 0.00ns
.preheader:4  br i1 %exitcond2, label %.loopexit, label %1

ST_3: tmp_2_cast [1/1] 0.00ns
:0  %tmp_2_cast = zext i7 %j to i14

ST_3: tmp_3 [1/1] 1.96ns
:1  %tmp_3 = add i14 %phi_mul1, %tmp_2_cast

ST_3: tmp_3_cast [1/1] 0.00ns
:2  %tmp_3_cast = zext i14 %tmp_3 to i64

ST_3: out_V_addr [1/1] 0.00ns
:3  %out_V_addr = getelementptr [10000 x i32]* %out_V, i64 0, i64 %tmp_3_cast

ST_3: stg_34 [1/1] 1.57ns
:4  br label %2


 <State 4>: 4.67ns
ST_4: out_V_load [1/1] 0.00ns
:0  %out_V_load = phi i32 [ 0, %1 ], [ %tmp_5, %3 ]

ST_4: k [1/1] 0.00ns
:1  %k = phi i7 [ 0, %1 ], [ %k_1, %3 ]

ST_4: phi_mul [1/1] 0.00ns
:2  %phi_mul = phi i14 [ 0, %1 ], [ %next_mul, %3 ]

ST_4: stg_38 [1/1] 2.71ns
:3  store i32 %out_V_load, i32* %out_V_addr, align 4

ST_4: exitcond [1/1] 1.97ns
:4  %exitcond = icmp eq i7 %k, -28

ST_4: empty_3 [1/1] 0.00ns
:5  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_4: k_1 [1/1] 1.72ns
:6  %k_1 = add i7 %k, 1

ST_4: stg_42 [1/1] 0.00ns
:7  br i1 %exitcond, label %.preheader, label %3

ST_4: tmp_4_cast [1/1] 0.00ns
:0  %tmp_4_cast = zext i7 %k to i14

ST_4: tmp_6 [1/1] 1.96ns
:1  %tmp_6 = add i14 %phi_mul1, %tmp_4_cast

ST_4: tmp_6_cast [1/1] 0.00ns
:2  %tmp_6_cast = zext i14 %tmp_6 to i64

ST_4: a_V_addr [1/1] 0.00ns
:3  %a_V_addr = getelementptr [10000 x i32]* %a_V, i64 0, i64 %tmp_6_cast

ST_4: next_mul [1/1] 1.96ns
:4  %next_mul = add i14 %phi_mul, 100

ST_4: tmp_8 [1/1] 1.96ns
:5  %tmp_8 = add i14 %phi_mul, %tmp_2_cast

ST_4: tmp_8_cast [1/1] 0.00ns
:6  %tmp_8_cast = zext i14 %tmp_8 to i64

ST_4: b_V_addr [1/1] 0.00ns
:7  %b_V_addr = getelementptr [10000 x i32]* %b_V, i64 0, i64 %tmp_8_cast

ST_4: a_V_load [2/2] 2.71ns
:8  %a_V_load = load i32* %a_V_addr, align 4

ST_4: b_V_load [2/2] 2.71ns
:9  %b_V_load = load i32* %b_V_addr, align 4


 <State 5>: 2.71ns
ST_5: a_V_load [1/2] 2.71ns
:8  %a_V_load = load i32* %a_V_addr, align 4

ST_5: b_V_load [1/2] 2.71ns
:9  %b_V_load = load i32* %b_V_addr, align 4


 <State 6>: 6.08ns
ST_6: p_s [6/6] 6.08ns
:10  %p_s = mul i32 %b_V_load, %a_V_load


 <State 7>: 6.08ns
ST_7: p_s [5/6] 6.08ns
:10  %p_s = mul i32 %b_V_load, %a_V_load


 <State 8>: 6.08ns
ST_8: p_s [4/6] 6.08ns
:10  %p_s = mul i32 %b_V_load, %a_V_load


 <State 9>: 6.08ns
ST_9: p_s [3/6] 6.08ns
:10  %p_s = mul i32 %b_V_load, %a_V_load


 <State 10>: 6.08ns
ST_10: p_s [2/6] 6.08ns
:10  %p_s = mul i32 %b_V_load, %a_V_load


 <State 11>: 8.52ns
ST_11: p_s [1/6] 6.08ns
:10  %p_s = mul i32 %b_V_load, %a_V_load

ST_11: tmp_5 [1/1] 2.44ns
:11  %tmp_5 = add i32 %p_s, %out_V_load

ST_11: stg_62 [1/1] 0.00ns
:12  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_12     (specbitsmap      ) [ 000000000000]
stg_13     (specbitsmap      ) [ 000000000000]
stg_14     (specbitsmap      ) [ 000000000000]
stg_15     (spectopmodule    ) [ 000000000000]
stg_16     (br               ) [ 011111111111]
i          (phi              ) [ 001000000000]
phi_mul1   (phi              ) [ 001111111111]
next_mul2  (add              ) [ 011111111111]
exitcond1  (icmp             ) [ 001111111111]
empty      (speclooptripcount) [ 000000000000]
i_1        (add              ) [ 011111111111]
stg_23     (br               ) [ 001111111111]
stg_24     (ret              ) [ 000000000000]
j          (phi              ) [ 000100000000]
exitcond2  (icmp             ) [ 001111111111]
empty_2    (speclooptripcount) [ 000000000000]
j_1        (add              ) [ 001111111111]
stg_29     (br               ) [ 011111111111]
tmp_2_cast (zext             ) [ 000011111111]
tmp_3      (add              ) [ 000000000000]
tmp_3_cast (zext             ) [ 000000000000]
out_V_addr (getelementptr    ) [ 000011111111]
stg_34     (br               ) [ 001111111111]
out_V_load (phi              ) [ 000011111111]
k          (phi              ) [ 000010000000]
phi_mul    (phi              ) [ 000010000000]
stg_38     (store            ) [ 000000000000]
exitcond   (icmp             ) [ 001111111111]
empty_3    (speclooptripcount) [ 000000000000]
k_1        (add              ) [ 001111111111]
stg_42     (br               ) [ 001111111111]
tmp_4_cast (zext             ) [ 000000000000]
tmp_6      (add              ) [ 000000000000]
tmp_6_cast (zext             ) [ 000000000000]
a_V_addr   (getelementptr    ) [ 000001000000]
next_mul   (add              ) [ 001111111111]
tmp_8      (add              ) [ 000000000000]
tmp_8_cast (zext             ) [ 000000000000]
b_V_addr   (getelementptr    ) [ 000001000000]
a_V_load   (load             ) [ 000000111111]
b_V_load   (load             ) [ 000000111111]
p_s        (mul              ) [ 000000000000]
tmp_5      (add              ) [ 001111111111]
stg_62     (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmult_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="out_V_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="14" slack="0"/>
<pin id="34" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/3 "/>
</bind>
</comp>

<comp id="37" class="1004" name="stg_38_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="14" slack="1"/>
<pin id="39" dir="0" index="1" bw="32" slack="0"/>
<pin id="40" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_38/4 "/>
</bind>
</comp>

<comp id="41" class="1004" name="a_V_addr_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="14" slack="0"/>
<pin id="45" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr/4 "/>
</bind>
</comp>

<comp id="48" class="1004" name="b_V_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="14" slack="0"/>
<pin id="52" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_V_addr/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="14" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_load/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="14" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_V_load/4 "/>
</bind>
</comp>

<comp id="65" class="1005" name="i_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="1"/>
<pin id="67" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="i_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="7" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="phi_mul1_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="14" slack="1"/>
<pin id="78" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="phi_mul1_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="14" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="j_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="1"/>
<pin id="90" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="out_V_load_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_V_load (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="out_V_load_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="32" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_V_load/4 "/>
</bind>
</comp>

<comp id="112" class="1005" name="k_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="1"/>
<pin id="114" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="k_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="123" class="1005" name="phi_mul_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="14" slack="1"/>
<pin id="125" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="phi_mul_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="14" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="next_mul2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="exitcond1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="6" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="exitcond2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_2_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="1"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_3_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="exitcond_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="k_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_4_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_6_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="2"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_6_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="14" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="next_mul_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="14" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_8_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="1"/>
<pin id="215" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_8_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="14" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_s/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_5_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="7"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="232" class="1005" name="next_mul2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="14" slack="0"/>
<pin id="234" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="j_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_2_cast_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="14" slack="1"/>
<pin id="255" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="258" class="1005" name="out_V_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="1"/>
<pin id="260" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="266" class="1005" name="k_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="a_V_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="14" slack="1"/>
<pin id="273" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="next_mul_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="0"/>
<pin id="278" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="281" class="1005" name="b_V_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="14" slack="1"/>
<pin id="283" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="b_V_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="a_V_load_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_V_load "/>
</bind>
</comp>

<comp id="291" class="1005" name="b_V_load_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_V_load "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_5_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="26" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="26" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="41" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="64"><net_src comp="48" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="80" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="103" pin="4"/><net_sink comp="37" pin=1"/></net>

<net id="111"><net_src comp="103" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="80" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="69" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="69" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="92" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="92" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="92" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="76" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="183"><net_src comp="116" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="116" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="116" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="76" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="210"><net_src comp="127" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="127" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="99" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="134" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="243"><net_src comp="146" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="251"><net_src comp="158" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="256"><net_src comp="164" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="261"><net_src comp="30" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="269"><net_src comp="185" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="274"><net_src comp="41" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="279"><net_src comp="206" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="284"><net_src comp="48" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="289"><net_src comp="55" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="294"><net_src comp="60" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="299"><net_src comp="226" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="103" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {4 }
 - Input state : 
	Port: matmult : a_V | {4 5 }
	Port: matmult : b_V | {4 5 }
  - Chain level:
	State 1
	State 2
		next_mul2 : 1
		exitcond1 : 1
		i_1 : 1
		stg_23 : 2
	State 3
		exitcond2 : 1
		j_1 : 1
		stg_29 : 2
		tmp_2_cast : 1
		tmp_3 : 2
		tmp_3_cast : 3
		out_V_addr : 4
	State 4
		stg_38 : 1
		exitcond : 1
		k_1 : 1
		stg_42 : 2
		tmp_4_cast : 1
		tmp_6 : 2
		tmp_6_cast : 3
		a_V_addr : 4
		next_mul : 1
		tmp_8 : 1
		tmp_8_cast : 2
		b_V_addr : 3
		a_V_load : 5
		b_V_load : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_5 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |  next_mul2_fu_134 |    0    |    0    |    14   |
|          |     i_1_fu_146    |    0    |    0    |    7    |
|          |     j_1_fu_158    |    0    |    0    |    7    |
|          |    tmp_3_fu_168   |    0    |    0    |    14   |
|    add   |     k_1_fu_185    |    0    |    0    |    7    |
|          |    tmp_6_fu_195   |    0    |    0    |    14   |
|          |  next_mul_fu_206  |    0    |    0    |    14   |
|          |    tmp_8_fu_212   |    0    |    0    |    14   |
|          |    tmp_5_fu_226   |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|          |  exitcond1_fu_140 |    0    |    0    |    3    |
|   icmp   |  exitcond2_fu_152 |    0    |    0    |    3    |
|          |  exitcond_fu_179  |    0    |    0    |    3    |
|----------|-------------------|---------|---------|---------|
|    mul   |     grp_fu_222    |    4    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          | tmp_2_cast_fu_164 |    0    |    0    |    0    |
|          | tmp_3_cast_fu_174 |    0    |    0    |    0    |
|   zext   | tmp_4_cast_fu_191 |    0    |    0    |    0    |
|          | tmp_6_cast_fu_201 |    0    |    0    |    0    |
|          | tmp_8_cast_fu_217 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    4    |    0    |   132   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| a_V_addr_reg_271 |   14   |
| a_V_load_reg_286 |   32   |
| b_V_addr_reg_281 |   14   |
| b_V_load_reg_291 |   32   |
|    i_1_reg_240   |    7   |
|     i_reg_65     |    7   |
|    j_1_reg_248   |    7   |
|     j_reg_88     |    7   |
|    k_1_reg_266   |    7   |
|     k_reg_112    |    7   |
| next_mul2_reg_232|   14   |
| next_mul_reg_276 |   14   |
|out_V_addr_reg_258|   14   |
| out_V_load_reg_99|   32   |
|  phi_mul1_reg_76 |   14   |
|  phi_mul_reg_123 |   14   |
|tmp_2_cast_reg_253|   14   |
|   tmp_5_reg_296  |   32   |
+------------------+--------+
|       Total      |   282  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_55 |  p0  |   2  |  14  |   28   ||    14   |
|  grp_access_fu_60 |  p0  |   2  |  14  |   28   ||    14   |
|  phi_mul1_reg_76  |  p0  |   2  |  14  |   28   ||    14   |
| out_V_load_reg_99 |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   148  ||  6.284  ||    74   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   132  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   74   |
|  Register |    -   |    -   |   282  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   282  |   206  |
+-----------+--------+--------+--------+--------+
