$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ CR $end
  $var wire 1 % M $end
  $var wire 3 & data [2:0] $end
  $scope module state_convert $end
   $var wire 1 # clk $end
   $var wire 1 $ CR $end
   $var wire 1 % M $end
   $var wire 3 & data [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
0$
0%
b111 &
#2
0#
#3
1#
b000 &
#4
0#
#5
1#
b110 &
#6
0#
#7
1#
b010 &
#8
0#
#9
1#
b011 &
#10
0#
#11
1#
b001 &
#12
0#
#13
1#
b101 &
#14
0#
#15
1#
b100 &
#16
0#
#17
1#
b110 &
#18
0#
#19
1#
b010 &
#20
0#
#21
1#
1$
b111 &
#22
0#
0$
1%
#23
1#
b000 &
#24
0#
#25
1#
b110 &
#26
0#
#27
1#
b100 &
#28
0#
#29
1#
b101 &
#30
0#
#31
1#
b001 &
#32
0#
#33
1#
b011 &
#34
0#
#35
1#
b010 &
#36
0#
#37
1#
b110 &
#38
0#
#39
1#
b100 &
#40
0#
#41
