Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Feb 23 19:07:26 2018
| Host         : luigilinux running 64-bit openSUSE Leap 42.3
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   497 |
| Unused register locations in slices containing registers |  1159 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2127 |          613 |
| No           | No                    | Yes                    |             164 |           53 |
| No           | Yes                   | No                     |             887 |          336 |
| Yes          | No                    | No                     |            3791 |         1071 |
| Yes          | No                    | Yes                    |              97 |           23 |
| Yes          | Yes                   | No                     |            2127 |          617 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                  |                                                                                                              Enable Signal                                                                                                              |                                                                                                                         Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                            |                1 |              1 |
| ~design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                    | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                           |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                                                                                               |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                            |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                         |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                           |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                      |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__108_n_0                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                            |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__107_n_0                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                     |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__65_n_0                                                                  |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MTSMSR_Write                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                1 |              1 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                   | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                                                                                      |                1 |              1 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                   | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                |                1 |              1 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                   | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                                |                1 |              1 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                   | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                                                                                       |                1 |              1 |
| ~design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                         |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                                                                                                |                1 |              1 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                     | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                   | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                        |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_976/grnYuv_U/design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom_U/grp_tpgPatternSolidGreen_fu_976_ap_ready                                             |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                     |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                          |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                                                 |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                         |                1 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                             | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                1 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                         |                2 |              3 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                               |                2 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/grdc.rd_data_count_i_reg[0][0] |                2 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_967/bluYuv_U/design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_967_ap_ready                                               |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_946/redYuv_U/design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_946_ap_ready                                                 |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                              | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                   |                                                                                                                                                                                                                                                                 |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                    |                1 |              4 |
| ~design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                                                 |                4 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_14690                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_10_reg_1474_reg[6]_0                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                            | u_ila_1/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_650/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_650_ap_ready                                                 |                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_671/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_671_ap_ready                                               |                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                                                                                                    |                2 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                      |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                2 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                          |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[10]_i_1_n_0                                                                                                                                                                                              |                2 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                               |                2 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                              | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                          |                2 |              5 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                           |                1 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                         |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                      | design_1_wrapper_i/design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/E[0]                                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/yCount_V_40                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/yCount_V_4                                                                                                                                                          |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                |                3 |              6 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                   |                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_2_0_reg[5]_0                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_2_0_reg[5][0]                                                                                                                                                                            |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                         |                2 |              6 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                           |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                     |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                3 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                           |                1 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/yCount_V_40                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/yCount_V_4                                                                                                                                                          |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/v_tpg_am_addmul_1Mgi_U83/design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi_DSP48_6_U/ap_block_pp0_stage0_subdone                                       | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                5 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                    |                1 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                        | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/outpix_val_0_V_9_reg_1741[7]_i_1_n_3                                                                                                                                        | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/outpix_val_2_V_21_reg_1751[0]_i_1_n_3                                                                                                                                                               |                5 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                         |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/intpix_val_0_V_1_reg_6040                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                         |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_6040                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                           |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                     |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                         |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                         |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/shiftReg_ce                                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/SRL_SIG_reg[0][0]_2                                                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/shiftReg_ce                                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/SRL_SIG_reg[0][0]_1                                                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/v_tpg_mac_muladd_Bew_U58/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U/p_0                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/v_tpg_mac_muladd_Bew_U58/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U/SS[0]                                                                                       |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/ap_NS_fsm152_out                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/rampStart[7]_i_1_n_3                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/v_tpg_mac_muladd_Bew_U58/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U/p_0                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/Scalar_val_2_V_writ_reg_704[7]_i_1_n_3                                                                                                                                 |                4 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/v_tpg_mac_muladd_Bew_U58/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U/p_0                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_1_tpgPatternRainbowvdy_rom_U/SS[0]                                                                                           |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/shiftReg_ce                                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/SRL_SIG_reg[0][0]_0                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                          |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                             | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                  | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_enableInput[7]_i_1_n_3                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                   |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                              |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                4 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_2                                                                                                                                                  | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                       | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/b_reg_660_reg[0][0]                                                                             |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampStart_load_reg_1426_reg[7][0]                                                                                                                                         |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampVal_2_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce                                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/SRL_SIG_reg[0][0]                                                                                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_638/rampVal                                                                                                                               |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_0                                                                                                                                                               | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/SRL_SIG_reg[0][0]_0                                                                                                                                                                                 |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_0                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                       | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]                                                                                           |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampVal_1_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                       | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/g_reg_654_reg[0][0]                                                                             |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                       | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/SS[0]                                                                                       |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                       | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/Scalar_val_2_V_writ_reg_704[7]_i_1_n_2                                                                                                                                 |                5 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_2                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_2                                                                                                                                             | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_2                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                    | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/Using_FPGA.Native_0                                                                                                                             |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/v_tpg_mac_muladd_Bew_U58/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U/p_0                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_1_tpgPatternRainbowvdy_rom_U/b_reg_660_reg[7]_0[0]                                                                           |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                4 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_934/rampVal                                                                                                                               |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                    |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_1003/call_ret2_tpgPatternHorizontal_fu_1003_ap_ready                                                                                      |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_910/call_ret16_tpgPatternDPColorRam_fu_910_ap_ready                                                                                      |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_955/call_ret13_tpgPatternVerticalHo_fu_955_ap_ready                                                                                      |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/v_tpg_mac_muladd_Bew_U58/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U/p_0                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_1_tpgPatternRainbowvdy_rom_U/g_reg_654_reg[7]_0[0]                                                                           |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_2                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                4 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_2                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_2                                                                                                                                                               | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/SRL_SIG_reg[0][0]_1                                                                                                                                                                                 |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_2                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/hdata_reg[0][0]                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ap_ready_reg_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_2                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                            |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                              | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                     |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc               |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/E[0]                                                                                                                | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                     |                2 |              8 |
| ~design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                          |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/outpix_val_0_V_9_reg_1741[7]_i_1_n_3                                                                                                                                        |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarArray_U/design_1_v_tpg_0_1_tpgPatternDPColorbkb_rom_U/xCount_V_2_0_reg[0]                                                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/hBarSel_5_0                                                                                                                                                         |                2 |              9 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                      |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/yCount_V0                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/yCount_V                                                                                                                                                            |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/grp_reg_ap_uint_10_s_fu_189/xCount_V_1_0_reg[0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/grp_reg_ap_uint_10_s_fu_189/SR[0]                                                                                                                                   |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/grp_tpgPatternCheckerBoa_fu_799_ap_ready                                                                                                    | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/xCount_V_0[9]_i_1_n_3                                                                                                                                               |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                                                                                                 |                7 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/yCount_V0                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/yCount_V                                                                                                                                                            |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                          |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/yCount_V_30                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/yCount_V_3_reg[0]_2[0]                                                                                                                                                                            |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                   |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                             |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_3_0_reg[9]                                                                                                                                                       | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_3_0_reg[9]_0                                                                                                                                                                             |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/grp_reg_ap_uint_10_s_fu_189/E[0]                                                                                                            | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/grp_reg_ap_uint_10_s_fu_189/SR[0]                                                                                                                                   |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_0_reg[9]                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/SR[0]                                                                                                                                                                                             |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgTartanBarArray_U/design_1_v_tpg_0_1_tpgPatternTartanCEe0_rom_U/xCount_V_3_0_reg[0]                                                       | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/xCount_V_3_0[9]_i_1_n_3                                                                                                                                             |                3 |             10 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                4 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                                              |                4 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                      |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/yCount_V_30                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/yCount_V_3                                                                                                                                                          |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                  | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0]        |                3 |             11 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                              |                5 |             11 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/grp_reg_ap_uint_10_s_fu_189/E[0]                                                                                                            |                                                                                                                                                                                                                                                                 |                4 |             11 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                              |                6 |             11 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/vHatch[0]_i_2_n_3                                                                                                                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/vHatch0                                                                                                                                                             |                4 |             11 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_return_reg[9]                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                4 |             11 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/vHatch[0]_i_2_n_2                                                                                                                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/vHatch0                                                                                                                                                             |                3 |             11 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_y390_U/design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U/E[0]                                                                       | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/xBar_V_0[10]_i_1_n_3                                                                                                                                                 |                4 |             11 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_14690                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |             11 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternColorBars_fu_590_ap_ready                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/xBar_V_0[10]_i_1_n_2                                                                                                                                                 |                4 |             11 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_223/SR[0]                                                                                                                                                        |                2 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                          |                2 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state11                                                                                                                                                    | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/i_reg_217                                                                                                                                                                                    |                2 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/i_2_reg_5390                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                4 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                      |                3 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                                              |                6 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                                                                              | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                      |                3 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/i_1_reg_4250                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                4 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_out                                                                                                                                                | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                               |                4 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/i_1_reg_4250                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                          |                2 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_223/SR[0]                                                                                                                                                        |                2 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                          | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                          |                4 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt[0]_i_2_n_0                                                                                                                                                  | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt[0]_i_1_n_0                                                                                                                                                                          |                4 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/j_reg_2120                                                                                                                                                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm1                                                                                                                                                                                   |                4 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/E[0]                                                                                                                | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt1                                                                                                                                                                                    |                2 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_223/ap_NS_fsm1                                                                                                                           |                                                                                                                                                                                                                                                                 |                4 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_223/ap_NS_fsm1                                                                                                                           |                                                                                                                                                                                                                                                                 |                3 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                5 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/j_reg_2400                                                                                                                                                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/j_reg_240                                                                                                                                                                                    |                4 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_0                                                                                                                                                       | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt1                                                                                                                                                                                    |                4 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                       |                6 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                       |                5 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_343/ap_NS_fsm1                                                                                                                           |                                                                                                                                                                                                                                                                 |                3 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state4                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                2 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/j_reg_2120                                                                                                                                                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm1                                                                                                                                                                                   |                4 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                              |                8 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_229/ap_NS_fsm1                                                                                                                           |                                                                                                                                                                                                                                                                 |                4 |             14 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_229/ap_NS_fsm1                                                                                                                           |                                                                                                                                                                                                                                                                 |                3 |             14 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                              |                4 |             14 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_349/ap_NS_fsm1                                                                                                                           |                                                                                                                                                                                                                                                                 |                2 |             14 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                                                 |               11 |             14 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                         | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0]        |                4 |             15 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0]        |                4 |             15 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/q0_reg[0]_0[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                5 |             15 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_y391_U/design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U/E[0]                                                                      |                                                                                                                                                                                                                                                                 |                7 |             15 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                  |                                                                                                                                                                                                                                                                 |                6 |             15 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_y390_U/design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U/E[0]                                                                       |                                                                                                                                                                                                                                                                 |                5 |             15 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternColorBars_fu_590_ap_ready                                                                                                                                   |                                                                                                                                                                                                                                                                 |                4 |             15 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_passthruEndY[15]_i_1_n_3                                                                                                                                              | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                7 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_passthruEndX[15]_i_1_n_3                                                                                                                                              | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_passthruStartX[15]_i_1_n_3                                                                                                                                            | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_passthruStartY[15]_i_1_n_3                                                                                                                                            | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_1_V_read                                                                                                                                      | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                            |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/x_1_reg_5630                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/shiftReg_ce_1                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/ap_CS_fsm_state12                                                                                                                                                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/y_reg_511[15]_i_1_n_3                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/v_tpg_am_addmul_1Mgi_U83/design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi_DSP48_6_U/m_0[0]                                                            | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/v_tpg_am_addmul_1Mgi_U83/design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi_DSP48_6_U/SR[0]                                                                                     |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/x_2_reg_15720                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/x_1_reg_5630                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/shiftReg_ce_0                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_2                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_2_V_read                                                                                                                                      | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                            |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_CS_fsm_state9                                                                                                                                                            | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/y_reg_259                                                                                                                                                                                           |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state9                                                                                                                                                            | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/y_reg_259                                                                                                                                                                                           |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]                                                                                                                                                                                      |               10 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state12                                                                                                                                                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/y_reg_405                                                                                                                                                                                           |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/p_8_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContStart_reg[0]_0[0]                                                                                                                                        | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                7 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContDelta_reg[15]_0[0]                                                                                                                                       | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_2                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_2                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_2                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_2                                                                                                                                                    | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                                                                                                    |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                          |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                          |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                               |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                              |                9 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[16]                                                                                                                        |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_2                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_2                                                                                                                                        | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                    | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_2                                                                                                                                        | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_am_addmul_1Mgi_U68/design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6_U/E[0]                                                              | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_am_addmul_1Mgi_U68/design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6_U/SR[0]                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_2                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_2                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                        | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_1[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContDelta_reg[15]_1[0]                                                                                                                                       | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                7 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                      | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                8 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/y_2_reg_1440_reg[15]_0[1]                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                        | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                5 |             17 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_6040                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/intpix_val_0_V_1_reg_604_reg[3]                                                                                                                                      |                3 |             17 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                6 |             17 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                               |                6 |             17 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/intpix_val_0_V_1_reg_6040                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/intpix_val_0_V_1_reg_604_reg[3]                                                                                                                                      |                3 |             17 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                          |                5 |             18 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                3 |             18 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                          |                5 |             18 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                             |                5 |             23 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_295                                                                                                                                                            | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_phi_reg_pp0_iter2_outpix_val_0_V_reg_305_reg[7]                                                                                                                                                |                5 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_reg_2830                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                                 |                3 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/tpgBackground_U0_srcImg_V_val_1_V_read                                                                                                                                      |                                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_condition_295                                                                                                                                                            | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_phi_reg_pp0_iter2_intpix_val_V_2_reg_283_reg[0]                                                                                                                                                |                3 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_reg_2830                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_reg_2830                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/tmp_val_0_V_1_reg_5680                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                4 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                9 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/intpix_val_0_V_2_reg_5890                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                7 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/outpix_val_0_V_19_reg_1603[7]_i_1_n_3                                                                                                                                       |                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                     |                                                                                                                                                                                                                                                                 |                7 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                     |                                                                                                                                                                                                                                                                 |                5 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_17_reg_1454_reg[7][0]                                                                                                                                      |                                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_0_V_fu_314_reg[7][0]                                                                                                                                              |                                                                                                                                                                                                                                                                 |               17 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                     |                                                                                                                                                                                                                                                                 |                5 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                3 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                     |                                                                                                                                                                                                                                                                 |                5 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_2_reg_5890                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                7 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_5680                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_reg_2830                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_reg_2830                                                                                                                                |                                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_reg_2830                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                     |                                                                                                                                                                                                                                                                 |                5 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                     |                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_629[7]_i_1_n_3                                                                                                                    |                                                                                                                                                                                                                                                                 |               14 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/outpix_val_0_V_28_reg_1588[7]_i_1_n_3                                                                                                                                       |                                                                                                                                                                                                                                                                 |               10 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                5 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                5 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                5 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/axi_data_V1_reg_207[23]_i_1_n_3                                                                                                                                      |                                                                                                                                                                                                                                                                 |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                8 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                7 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                5 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                5 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                7 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                7 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                   | design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                7 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                5 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                       |                                                                                                                                                                                                                                                                 |                7 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/eol_2_reg_298[0]_i_1_n_3                                                                                                                                             |                                                                                                                                                                                                                                                                 |                8 |             26 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/eol_1_reg_251[0]_i_1_n_3                                                                                                                                             |                                                                                                                                                                                                                                                                 |                6 |             26 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_343/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                                          |                6 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                4 |             28 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_1_tpgPatternDPColorjbC_rom_U/E[0]                                                                   |                                                                                                                                                                                                                                                                 |                5 |             28 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                4 |             28 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                6 |             28 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                             |                9 |             29 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                               |                9 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                     |                9 |             31 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                   | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               11 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/zonePlateVAddr                                                                                                                               |                                                                                                                                                                                                                                                                 |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                            |               11 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                  | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                      |                8 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               12 |             32 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                                |                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                             |                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                    |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/p_12_in                                                                                                                                            |                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/zonePlateVAddr                                                                                                                               |                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                          |                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter1_boxTop_reg_177[15]_i_1_n_2                                                                                                    |                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_condition_196                                                                                                                                   |                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                              | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               13 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter1_boxTop_reg_177[15]_i_1_n_3                                                                                                    |                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_condition_196                                                                                                                                   |                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/p_12_in                                                                                                                                            |                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/call_ret15_tpgPRBS_fu_625_ap_ready                                                                                                                                        |                                                                                                                                                                                                                                                                 |               14 |             33 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                 |               12 |             33 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_921/call_ret15_tpgPRBS_fu_921_ap_ready                                                                                                                |                                                                                                                                                                                                                                                                 |               15 |             33 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                7 |             33 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |               12 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                     |                9 |             34 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_223/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |             40 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         |                                                                                                                                                                                                                                                                 |                5 |             40 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_223/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                 |               10 |             40 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                |               13 |             42 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/new_request                                                                                                               | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               19 |             43 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                 |               12 |             43 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                 |                8 |             43 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                |               15 |             46 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               17 |             46 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/v_tpg_mac_muladd_OgC_U85/design_1_v_tpg_0_1_v_tpg_mac_muladd_OgC_DSP48_8_U/RDEN                                                              |                                                                                                                                                                                                                                                                 |               15 |             48 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/tmp_val_2_V_5_reg_680                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               18 |             48 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                9 |             48 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                      |               16 |             48 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               17 |             48 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                9 |             49 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                       |                                                                                                                                                                                                                                                                 |               23 |             61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               21 |             63 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/v_tpg_mac_muladd_Bew_U58/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U/p_0                                                                 |                                                                                                                                                                                                                                                                 |               23 |             63 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                 |                                                                                                                                                                                                                                                                 |               18 |             64 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/grp_tpgPatternBox_fu_349_ap_ce                                                                                                                     |                                                                                                                                                                                                                                                                 |               21 |             65 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/grp_tpgPatternBox_fu_349_ap_ce                                                                                                                     |                                                                                                                                                                                                                                                                 |               18 |             65 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/v_tpg_am_addmul_1Mgi_U83/design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi_DSP48_6_U/ap_block_pp0_stage0_subdone                                       |                                                                                                                                                                                                                                                                 |               23 |             74 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               24 |             79 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               28 |             80 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               26 |             82 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |               43 |             90 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                    | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               26 |             93 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               28 |            103 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               24 |            103 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |               56 |            121 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                                |                                                                                                                                                                                                                                                                 |               32 |            128 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |              212 |            609 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |              367 |           1434 |
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    27 |
| 2      |                    10 |
| 3      |                    13 |
| 4      |                    51 |
| 5      |                     2 |
| 6      |                    20 |
| 7      |                     9 |
| 8      |                    65 |
| 9      |                     3 |
| 10     |                    24 |
| 11     |                    10 |
| 12     |                    12 |
| 13     |                    15 |
| 14     |                     5 |
| 15     |                     7 |
| 16+    |                   224 |
+--------+-----------------------+


