<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:21:50.617+0800"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:21:50.514+0800"/>
        <logs message="ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.&#xD;&#xA;error deleting &quot;sim/verilog&quot;: permission denied" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:21:50.502+0800"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:50:33.566+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:50:03.537+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:48:40.326+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:47:57.804+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:47:25.836+0800"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:46.619+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'string_2' (top.cpp:25)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:39.891+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'string_2.1' (top.cpp:25)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.340+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'string_2.2' (top.cpp:25)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.328+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'string_2.3' (top.cpp:25)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.319+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp' (top.cpp:30)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.309+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.1' (top.cpp:30)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.300+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.2' (top.cpp:30)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.290+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.3' (top.cpp:30)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.280+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.4' (top.cpp:30)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.271+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.5' (top.cpp:30)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.259+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.6' (top.cpp:30)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.249+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.7' (top.cpp:30)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.240+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.8' (top.cpp:30)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.229+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.9' (top.cpp:30)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.216+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.10' (top.cpp:30)." projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:38.204+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'dst_buff' (top.cpp:7:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:33.391+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'src_buff' (top.cpp:7:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:33.370+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-327] Dependence pragma in loop 'VITIS_LOOP_111_2' (top.cpp:111:23) is removed because the loop is unrolled completely (top.cpp:112:9)" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:20:33.340+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:26.464+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'dut' consists of the following:&#x9;'call' operation ('_ln0') to 'dut_Pipeline_VITIS_LOOP_37_1' [47]  (4.06 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:21.674+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (4.061ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0ns, effective delay budget: 3.3ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:21.660+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'dut_Pipeline_VITIS_LOOP_125_3' consists of the following:&#x9;'alloca' operation ('i') [16]  (0 ns)&#xD;&#xA;&#x9;'load' operation ('i', top.cpp:125) on local variable 'i' [24]  (0 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln125', top.cpp:125) [28]  (2.11 ns)&#xD;&#xA;&#x9;'store' operation ('i_1_write_ln125', top.cpp:125) of variable 'add_ln125', top.cpp:125 on local variable 'i' [189]  (1.59 ns)&#xD;&#xA;&#x9;blocking operation 1.3 ns on control path)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:20.796+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (4.99775ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0ns, effective delay budget: 3.3ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:20.787+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'dut_Pipeline_VITIS_LOOP_37_1' consists of the following:&#x9;'load' operation ('byte_idx_load_1', top.cpp:37) on local variable 'byte_idx' [474]  (0 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln37_1', top.cpp:37) [475]  (2.11 ns)&#xD;&#xA;&#x9;'icmp' operation ('icmp_ln37_1', top.cpp:37) [476]  (2.43 ns)&#xD;&#xA;&#x9;'select' operation ('select_ln37', top.cpp:37) [477]  (0.781 ns)&#xD;&#xA;&#x9;'store' operation ('byte_idx_write_ln37', top.cpp:37) of variable 'select_ln37', top.cpp:37 on local variable 'byte_idx' [479]  (1.59 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:19.079+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (6.90719ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0ns, effective delay budget: 3.3ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:19.071+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'string_2' (top.cpp:25)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:17.508+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'string_2.1' (top.cpp:25)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.870+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'string_2.2' (top.cpp:25)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.859+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'string_2.3' (top.cpp:25)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.851+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp' (top.cpp:30)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.843+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.1' (top.cpp:30)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.834+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.2' (top.cpp:30)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.826+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.3' (top.cpp:30)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.818+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.4' (top.cpp:30)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.808+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.5' (top.cpp:30)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.799+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.6' (top.cpp:30)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.790+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.7' (top.cpp:30)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.782+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.8' (top.cpp:30)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.772+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.9' (top.cpp:30)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.762+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.10' (top.cpp:30)." projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:15.754+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-327] Dependence pragma in loop 'VITIS_LOOP_113_2' (top.cpp:113:23) is removed because the loop is unrolled completely (top.cpp:114:9)" projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:11.223+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'rrr_1'. (top.cpp:43:9)" projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:11.212+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5538] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/directives.tcl:8:38)" projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:06.945+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5538] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/directives.tcl:7:38)" projectName="serialization.prj" solutionName="solution2" date="2022-11-12T19:46:06.936+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set src_sz__return_group [add_wave_group src_sz__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/interrupt -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $src_sz__return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TDATA -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TDATA -into $return_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_dut_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_sz -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_dst_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_src_sz__return_group [add_wave_group src_sz__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_dut_top/control_INTERRUPT -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BRESP -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RRESP -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RDATA -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARADDR -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WSTRB -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WDATA -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWADDR -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config dut.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;137000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;830204000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 830245500 ps : File &quot;C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut.autotb.v&quot; Line 357&#xD;&#xA;run: Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1266.180 ; gain = 0.000&#xD;&#xA;## quit" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:58:08.099+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:53]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.dut_int_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_pos_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_2_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_flow_control_loop_pipe_seque...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_1&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_2&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_3&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_4&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_5&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_6&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_7&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_8&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_37_1&#xD;&#xA;Compiling module xil_defaultlib.dut_mux_42_8_1_1(ID=1,din0_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_123_...&#xD;&#xA;Compiling module xil_defaultlib.dut_control_s_axi&#xD;&#xA;Compiling module xil_defaultlib.dut_regslice_both(DataWidth=8)&#xD;&#xA;Compiling module xil_defaultlib.dut&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=120000)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_src_buff&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst_buff&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_dut_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot dut&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/dut/xsim_script.tcl&#xD;&#xA;# xsim {dut} -view {{dut_dataflow_ana.wcfg}} -tclbatch {dut.tcl} -protoinst {dut.protoinst}" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:56:51.679+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:45]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:56:41.431+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:56:41.417+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:56:39.635+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set src_sz__return_group [add_wave_group src_sz__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/interrupt -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $src_sz__return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TDATA -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TDATA -into $return_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_dut_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_sz -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_dst_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_src_sz__return_group [add_wave_group src_sz__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_dut_top/control_INTERRUPT -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BRESP -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RRESP -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RDATA -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARADDR -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WSTRB -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WDATA -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWADDR -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config dut.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;137000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;1362246000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1362287500 ps : File &quot;C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut.autotb.v&quot; Line 357&#xD;&#xA;run: Time (s): cpu = 00:01:54 ; elapsed = 00:01:55 . Memory (MB): peak = 1265.898 ; gain = 0.000&#xD;&#xA;## quit" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:51:47.608+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:53]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.dut_int_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_pos_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_2_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_flow_control_loop_pipe_seque...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_1&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_2&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_3&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_4&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_5&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_6&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_7&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_8&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_37_1&#xD;&#xA;Compiling module xil_defaultlib.dut_mux_42_8_1_1(ID=1,din0_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_123_...&#xD;&#xA;Compiling module xil_defaultlib.dut_control_s_axi&#xD;&#xA;Compiling module xil_defaultlib.dut_regslice_both(DataWidth=8)&#xD;&#xA;Compiling module xil_defaultlib.dut&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=120000)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_src_buff&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst_buff&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_dut_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot dut&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/dut/xsim_script.tcl&#xD;&#xA;# xsim {dut} -view {{dut_dataflow_ana.wcfg}} -tclbatch {dut.tcl} -protoinst {dut.protoinst}" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:49:51.097+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:45]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:49:41.566+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:49:41.552+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:49:39.904+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set src_sz__return_group [add_wave_group src_sz__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/interrupt -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $src_sz__return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TDATA -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TDATA -into $return_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_dut_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_sz -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_dst_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_src_sz__return_group [add_wave_group src_sz__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_dut_top/control_INTERRUPT -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BRESP -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RRESP -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RDATA -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARADDR -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WSTRB -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WDATA -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWADDR -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config dut.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;137000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;781155000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 781196500 ps : File &quot;C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut.autotb.v&quot; Line 357&#xD;&#xA;run: Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 1266.793 ; gain = 0.000&#xD;&#xA;## quit" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:38:23.549+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:53]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.dut_int_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_pos_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_2_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_flow_control_loop_pipe_seque...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_1&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_2&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_3&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_4&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_5&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_6&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_7&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_8&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_37_1&#xD;&#xA;Compiling module xil_defaultlib.dut_mux_42_8_1_1(ID=1,din0_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_123_...&#xD;&#xA;Compiling module xil_defaultlib.dut_control_s_axi&#xD;&#xA;Compiling module xil_defaultlib.dut_regslice_both(DataWidth=8)&#xD;&#xA;Compiling module xil_defaultlib.dut&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=120000)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_src_buff&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst_buff&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_dut_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot dut&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/dut/xsim_script.tcl&#xD;&#xA;# xsim {dut} -view {{dut_dataflow_ana.wcfg}} -tclbatch {dut.tcl} -protoinst {dut.protoinst}" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:37:10.680+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:45]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:37:00.128+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:37:00.116+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:36:58.380+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set src_sz__return_group [add_wave_group src_sz__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/interrupt -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $src_sz__return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TDATA -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TDATA -into $return_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_dut_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_sz -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_dst_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_src_sz__return_group [add_wave_group src_sz__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_dut_top/control_INTERRUPT -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BRESP -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RRESP -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RDATA -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARADDR -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WSTRB -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WDATA -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWADDR -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config dut.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;137000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;1362246000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1362287500 ps : File &quot;C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut.autotb.v&quot; Line 357&#xD;&#xA;run: Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 1265.828 ; gain = 0.000&#xD;&#xA;## quit" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:33:03.595+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:53]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.dut_int_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_pos_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_2_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_flow_control_loop_pipe_seque...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_1&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_2&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_3&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_4&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_5&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_6&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_7&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_8&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_37_1&#xD;&#xA;Compiling module xil_defaultlib.dut_mux_42_8_1_1(ID=1,din0_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_123_...&#xD;&#xA;Compiling module xil_defaultlib.dut_control_s_axi&#xD;&#xA;Compiling module xil_defaultlib.dut_regslice_both(DataWidth=8)&#xD;&#xA;Compiling module xil_defaultlib.dut&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=120000)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_src_buff&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst_buff&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_dut_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot dut&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/dut/xsim_script.tcl&#xD;&#xA;# xsim {dut} -view {{dut_dataflow_ana.wcfg}} -tclbatch {dut.tcl} -protoinst {dut.protoinst}" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:30:48.110+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:45]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:30:37.439+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:30:37.423+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:30:35.318+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set src_sz__return_group [add_wave_group src_sz__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/interrupt -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $src_sz__return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TDATA -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TDATA -into $return_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_dut_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src_sz -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_dst_buff -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_src_sz__return_group [add_wave_group src_sz__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_dut_top/control_INTERRUPT -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BRESP -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RRESP -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RDATA -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARADDR -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WSTRB -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WDATA -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWADDR -into $tb_src_sz__return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/dst_buff_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/src_buff_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config dut.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;137000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;830204000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 830245500 ps : File &quot;C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut.autotb.v&quot; Line 357&#xD;&#xA;run: Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 1266.480 ; gain = 0.000&#xD;&#xA;## quit" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:24:40.172+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:53]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.dut_int_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_pos_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_1_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_string_2_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_flow_control_loop_pipe_seque...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_1&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_2&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_3&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_4&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_5&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_6&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_7&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_8&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_37_1&#xD;&#xA;Compiling module xil_defaultlib.dut_mux_42_8_1_1(ID=1,din0_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_123_...&#xD;&#xA;Compiling module xil_defaultlib.dut_control_s_axi&#xD;&#xA;Compiling module xil_defaultlib.dut_regslice_both(DataWidth=8)&#xD;&#xA;Compiling module xil_defaultlib.dut&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=120000)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_src_buff&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst_buff&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_dut_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot dut&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/dut/xsim_script.tcl&#xD;&#xA;# xsim {dut} -view {{dut_dataflow_ana.wcfg}} -tclbatch {dut.tcl} -protoinst {dut.protoinst}" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:23:30.975+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:45]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:23:21.781+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:23:21.771+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]" projectName="serialization.prj" solutionName="solution1" date="2022-11-12T21:23:20.150+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
