#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Sep 18 16:33:40 2018
# Process ID: 50915
# Current directory: /home/alessandro/Documenti/V-PMP/utils
# Command line: vivado
# Log file: /home/alessandro/Documenti/V-PMP/utils/vivado.log
# Journal file: /home/alessandro/Documenti/V-PMP/utils/vivado.jou
#-----------------------------------------------------------
start_gui
create_project vpmp_prj /home/alessandro/Documenti/vpmp_prj -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files /home/alessandro/Documenti/V-PMP/src
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 /home/alessandro/Documenti/V-PMP/tb
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fetch_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav'
xvhdl -m64 --relax -prj fetch_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_common_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gr_regfile
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_fetch_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch_stage
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_instruction_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity i_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/tb/fetch_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 1272d5b3ad43408aafec226e1b4f788c --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot fetch_tb_behav xil_defaultlib.fetch_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.common_pkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.gr_regfile [gr_regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioural of entity xil_defaultlib.fetch_stage [fetch_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.i_mem [i_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch_tb
Built simulation snapshot fetch_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav/xsim.dir/fetch_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav/xsim.dir/fetch_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 18 16:46:47 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 18 16:46:47 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fetch_tb_behav -key {Behavioral:sim_1:Functional:fetch_tb} -tclbatch {fetch_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source fetch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fetch_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6106.965 ; gain = 58.078 ; free physical = 37239 ; free virtual = 233436
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fetch_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav'
xvhdl -m64 --relax -prj fetch_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_common_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gr_regfile
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_fetch_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch_stage
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_instruction_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity i_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/tb/fetch_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 1272d5b3ad43408aafec226e1b4f788c --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot fetch_tb_behav xil_defaultlib.fetch_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.common_pkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.gr_regfile [gr_regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioural of entity xil_defaultlib.fetch_stage [fetch_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.i_mem [i_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch_tb
Built simulation snapshot fetch_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav/xsim.dir/fetch_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav/xsim.dir/fetch_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 18 16:53:00 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 18 16:53:00 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fetch_tb_behav -key {Behavioral:sim_1:Functional:fetch_tb} -tclbatch {fetch_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source fetch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fetch_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6120.836 ; gain = 0.004 ; free physical = 37227 ; free virtual = 233424
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top decode_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decode_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav'
xvhdl -m64 --relax -prj decode_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/tb/decode_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode_tb
ERROR: [VRFC 10-1412] syntax error near clk [/home/alessandro/Documenti/V-PMP/tb/decode_tb.vhd:84]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/alessandro/Documenti/V-PMP/tb/decode_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/alessandro/Documenti/V-PMP/tb/decode_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decode_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav'
xvhdl -m64 --relax -prj decode_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_common_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_decode_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode_stage
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/tb/decode_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode_tb
ERROR: [VRFC 10-91] exe_offset is not declared [/home/alessandro/Documenti/V-PMP/tb/decode_tb.vhd:78]
ERROR: [VRFC 10-283] actual of formal out port exe_offset cannot be an expression [/home/alessandro/Documenti/V-PMP/tb/decode_tb.vhd:78]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/alessandro/Documenti/V-PMP/tb/decode_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/alessandro/Documenti/V-PMP/tb/decode_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decode_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav'
xvhdl -m64 --relax -prj decode_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_common_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/src/PMP_decode_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode_stage
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessandro/Documenti/V-PMP/tb/decode_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 1272d5b3ad43408aafec226e1b4f788c --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot decode_tb_behav xil_defaultlib.decode_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 66 elements ; expected 64 [/home/alessandro/Documenti/V-PMP/tb/decode_tb.vhd:90]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit decode_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
