/*
*
* Copyright (c) 2008-2017 Texas Instruments Incorporated
*
* All rights reserved not granted herein.
*
* Limited License.
*
* Texas Instruments Incorporated grants a world-wide, royalty-free, non-exclusive
* license under copyrights and patents it now or hereafter owns or controls to make,
* have made, use, import, offer to sell and sell ("Utilize") this software subject to the
* terms herein.  With respect to the foregoing patent license, such license is granted
* solely to the extent that any such patent is necessary to Utilize the software alone.
* The patent license shall not apply to any combinations which include this software,
* other than combinations with devices manufactured by or for TI ("TI Devices").
* No hardware patent is licensed hereunder.
*
* Redistributions must preserve existing copyright notices and reproduce this license
* (including the above copyright notice and the disclaimer and (if applicable) source
* code license limitations below) in the documentation and/or other materials provided
* with the distribution
*
* Redistribution and use in binary form, without modification, are permitted provided
* that the following conditions are met:
*
* *       No reverse engineering, decompilation, or disassembly of this software is
* permitted with respect to any software provided in binary form.
*
* *       any redistribution and use are licensed by TI for use only with TI Devices.
*
* *       Nothing shall obligate TI to provide you with source code for the software
* licensed and provided to you in object code.
*
* If software source code is provided to you, modification and redistribution of the
* source code are permitted provided that the following conditions are met:
*
* *       any redistribution and use of the source code, including any resulting derivative
* works, are licensed by TI for use only with TI Devices.
*
* *       any redistribution and use of any object code compiled from the source code
* and any resulting derivative works, are licensed by TI for use only with TI Devices.
*
* Neither the name of Texas Instruments Incorporated nor the names of its suppliers
*
* may be used to endorse or promote products derived from this software without
* specific prior written permission.
*
* DISCLAIMER.
*
* THIS SOFTWARE IS PROVIDED BY TI AND TI'S LICENSORS "AS IS" AND ANY EXPRESS
* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL TI AND TI'S LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
* OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/



/**
 *  @Component:   EVE_CONTROL
 *
 *  @Filename:    eve_control_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
 *//* ====================================================================== */

#ifndef __EVE_CONTROL_CRED_H
#define __EVE_CONTROL_CRED_H

#ifdef __cplusplus
extern "C"
{
#endif

/*
 */

 /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
 *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

/*
 *  List of Register arrays for component EVE_CONTROL
 *
 */


/*
 *  List of bundle arrays for component EVE_CONTROL
 *
 */

/*
 *  List of bundles for component EVE_CONTROL
 *
 */


/*
 * List of registers for component EVE_CONTROL
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION                          0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_HWINFO
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_HWINFO                            0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_SYSCONFIG
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_SYSCONFIG                         0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT                              0xCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DISC_CONFIG
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DISC_CONFIG                       0x10ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_BUS_CONFIG
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_BUS_CONFIG                        0x14ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_VCOP_HALT_CONFIG
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_VCOP_HALT_CONFIG                  0x18ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MMU_CONFIG
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MMU_CONFIG                        0x1Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MEMMAP
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MEMMAP                            0x20ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_CTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_CTL                           0x24ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR                           0x28ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERRADDR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERRADDR                       0x2Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_INV
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_INV                            0x40ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_IBAR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_IBAR                           0x50ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_IBC
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_IBC                            0x54ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_ISAR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_ISAR                           0x58ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_ISAR_DONE
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_ISAR_DONE                      0x5Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_PBAR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_PBAR                           0x60ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_PBC
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_PBC                            0x64ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_CTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_CTL                       0x80ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_STAT
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_STAT                      0x84ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_EDADDR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_EDADDR                       0x88ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_EDADDR_BO
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_EDADDR_BO                    0x8Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_CTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_CTL                       0x90ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_STAT
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_STAT                      0x94ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_EDADDR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_EDADDR                       0x98ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_EDADDR_BO
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_EDADDR_BO                    0x9Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_CTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_CTL                       0xA0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_STAT
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_STAT                      0xA4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_EDADDR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_EDADDR                       0xA8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_EDADDR_BO
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_EDADDR_BO                    0xACul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_CTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_CTL                       0xB0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_STAT
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_STAT                      0xB4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_EDADDR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_EDADDR                       0xB8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_EDADDR_BO
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_EDADDR_BO                    0xBCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_ARP32_DISC_EN
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_ARP32_DISC_EN                  0xF8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OCPI_DISC_EN
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OCPI_DISC_EN                   0xFCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS_RAW             0x110ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS                 0x114ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_SET             0x118ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_CLR             0x11Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQSTATUS_RAW              0x120ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQSTATUS                  0x124ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQENABLE_SET              0x128ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQENABLE_CLR              0x12Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQSTATUS_RAW               0x200ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQSTATUS                   0x204ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQENABLE_SET               0x208ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQENABLE_CLR               0x20Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQSTATUS_RAW              0x210ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQSTATUS                  0x214ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQENABLE_SET              0x218ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQENABLE_CLR              0x21Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQSTATUS_RAW              0x220ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQSTATUS                  0x224ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQENABLE_SET              0x228ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQENABLE_CLR              0x22Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQSTATUS_RAW              0x230ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQSTATUS                  0x234ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQENABLE_SET              0x238ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQENABLE_CLR              0x23Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQSTATUS_RAW              0x240ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQSTATUS                  0x244ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQENABLE_SET              0x248ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQENABLE_CLR              0x24Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_IRQWAKEEN
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_IRQWAKEEN                       0x2FCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK0
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK0                             0x300ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK1                             0x304ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK2
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK2                             0x308ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK3
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK3                             0x30Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK4
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK4                             0x310ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK5
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK5                             0x314ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK6
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK6                             0x318ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK7
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK7                             0x31Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK8
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK8                             0x320ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK9
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK9                             0x324ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR_CTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR_CTL                              0x400ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR_CLEAR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR_CLEAR                            0x404ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR0_A
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR0_A                               0x410ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR0_D
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR0_D                               0x414ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR1_A
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR1_A                               0x418ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR1_D
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR1_D                               0x41Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D0
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D0                              0x420ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D1                              0x424ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D2
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D2                              0x428ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D3
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D3                              0x42Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IRQ_EOI
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IRQ_EOI                           0x500ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQSTATUS_RAW              0x510ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQSTATUS                  0x514ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQENABLE_SET              0x518ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQENABLE_CLR              0x51Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS_RAW            0x520ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS                0x524ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_SET            0x528ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_CLR            0x52Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS_RAW            0x530ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS                0x534ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_SET            0x538ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_CLR            0x53Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS_RAW            0x540ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS                0x544ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_SET            0x548ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_CLR            0x54Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS_RAW            0x550ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS                0x554ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_SET            0x558ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_CLR            0x55Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_TEST
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_TEST                              0xFFCul


/*
 * List of register bitfields for component EVE_CONTROL
 *
 */
 
/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION__SCHEME   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION__SCHEME             BITFIELD(31, 30)
#define EVE_CONTROL__EVE_REVISION__SCHEME__POS        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION__FUNC   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION__FUNC               BITFIELD(27, 16)
#define EVE_CONTROL__EVE_REVISION__FUNC__POS          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION__RTL   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION__RTL                BITFIELD(15, 11)
#define EVE_CONTROL__EVE_REVISION__RTL__POS           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION__MAJOR   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION__MAJOR              BITFIELD(10, 8)
#define EVE_CONTROL__EVE_REVISION__MAJOR__POS         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION__CUSTOM   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION__CUSTOM             BITFIELD(7, 6)
#define EVE_CONTROL__EVE_REVISION__CUSTOM__POS        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION__MINOR   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION__MINOR              BITFIELD(5, 0)
#define EVE_CONTROL__EVE_REVISION__MINOR__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_HWINFO__INFO   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_HWINFO__INFO                 BITFIELD(31, 4)
#define EVE_CONTROL__EVE_HWINFO__INFO__POS            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_HWINFO__EVENUM   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_HWINFO__EVENUM               BITFIELD(3, 0)
#define EVE_CONTROL__EVE_HWINFO__EVENUM__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_SYSCONFIG__STANDBYMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_SYSCONFIG__STANDBYMODE       BITFIELD(5, 4)
#define EVE_CONTROL__EVE_SYSCONFIG__STANDBYMODE__POS  4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_SYSCONFIG__IDLEMODE          BITFIELD(3, 2)
#define EVE_CONTROL__EVE_SYSCONFIG__IDLEMODE__POS     2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_SYSCONFIG__FREEEMU   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_SYSCONFIG__FREEEMU           BITFIELD(1, 1)
#define EVE_CONTROL__EVE_SYSCONFIG__FREEEMU__POS      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_SYSCONFIG__SOFTRESET         BITFIELD(0, 0)
#define EVE_CONTROL__EVE_SYSCONFIG__SOFTRESET__POS    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__OCPI_DISC_STAT   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__OCPI_DISC_STAT         BITFIELD(21, 20)
#define EVE_CONTROL__EVE_STAT__OCPI_DISC_STAT__POS    20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__ARP32_DISC_STATUS   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__ARP32_DISC_STATUS      BITFIELD(17, 16)
#define EVE_CONTROL__EVE_STAT__ARP32_DISC_STATUS__POS 16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__INTC_STAT   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__INTC_STAT              BITFIELD(7, 7)
#define EVE_CONTROL__EVE_STAT__INTC_STAT__POS         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__IC_STAT   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__IC_STAT                BITFIELD(6, 6)
#define EVE_CONTROL__EVE_STAT__IC_STAT__POS           6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__TC1_STAT   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__TC1_STAT               BITFIELD(5, 5)
#define EVE_CONTROL__EVE_STAT__TC1_STAT__POS          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__TC0_STAT   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__TC0_STAT               BITFIELD(4, 4)
#define EVE_CONTROL__EVE_STAT__TC0_STAT__POS          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__CC_STAT   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__CC_STAT                BITFIELD(3, 3)
#define EVE_CONTROL__EVE_STAT__CC_STAT__POS           3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__PC_STAT   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__PC_STAT                BITFIELD(2, 2)
#define EVE_CONTROL__EVE_STAT__PC_STAT__POS           2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__VCOP_STAT   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__VCOP_STAT              BITFIELD(1, 1)
#define EVE_CONTROL__EVE_STAT__VCOP_STAT__POS         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__ARP32_STAT   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__ARP32_STAT             BITFIELD(0, 0)
#define EVE_CONTROL__EVE_STAT__ARP32_STAT__POS        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DISC_CONFIG__OCPI_DISC   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DISC_CONFIG__OCPI_DISC       BITFIELD(4, 4)
#define EVE_CONTROL__EVE_DISC_CONFIG__OCPI_DISC__POS  4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DISC_CONFIG__ARP32_DISC   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DISC_CONFIG__ARP32_DISC      BITFIELD(0, 0)
#define EVE_CONTROL__EVE_DISC_CONFIG__ARP32_DISC__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_BUS_CONFIG__TC1_DBS   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_BUS_CONFIG__TC1_DBS          BITFIELD(13, 12)
#define EVE_CONTROL__EVE_BUS_CONFIG__TC1_DBS__POS     12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_BUS_CONFIG__TC0_DBS   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_BUS_CONFIG__TC0_DBS          BITFIELD(9, 8)
#define EVE_CONTROL__EVE_BUS_CONFIG__TC0_DBS__POS     8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_BUS_CONFIG__MAX_IN_FLIGHT   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_BUS_CONFIG__MAX_IN_FLIGHT    BITFIELD(3, 0)
#define EVE_CONTROL__EVE_BUS_CONFIG__MAX_IN_FLIGHT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_VCOP_HALT_CONFIG__MSW_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_VCOP_HALT_CONFIG__MSW_EN     BITFIELD(1, 1)
#define EVE_CONTROL__EVE_VCOP_HALT_CONFIG__MSW_EN__POS 1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_VCOP_HALT_CONFIG__ED_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_VCOP_HALT_CONFIG__ED_EN      BITFIELD(0, 0)
#define EVE_CONTROL__EVE_VCOP_HALT_CONFIG__ED_EN__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MMU_CONFIG__MMU1_ABORT   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU1_ABORT       BITFIELD(12, 12)
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU1_ABORT__POS  12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MMU_CONFIG__MMU0_ABORT   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU0_ABORT       BITFIELD(8, 8)
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU0_ABORT__POS  8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MMU_CONFIG__MMU1_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU1_EN          BITFIELD(4, 4)
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU1_EN__POS     4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MMU_CONFIG__MMU0_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU0_EN          BITFIELD(0, 0)
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU0_EN__POS     0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MEMMAP__LCL_EDMA_ALIAS   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MEMMAP__LCL_EDMA_ALIAS       BITFIELD(4, 4)
#define EVE_CONTROL__EVE_MEMMAP__LCL_EDMA_ALIAS__POS  4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MEMMAP__VCOP_ALIAS   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MEMMAP__VCOP_ALIAS           BITFIELD(0, 0)
#define EVE_CONTROL__EVE_MEMMAP__VCOP_ALIAS__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_CTL__WBUF   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_CTL__WBUF                BITFIELD(16, 16)
#define EVE_CONTROL__EVE_MSW_CTL__WBUF__POS           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_CTL__IBUFHB   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_CTL__IBUFHB              BITFIELD(12, 12)
#define EVE_CONTROL__EVE_MSW_CTL__IBUFHB__POS         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_CTL__IBUFLB   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_CTL__IBUFLB              BITFIELD(8, 8)
#define EVE_CONTROL__EVE_MSW_CTL__IBUFLB__POS         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_CTL__IBUFHA   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_CTL__IBUFHA              BITFIELD(4, 4)
#define EVE_CONTROL__EVE_MSW_CTL__IBUFHA__POS         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_CTL__IBUFLA   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_CTL__IBUFLA              BITFIELD(0, 0)
#define EVE_CONTROL__EVE_MSW_CTL__IBUFLA__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR__CONNID   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR__CONNID              BITFIELD(24, 16)
#define EVE_CONTROL__EVE_MSW_ERR__CONNID__POS         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR__SYSERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR__SYSERR              BITFIELD(3, 3)
#define EVE_CONTROL__EVE_MSW_ERR__SYSERR__POS         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR__DMAERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR__DMAERR              BITFIELD(2, 2)
#define EVE_CONTROL__EVE_MSW_ERR__DMAERR__POS         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR__VERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR__VERR                BITFIELD(1, 1)
#define EVE_CONTROL__EVE_MSW_ERR__VERR__POS           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR__ARP32ERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR__ARP32ERR            BITFIELD(0, 0)
#define EVE_CONTROL__EVE_MSW_ERR__ARP32ERR__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERRADDR__ADDR   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERRADDR__ADDR            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_MSW_ERRADDR__ADDR__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_INV__I   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_INV__I                    BITFIELD(0, 0)
#define EVE_CONTROL__EVE_PC_INV__I__POS               0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_IBAR__ADDR   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_IBAR__ADDR                BITFIELD(31, 0)
#define EVE_CONTROL__EVE_PC_IBAR__ADDR__POS           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_IBC__BC   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_IBC__BC                   BITFIELD(15, 0)
#define EVE_CONTROL__EVE_PC_IBC__BC__POS              0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_ISAR__ADDR   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_ISAR__ADDR                BITFIELD(31, 0)
#define EVE_CONTROL__EVE_PC_ISAR__ADDR__POS           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_ISAR_DONE__DONE   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_ISAR_DONE__DONE           BITFIELD(0, 0)
#define EVE_CONTROL__EVE_PC_ISAR_DONE__DONE__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_PBAR__ADDR   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_PBAR__ADDR                BITFIELD(31, 0)
#define EVE_CONTROL__EVE_PC_PBAR__ADDR__POS           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_PBC__BC   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_PBC__BC                   BITFIELD(15, 0)
#define EVE_CONTROL__EVE_PC_PBC__BC__POS              0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_CTL__INV   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_CTL__INV             BITFIELD(1, 1)
#define EVE_CONTROL__EVE_PMEM_ED_CTL__INV__POS        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_CTL__EN   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_CTL__EN              BITFIELD(0, 0)
#define EVE_CONTROL__EVE_PMEM_ED_CTL__EN__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_STAT__SYSCONNID   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_STAT__SYSCONNID      BITFIELD(24, 16)
#define EVE_CONTROL__EVE_PMEM_ED_STAT__SYSCONNID__POS 16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_STAT__SYSERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_STAT__SYSERR         BITFIELD(3, 3)
#define EVE_CONTROL__EVE_PMEM_ED_STAT__SYSERR__POS    3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_STAT__DMAERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_STAT__DMAERR         BITFIELD(2, 2)
#define EVE_CONTROL__EVE_PMEM_ED_STAT__DMAERR__POS    2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_STAT__VERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_STAT__VERR           BITFIELD(1, 1)
#define EVE_CONTROL__EVE_PMEM_ED_STAT__VERR__POS      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_STAT__ARP32ERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_STAT__ARP32ERR       BITFIELD(0, 0)
#define EVE_CONTROL__EVE_PMEM_ED_STAT__ARP32ERR__POS  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_EDADDR__ADDR   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_EDADDR__ADDR            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_PMEM_EDADDR__ADDR__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_EDADDR_BO__BO   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_EDADDR_BO__BO           BITFIELD(31, 0)
#define EVE_CONTROL__EVE_PMEM_EDADDR_BO__BO__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_CTL__INV   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_CTL__INV             BITFIELD(1, 1)
#define EVE_CONTROL__EVE_DMEM_ED_CTL__INV__POS        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_CTL__EN   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_CTL__EN              BITFIELD(0, 0)
#define EVE_CONTROL__EVE_DMEM_ED_CTL__EN__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_STAT__SYSCONNID   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_STAT__SYSCONNID      BITFIELD(24, 16)
#define EVE_CONTROL__EVE_DMEM_ED_STAT__SYSCONNID__POS 16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_STAT__SYSERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_STAT__SYSERR         BITFIELD(3, 3)
#define EVE_CONTROL__EVE_DMEM_ED_STAT__SYSERR__POS    3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_STAT__DMAERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_STAT__DMAERR         BITFIELD(2, 2)
#define EVE_CONTROL__EVE_DMEM_ED_STAT__DMAERR__POS    2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_STAT__VERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_STAT__VERR           BITFIELD(1, 1)
#define EVE_CONTROL__EVE_DMEM_ED_STAT__VERR__POS      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_STAT__ARP32ERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_STAT__ARP32ERR       BITFIELD(0, 0)
#define EVE_CONTROL__EVE_DMEM_ED_STAT__ARP32ERR__POS  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_EDADDR__ADDR   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_EDADDR__ADDR            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_DMEM_EDADDR__ADDR__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_EDADDR_BO__BO   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_EDADDR_BO__BO           BITFIELD(31, 0)
#define EVE_CONTROL__EVE_DMEM_EDADDR_BO__BO__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_CTL__INV   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_CTL__INV             BITFIELD(1, 1)
#define EVE_CONTROL__EVE_WBUF_ED_CTL__INV__POS        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_CTL__EN   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_CTL__EN              BITFIELD(0, 0)
#define EVE_CONTROL__EVE_WBUF_ED_CTL__EN__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_STAT__SYSCONNID   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_STAT__SYSCONNID      BITFIELD(24, 16)
#define EVE_CONTROL__EVE_WBUF_ED_STAT__SYSCONNID__POS 16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_STAT__SYSERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_STAT__SYSERR         BITFIELD(3, 3)
#define EVE_CONTROL__EVE_WBUF_ED_STAT__SYSERR__POS    3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_STAT__DMAERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_STAT__DMAERR         BITFIELD(2, 2)
#define EVE_CONTROL__EVE_WBUF_ED_STAT__DMAERR__POS    2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_STAT__VERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_STAT__VERR           BITFIELD(1, 1)
#define EVE_CONTROL__EVE_WBUF_ED_STAT__VERR__POS      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_STAT__ARP32ERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_STAT__ARP32ERR       BITFIELD(0, 0)
#define EVE_CONTROL__EVE_WBUF_ED_STAT__ARP32ERR__POS  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_EDADDR__ADDR   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_EDADDR__ADDR            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_WBUF_EDADDR__ADDR__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_EDADDR_BO__BO   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_EDADDR_BO__BO           BITFIELD(31, 0)
#define EVE_CONTROL__EVE_WBUF_EDADDR_BO__BO__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_CTL__INV   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_CTL__INV             BITFIELD(1, 1)
#define EVE_CONTROL__EVE_IBUF_ED_CTL__INV__POS        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_CTL__EN   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_CTL__EN              BITFIELD(0, 0)
#define EVE_CONTROL__EVE_IBUF_ED_CTL__EN__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_STAT__SYSCONNID   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_STAT__SYSCONNID      BITFIELD(24, 16)
#define EVE_CONTROL__EVE_IBUF_ED_STAT__SYSCONNID__POS 16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_STAT__SYSERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_STAT__SYSERR         BITFIELD(3, 3)
#define EVE_CONTROL__EVE_IBUF_ED_STAT__SYSERR__POS    3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_STAT__DMAERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_STAT__DMAERR         BITFIELD(2, 2)
#define EVE_CONTROL__EVE_IBUF_ED_STAT__DMAERR__POS    2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_STAT__VERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_STAT__VERR           BITFIELD(1, 1)
#define EVE_CONTROL__EVE_IBUF_ED_STAT__VERR__POS      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_STAT__ARP32ERR   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_STAT__ARP32ERR       BITFIELD(0, 0)
#define EVE_CONTROL__EVE_IBUF_ED_STAT__ARP32ERR__POS  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_EDADDR__ADDR   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_EDADDR__ADDR            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_IBUF_EDADDR__ADDR__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_EDADDR_BO__BO   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_EDADDR_BO__BO           BITFIELD(31, 0)
#define EVE_CONTROL__EVE_IBUF_EDADDR_BO__BO__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_ARP32_DISC_EN__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_ARP32_DISC_EN__ENABLE     BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_ARP32_DISC_EN__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OCPI_DISC_EN__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OCPI_DISC_EN__ENABLE      BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_OCPI_DISC_EN__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS_RAW__EVENT BITFIELD(3, 0)
#define EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS__EVENT   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS__EVENT     BITFIELD(3, 0)
#define EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_SET__ENABLE BITFIELD(3, 0)
#define EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_CLR__ENABLE BITFIELD(3, 0)
#define EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQSTATUS_RAW__EVENT  BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_LCL_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQSTATUS__EVENT   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQSTATUS__EVENT      BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_LCL_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQENABLE_SET__ENABLE BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_LCL_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQENABLE_CLR__ENABLE BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_LCL_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQSTATUS_RAW__EVENT   BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_NMI_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQSTATUS__EVENT   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQSTATUS__EVENT       BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_NMI_IRQSTATUS__EVENT__POS  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQENABLE_SET__ENABLE  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_NMI_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQENABLE_CLR__ENABLE  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_NMI_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQSTATUS_RAW__EVENT  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT4_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQSTATUS__EVENT   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQSTATUS__EVENT      BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT4_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT4_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT4_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQSTATUS_RAW__EVENT  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT5_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQSTATUS__EVENT   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQSTATUS__EVENT      BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT5_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT5_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT5_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQSTATUS_RAW__EVENT  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT6_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQSTATUS__EVENT   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQSTATUS__EVENT      BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT6_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT6_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT6_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQSTATUS_RAW__EVENT  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT7_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQSTATUS__EVENT   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQSTATUS__EVENT      BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT7_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT7_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT7_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_IRQWAKEEN__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_IRQWAKEEN__ENABLE          BITFIELD(15, 0)
#define EVE_CONTROL__ARP32_IRQWAKEEN__ENABLE__POS     0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK0__MMR_LOCK   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK0__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK0__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK1__MMR_LOCK   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK1__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK1__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK2__MMR_LOCK   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK2__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK2__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK3__MMR_LOCK   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK3__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK3__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK4__MMR_LOCK   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK4__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK4__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK5__MMR_LOCK   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK5__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK5__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK6__MMR_LOCK   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK6__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK6__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK7__MMR_LOCK   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK7__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK7__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK8__MMR_LOCK   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK8__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK8__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK9__MMR_LOCK   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK9__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK9__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR_CTL__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR_CTL__ENABLE                 BITFIELD(2, 0)
#define EVE_CONTROL__MISR_CTL__ENABLE__POS            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR_CLEAR__CLEAR   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR_CLEAR__CLEAR                BITFIELD(2, 0)
#define EVE_CONTROL__MISR_CLEAR__CLEAR__POS           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR0_A__SIGNATURE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR0_A__SIGNATURE               BITFIELD(31, 0)
#define EVE_CONTROL__MISR0_A__SIGNATURE__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR0_D__SIGNATURE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR0_D__SIGNATURE               BITFIELD(31, 0)
#define EVE_CONTROL__MISR0_D__SIGNATURE__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR1_A__SIGNATURE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR1_A__SIGNATURE               BITFIELD(31, 0)
#define EVE_CONTROL__MISR1_A__SIGNATURE__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR1_D__SIGNATURE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR1_D__SIGNATURE               BITFIELD(31, 0)
#define EVE_CONTROL__MISR1_D__SIGNATURE__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D0__SIGNATURE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D0__SIGNATURE              BITFIELD(31, 0)
#define EVE_CONTROL__MISR2_D0__SIGNATURE__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D1__SIGNATURE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D1__SIGNATURE              BITFIELD(31, 0)
#define EVE_CONTROL__MISR2_D1__SIGNATURE__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D2__SIGNATURE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D2__SIGNATURE              BITFIELD(31, 0)
#define EVE_CONTROL__MISR2_D2__SIGNATURE__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D3__SIGNATURE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D3__SIGNATURE              BITFIELD(31, 0)
#define EVE_CONTROL__MISR2_D3__SIGNATURE__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IRQ_EOI__LINE_NUMBER         BITFIELD(2, 0)
#define EVE_CONTROL__EVE_IRQ_EOI__LINE_NUMBER__POS    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQSTATUS_RAW__EVENT  BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_OUT_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQSTATUS__EVENT   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQSTATUS__EVENT      BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_OUT_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQENABLE_SET__ENABLE BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_OUT_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQENABLE_CLR__ENABLE BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_OUT_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS__EVENT   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS__EVENT    BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS__EVENT   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS__EVENT    BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS__EVENT   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS__EVENT    BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS__EVENT   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS__EVENT    BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Bitfield description is not available - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        TYPE:WRITE 1 TO CLEAR - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_TEST__VAL   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_TEST__VAL                    BITFIELD(31, 0)
#define EVE_CONTROL__EVE_TEST__VAL__POS               0


/*
 * List of register bitfields values for component EVE_CONTROL
 *
 */


#ifdef __cplusplus
}
#endif
#endif  /* __EVE_CONTROL_CRED_H */
 
