<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: thunderx2.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_6c2c5bdcc18a259193cde7c69e772aae.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">thunderx2.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">namespace </span>optkit::arm::thunderx2{</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;    <span class="keyword">enum</span> thunderx2 : uint64_t {</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;        SW_INCR = 0x00, <span class="comment">// Instruction architecturally executed (condition check pass) software increment</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        L1I_CACHE_REFILL = 0x01, <span class="comment">// Level 1 instruction cache refill</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        L1I_TLB_REFILL = 0x02, <span class="comment">// Level 1 instruction TLB refill</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        L1D_CACHE_REFILL = 0x03, <span class="comment">// Level 1 data cache refill</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        L1D_CACHE = 0x04, <span class="comment">// Level 1 data cache access</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        L1D_TLB_REFILL = 0x05, <span class="comment">// Level 1 data TLB refill</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        LD_RETIRED = 0x06, <span class="comment">// Instruction architecturally executed (condition check pass) - Load</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        ST_RETIRED = 0x07, <span class="comment">// Instruction architecturally executed (condition check pass) - Store</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        INST_RETIRED = 0x08, <span class="comment">// Instruction architecturally executed</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        EXC_TAKEN = 0x09, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        EXC_RETURN = 0x0A, <span class="comment">// Instruction architecturally executed (condition check pass) - Exception return</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        CID_WRITE_RETIRED = 0x0B, <span class="comment">// Instruction architecturally executed (condition check pass) - Write to CONTEXTIDR</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        BR_IMMED_RETIRED = 0x0D, <span class="comment">// Instruction architecturally executed</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        BR_RETURN_RETIRED = 0x0E, <span class="comment">// Instruction architecturally executed (condition check pass) - procedure return</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        UNALIGNED_LDST_RETIRED = 0x0F, <span class="comment">// Instruction architecturally executed (condition check pass)</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        BR_MIS_PRED = 0x10, <span class="comment">// Mispredicted or not predicted branch speculatively executed</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        CPU_CYCLES = 0x11, <span class="comment">// Cycles</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        BR_PRED = 0x12, <span class="comment">// Predictable branch speculatively executed</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        MEM_ACCESS = 0x13, <span class="comment">// Data memory access</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        L1I_CACHE = 0x14, <span class="comment">// Level 1 instruction cache access</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        L1D_CACHE_WB = 0x15, <span class="comment">// Level 1 data cache write-back</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        L2D_CACHE = 0x16, <span class="comment">// Level 2 data cache access</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        L2D_CACHE_REFILL = 0x17, <span class="comment">// Level 2 data cache refill</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        L2D_CACHE_WB = 0x18, <span class="comment">// Level 2 data cache write-back</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        BUS_ACCESS = 0x19, <span class="comment">// Bus access</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        INST_SPEC = 0x1B, <span class="comment">// Instruction speculatively executed</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        TTBR_WRITE_RETIRED = 0x1C, <span class="comment">// Instruction architecturally executed (condition check pass)  Write to translation table base</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        CHAIN = 0x1E, <span class="comment">// For odd-numbered counters</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        L1D_CACHE_ALLOCATE = 0x1F, <span class="comment">// Level 1 data cache allocation without refill</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        L2D_CACHE_ALLOCATE = 0x20, <span class="comment">// Level 2 data/unified cache allocation without refill</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        BR_RETIRED = 0x21, <span class="comment">// Counts all branches on the architecturally executed path that would incur cost if mispredicted</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        BR_MIS_PRED_RETIRED = 0x22, <span class="comment">// Instructions executed</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        STALL_FRONTEND = 0x23, <span class="comment">// Cycle on which no operation issued because there were no operations to issue</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        STALL_BACKEND = 0x24, <span class="comment">// Cycle on which no operation issued due to back-end resources being unavailable</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        L1D_TLB = 0x25, <span class="comment">// Level 1 data TLB access</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        L1I_TLB = 0x26, <span class="comment">// Instruction TLB access</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        L2D_TLB_REFILL = 0x2D, <span class="comment">// Attributable memory-read or attributable memory-write operation that causes a TLB refill</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        L2I_TLB_REFILL = 0x2E, <span class="comment">// Attributable instruction memory access that causes a TLB refill</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        L2D_TLB = 0x2F, <span class="comment">// Attributable memory read operation or attributable memory write operation that causes a TLB access</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        L2I_TLB = 0x30, <span class="comment">// Attributable memory read operation or attributable memory write operation that causes a TLB access</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        L1D_CACHE_RD = 0x40, <span class="comment">// Level 1 data cache access</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        L1D_CACHE_WR = 0x41, <span class="comment">// Level 1 data cache access</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        L1D_CACHE_REFILL_RD = 0x42, <span class="comment">// Level 1 data cache refill</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        L1D_CACHE_REFILL_WR = 0x43, <span class="comment">// Level 1 data cache refill</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        L1D_CACHE_REFILL_INNER = 0x44, <span class="comment">// Level 1 data cache refill</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        L1D_CACHE_REFILL_OUTER = 0x45, <span class="comment">// Level 1 data cache refill</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        L1D_CACHE_WB_VICTIM = 0x46, <span class="comment">// Level 1 data cache write-back</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        L1D_CACHE_WB_CLEAN = 0x47, <span class="comment">// Level 1 data cache write-back</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        L1D_CACHE_INVAL = 0x48, <span class="comment">// Level 1 data cache invalidate</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        L1D_TLB_REFILL_RD = 0x4C, <span class="comment">// Level 1 data TLB read refill</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        L1D_TLB_REFILL_WR = 0x4D, <span class="comment">// Level 1 data TLB write refill</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        L1D_TLB_RD = 0x4E, <span class="comment">// Level 1 data TLB access</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        L1D_TLB_WR = 0x4F, <span class="comment">// Level 1 data TLB access</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        L2D_CACHE_RD = 0x50, <span class="comment">// Level 2 data cache access</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        L2D_CACHE_WR = 0x51, <span class="comment">// Level 2 data cache access</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        L2D_CACHE_REFILL_RD = 0x52, <span class="comment">// Level 2 data cache refill</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        L2D_CACHE_REFILL_WR = 0x53, <span class="comment">// Level 2 data cache refill</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        L2D_CACHE_WB_VICTIM = 0x56, <span class="comment">// Level 2 data cache write-back</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        L2D_CACHE_WB_CLEAN = 0x57, <span class="comment">// Level 2 data cache write-back</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        L2D_CACHE_INVAL = 0x58, <span class="comment">// Level 2 data cache invalidate</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        L2D_TLB_REFILL_RD = 0x5C, <span class="comment">// Level 2 data/unified TLB refill</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        L2D_TLB_REFILL_WR = 0x5D, <span class="comment">// Level 2 data/unified TLB refill</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        L2D_TLB_RD = 0x5E, <span class="comment">// Level 2 data/unified TLB access</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        L2D_TLB_WR = 0x5F, <span class="comment">// Level 2 data/unified TLB access</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        BUS_ACCESS_RD = 0x60, <span class="comment">// Bus access</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        BUS_ACCESS_WR = 0x61, <span class="comment">// Bus access</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        BUS_ACCESS_SHARED = 0x62, <span class="comment">// Bus access</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        BUS_ACCESS_NOT_SHARED = 0x63, <span class="comment">// Bus not normal access</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        BUS_ACCESS_NORMAL = 0x64, <span class="comment">// Bus access</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        BUS_ACCESS_PERIPH = 0x65, <span class="comment">// Bus access</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        MEM_ACCESS_RD = 0x66, <span class="comment">// Data memory access</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        MEM_ACCESS_WR = 0x67, <span class="comment">// Data memory access</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        UNALIGNED_LD_SPEC = 0x68, <span class="comment">// Unaligned access</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        UNALIGNED_ST_SPEC = 0x69, <span class="comment">// Unaligned access</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        UNALIGNED_LDST_SPEC = 0x6A, <span class="comment">// Unaligned access</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        LDREX_SPEC = 0x6C, <span class="comment">// Exclusive operation speculatively executed - LDREX or LDX</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        STREX_PASS_SPEC = 0x6D, <span class="comment">// Exclusive operation speculative executed - STREX or STX pass</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        STREX_FAIL_SPEC = 0x6E, <span class="comment">// Exclusive operation speculative executed - STREX or STX fail</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        STREX_SPEC = 0x6F, <span class="comment">// Exclusive operation speculatively executed - STREX or STX</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        LD_SPEC = 0x70, <span class="comment">// Operation speculatively executed</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        ST_SPEC = 0x71, <span class="comment">// Operation speculatively executed</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        LDST_SPEC = 0x72, <span class="comment">// Operation speculatively executed</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        DP_SPEC = 0x73, <span class="comment">// Operation speculatively executed</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        ASE_SPEC = 0x74, <span class="comment">// Operation speculatively executed</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        VFP_SPEC = 0x75, <span class="comment">// Operation speculatively executed</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        CRYPTO_SPEC = 0x77, <span class="comment">// Operation speculatively executed</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        BR_IMMED_SPEC = 0x78, <span class="comment">// Branch speculatively executed</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        BR_RETURN_SPEC = 0x79, <span class="comment">// Branch speculatively executed</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        BR_INDIRECT_SPEC = 0x7A, <span class="comment">// Branch speculatively executed</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        ISB_SPEC = 0x7C, <span class="comment">// Barrier speculatively executed</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        DSB_SPEC = 0x7D, <span class="comment">// barrier speculatively executed</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        DMB_SPEC = 0x7E, <span class="comment">// Barrier speculatively executed</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        EXC_UNDEF = 0x81, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        EXC_SVC = 0x82, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        EXC_PABORT = 0x83, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        EXC_DABORT = 0x84, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        EXC_IRQ = 0x86, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        EXC_FIQ = 0x87, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        EXC_SMC = 0x88, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        EXC_HVC = 0x8A, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        EXC_TRAP_PABORT = 0x8B, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        EXC_TRAP_DABORT = 0x8C, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        EXC_TRAP_OTHER = 0x8D, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        EXC_TRAP_IRQ = 0x8E, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        EXC_TRAP_FIQ = 0x8F, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        RC_LD_SPEC = 0x90, <span class="comment">// Release consistency instruction speculatively executed (load-acquire)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        RC_ST_SPEC = 0x91, <span class="comment">// Release consistency instruction speculatively executed (store-release)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        L1D_LHS_VANOTP = 0xC1, <span class="comment">// A Load hit store retry</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        L1D_LHS_OVRLAP = 0xC2, <span class="comment">// A Load hit store retry</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        L1D_LHS_VANOSD = 0xC3, <span class="comment">// A Load hit store retry</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        L1D_LHS_FWD = 0xC4, <span class="comment">// A Load hit store forwarding. Load completes</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        L1D_BNKCFL = 0xC6, <span class="comment">// Bank conflict load retry</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        L1D_LSMQ_FULL = 0xC7, <span class="comment">// LSMQ retry</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        L1D_LSMQ_HIT = 0xC8, <span class="comment">// LSMQ hit retry</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        L1D_EXPB_MISS = 0xC9, <span class="comment">// An external probe missed the L1</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        L1D_L2EV_MISS = 0xCA, <span class="comment">// An L2 evict operation missed the L1</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        L1D_EXPB_HITM = 0xCB, <span class="comment">// An external probe hit a modified line in the L1</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        L1D_L2EV_HITM = 0xCC, <span class="comment">// An L2 evict operation hit a modified line in the L1</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        L1D_EXPB_HIT = 0xCD, <span class="comment">// An external probe hit in the L1</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        L1D_L2EV_HIT = 0xCE, <span class="comment">// An L2 evict operation hit in the L1</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        L1D_EXPB_RETRY = 0xCF, <span class="comment">// An external probe hit was retried</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        L1D_L2EV_RETRY = 0xD0, <span class="comment">// An L2 evict operation was retried</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        L1D_ST_RMW = 0xD1, <span class="comment">// A read modify write store was drained and updated the L1</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        L1D_LSMQ00_LDREQ = 0xD2, <span class="comment">// A load has allocated LSMQ entry 0</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        L1D_LSMQ00_LDVLD = 0xD3, <span class="comment">// LSMQ entry 0 was initiated by a load</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        L1D_LSMQ15_STREQ = 0xD4, <span class="comment">// A store was allocated LSMQ entry 15</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        L1D_LSMQ15_STVLD = 0xD5, <span class="comment">// LSMQ entry 15 was initiated by a store</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        L1D_PB_FLUSH = 0xD6, <span class="comment">// LRQ ordering flush</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        BR_COND_MIS_PRED_RETIRED = 0xE0, <span class="comment">// Conditional branch instruction executed</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        BR_IND_MIS_PRED_RETIRED = 0xE1, <span class="comment">// Indirect branch instruction executed</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        BR_RETURN_MIS_PRED_RETIRED = 0xE2, <span class="comment">// Return branch instruction executed</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        OP_RETIRED = 0xE8, <span class="comment">// Uops executed</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        LD_OP_RETIRED = 0xE9, <span class="comment">// Load uops executed</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        ST_OP_RETIRED = 0xEA, <span class="comment">// Store uops executed</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        FUSED_OP_RETIRED = 0xEB, <span class="comment">// Fused uops executed</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        IRQ_MASK = 0xF8, <span class="comment">// Cumulative duration of a PSTATE.I interrupt mask set to 1</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        FIQ_MASK = 0xF9, <span class="comment">// Cumulative duration of a PSTATE.F interrupt mask set to 1</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        SERROR_MASK = 0xFA, <span class="comment">// Cumulative duration of PSTATE.A interrupt mask set to 1</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        WFIWFE_SLEEP = 0x108, <span class="comment">// Number of cycles in which CPU is in low power mode due to WFI/WFE instruction</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        L2TLB_4K_PAGE_MISS = 0x127, <span class="comment">// L2 TLB lookup miss using 4K page size</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        L2TLB_64K_PAGE_MISS = 0x128, <span class="comment">// L2 TLB lookup miss using 64K page size</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        L2TLB_2M_PAGE_MISS = 0x129, <span class="comment">// L2 TLB lookup miss using 2M page size</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        L2TLB_512M_PAGE_MISS = 0x12A, <span class="comment">// L2 TLB lookup miss using 512M page size</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        ISB_EMPTY = 0x150, <span class="comment">// Number of cycles during which micro-op skid-buffer is empty</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        ISB_FULL = 0x151, <span class="comment">// Number of cycles during which micro-op skid-buffer is back-pressuring decode</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        STALL_NOTSELECTED = 0x152, <span class="comment">// Number of cycles during which thread was available for dispatch but not selected</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        ROB_RECYCLE = 0x153, <span class="comment">// Number of cycles in which one or more valid micro-ops did not dispatch due to ROB full</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        ISSQ_RECYCLE = 0x154, <span class="comment">// Number of cycles in which one or more valid micro-ops did not dispatch due to ISSQ full</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        GPR_RECYCLE = 0x155, <span class="comment">// Number of cycles in which one or more valid micro-ops did not dispatch due to GPR full</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        FPR_RECYCLE = 0x156, <span class="comment">// Number of cycles in which one or more valid micro-ops did not dispatch due to FPR full</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        LRQ_RECYCLE = 0x158, <span class="comment">// Number of cycles in which one or more valid micro-ops did not dispatch due to LRQ full</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        SRQ_RECYCLE = 0x159, <span class="comment">// Number of cycles in which one or more valid micro-ops did not dispatch due to SRQ full</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        BSR_RECYCLE = 0x15B, <span class="comment">// Number of cycles in which one or more valid micro-ops did not dispatch due to BSR full</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        UOPSFUSED = 0x164, <span class="comment">// Number of fused micro-ops dispatched</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        L2D_TLBI_INT = 0x20B, <span class="comment">// Internal mmu tlbi cacheops</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        L2D_TLBI_EXT = 0x20C, <span class="comment">// External mmu tlbi cacheops</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        L2D_HWPF_DMD_HIT = 0x218, <span class="comment">// Scu ld/st requests that hit cache or msg for lines brought in by the hardware prefetcher</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        L2D_HWPF_REQ_VAL = 0x219, <span class="comment">// Scu hwpf requests into the pipeline</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        L2D_HWPF_REQ_LD = 0x21A, <span class="comment">// Scu hwpf ld requests into the pipeline</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        L2D_HWPF_REQ_MISS = 0x21B, <span class="comment">// Scu hwpf ld requests that miss</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        L2D_HWPF_NEXT_LINE = 0x21C, <span class="comment">// Scu hwpf next line requests generated</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    };</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;};</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">namespace </span>thunderx2 = optkit::arm::thunderx2;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
