ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\CompileCluster\AppData\Roaming/Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2016.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2023.2/strategies/VDI2016.psg'
source system_project.tcl
# source ../../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
## set required_vivado_version "2023.2"
## if {[info exists ::env(REQUIRED_VIVADO_VERSION)]} {
##   set required_vivado_version $::env(REQUIRED_VIVADO_VERSION)
## } elseif {[info exists REQUIRED_VIVADO_VERSION]} {
##   set required_vivado_version $REQUIRED_VIVADO_VERSION
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {![info exists REQUIRED_QUARTUS_VERSION]} {
##   set REQUIRED_QUARTUS_VERSION "23.2.0"
## }
## set required_lattice_version "2023.2"
## if {[info exists ::env(REQUIRED_LATTICE_VERSION)]} {
##   set required_lattice_version $::env(REQUIRED_LATTICE_VERSION)
## } elseif {[info exists REQUIRED_LATTICE_VERSION]} {
##   set required_lattice_version $REQUIRED_LATTICE_VERSION
## }
## proc get_env_param {name default_value} {
##   if [info exists ::env($name)] {
##     puts "Getting from environment the parameter: $name=$::env($name) "
##     return $::env($name)
##   } else {
##     return $default_value
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_project_xilinx.tcl
## if {[info exists ::env(ADI_USE_OOC_SYNTHESIS)]} {
##   if {[string equal $::env(ADI_USE_OOC_SYNTHESIS) n]} {
##      set ADI_USE_OOC_SYNTHESIS 0
##   } else {
##      set ADI_USE_OOC_SYNTHESIS 1
##   }
## } elseif {![info exists ADI_USE_OOC_SYNTHESIS]} {
##    set ADI_USE_OOC_SYNTHESIS 1
## }
## if {![info exists ::env(ADI_MAX_OOC_JOBS)]} {
##   set ADI_MAX_OOC_JOBS 4
## } else {
##   set ADI_MAX_OOC_JOBS $::env(ADI_MAX_OOC_JOBS)
## }
## set ADI_USE_INCR_COMP 1
## set ADI_POWER_OPTIMIZATION 0
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set p_prcfg_init ""
## set p_prcfg_list ""
## set p_prcfg_status ""
## proc adi_project {project_name {mode 0} {parameter_list {}} } {
## 
##   set device ""
##   set board ""
## 
##   # Determine the device based on the board name
##   if [regexp "_ac701" $project_name] {
##     set device "xc7a200tfbg676-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *ac701*] end]
##   }
##   if [regexp "_kc705" $project_name] {
##     set device "xc7k325tffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kc705*] end]
##   }
##   if [regexp "_vc707" $project_name] {
##     set device "xc7vx485tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc707*] end]
##   }
##   if [regexp "_vcu118" $project_name] {
##     set device "xcvu9p-flga2104-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu118*] end]
##   }
##   if [regexp "_vcu128" $project_name] {
##     set device "xcvu37p-fsvh2892-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu128:part0*] end]
##   }
##   if [regexp "_kcu105" $project_name] {
##     set device "xcku040-ffva1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kcu105*] end]
##   }
##   if [regexp "_zed" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zed*] end]
##   }
##   if [regexp "_coraz7s" $project_name] {
##     set device "xc7z007sclg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_microzed" $project_name] {
##     set device "xc7z010clg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_zc702" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc702*] end]
##   }
##   if [regexp "_zc706" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc706*] end]
##   }
##   if [regexp "_mitx045" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board "not-applicable"
##   }
##   if [regexp "_zcu102" $project_name] {
##     set device "xczu9eg-ffvb1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zcu102*] end]
##   }
##   if [regexp "_zcu106" $project_name] {
##     set device "xczu7ev-ffvc1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zcu106*] end]
##     # dan: There might be boards: 2.4, 2.5 and 2.6 but this finds 2.6
##     puts "found board: $board"
##   }
##   if [regexp "_vmk180_es1" $project_name] {
##     enable_beta_device xcvm*
##     xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
##     xhub::install [xhub::get_xitems xilinx.com:xilinx_board_store:vmk180_es:*] -quiet
##     set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
##     set device "xcvm1802-vsva2197-2MP-e-S-es1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180_es*] end]
##   }
##   if [regexp "_vmk180" $project_name] {
##     set device "xcvm1802-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180*] end]
##   }
##   if [regexp "_vck190" $project_name] {
##     set device "xcvc1902-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vck190*] end]
##   }
##   if [regexp "_vpk180" $project_name] {
##     set device "xcvp1802-lsvc4072-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vpk180*] end]
##   }
##   if [regexp "_vc709" $project_name] {
##     set device "xc7vx690tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc709*] end]
##   }
##   if [regexp "_kv260" $project_name] {
##     set device "xck26-sfvc784-2LV-c"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kv260*] end]
##   }
##   if [regexp "_k26" $project_name] {
##     set device "xck26-sfvc784-2LVI-i"
##     set board [lindex [lsearch -all -inline [get_board_parts] *k26*] end]
##   }
## 
##   adi_project_create $project_name $mode $parameter_list $device $board
## }
## proc adi_project_create {project_name mode parameter_list device {board "not-applicable"}}  {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global ad_project_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global required_vivado_version
##   global IGNORE_VERSION_CHECK
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_USE_INCR_COMP
##   global use_smartconnect
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   ## update the value of $p_device only if it was not already updated elsewhere
##   if {$p_device eq "none"} {
##     set p_device $device
##   }
##   set p_board $board
## 
##   set use_smartconnect 1
##   if [regexp "^xc7z" $p_device] {
##     # SmartConnect has higher resource utilization and worse timing closure on older families
##     set use_smartconnect 0
##   }
## 
##   puts "DAN: p_device is $p_device"
##   if [regexp "^xc7z" $p_device] {
##     set sys_zynq 1
##   } elseif [regexp "^xck26" $p_device] {
##     set sys_zynq 2
##   } elseif [regexp "^xczu7" $p_device]  {
##     puts "Dan: setting sys_zynq 2 for zcu106"
##     set sys_zynq 2
##   } elseif [regexp "^xczu" $p_device]  {
##     set sys_zynq 2
##   } elseif [regexp "^xcv\[ecmph\]" $p_device]  {
##     set sys_zynq 3
##   } else {
##     set sys_zynq 0
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##    if {[info exists ::env(ADI_MATLAB)]} {
##     set ADI_MATLAB 1
##     set actual_project_name "$ad_hdl_dir/vivado_prj"
##     if {$mode != 0} {
##         puts -nonewline "MATLAB builds do not support mode 2"
##         exit 2
##     }
##   } else {
##     set ADI_MATLAB 0
##   }
##   puts "dan: will create project **"
##   puts "    ${actual_project_name}.srcs"
##   if {$mode == 0} {
##      set project_system_dir "${actual_project_name}.srcs/sources_1/bd/system"
##      if {$ADI_MATLAB == 0} {
## # create_project is a vivado tcl command.
## # this tries to delete the fname. fails if it cannot.
##        create_project ${actual_project_name} . -part $p_device -force
##      }
##   } else {
##     set project_system_dir "${actual_project_name}.srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
##   puts "dan: did create project"
##   
##   if {$mode == 1} {
##     file mkdir ${actual_project_name}.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   if {$ADI_MATLAB == 0} {
##     set lib_dirs $ad_hdl_dir/library
##   } else {
##     set lib_dirs [get_property ip_repo_paths [current_fileset]]
##      lappend lib_dirs $ad_hdl_dir/library
##   }
##   if {[info exists ::env(ADI_GHDL_DIR)]} {
##     if {$ad_hdl_dir ne $ad_ghdl_dir} {
##       lappend lib_dirs $ad_ghdl_dir/library
##     }
##   }
## 
##   # Set a common IP cache for all projects
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     if {[file exists $ad_hdl_dir/ipcache] == 0} {
##       file mkdir $ad_hdl_dir/ipcache
##     }
##     config_ip_cache -import_from_project -use_cache_location $ad_hdl_dir/ipcache
##   }
##   puts "dan: setting ip_repo_paths $lib_dirs"
##   # Note: ip_repo_paths = C:/reilly/proj/floodlight/hdl-main/library
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
## 
##   if {![info exists ::env(ADI_DISABLE_MESSAGE_SUPPRESION)]} {
##     source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
##   }
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   # Set parameters of the top level file
##   # Make the same parameters available to system_bd.tcl
##   set proj_params [get_property generic [current_fileset]]
##   foreach {param value} $parameter_list {
##     lappend proj_params $param=$value
##     set ad_project_params($param) $value
##   }
##   set_property generic $proj_params [current_fileset]
## 
##   create_bd_design "system"
##   puts "Dan: just called create_bd_design"
##   puts "   designs are: [get_bd_designs]"
##   puts "   outdir [get_property BD_OUTPUT_DIR [get_bd_designs]]"
##   puts "   sysdir $project_system_dir"
##   # At this point, there exists system.bd
##   puts [exec ls $project_system_dir]
## #  exec ls [get_property BD_OUTPUT_DIR [get_bd_designs]]"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     set_property synth_checkpoint_mode Hierarchical [get_files  $project_system_dir/system.bd]
##   } else {
##     set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   }
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     export_ip_user_files -of_objects [get_files  $project_system_dir/system.bd] -no_script -sync -force -quiet
##     create_ip_run [get_files  $project_system_dir/system.bd]
##   }
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "${actual_project_name}.data/$project_name.hwdef"
##   }
## 
##   if {$ADI_USE_INCR_COMP == 1} {
##     if {[file exists ./reference.dcp]} {
##       set_property incremental_checkpoint ./reference.dcp [get_runs impl_1]
##     }
##   }
## 
## }
## proc adi_project_files {project_name project_files} {
## 
##   foreach pfile $project_files {
##     if {[string range $pfile [expr 1 + [string last . $pfile]] end] == "xdc"} {
##       add_files -norecurse -fileset constrs_1 $pfile
##     } elseif [regexp "_constr.tcl" $pfile] {
##       add_files -norecurse -fileset sources_1 $pfile
##     } else {
##       add_files -norecurse -fileset sources_1 $pfile
##     }
##   }
## 
##   # NOTE: top file name is always system_top
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ad_project_dir
##   global ADI_POWER_OPTIMIZATION
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_MAX_OOC_JOBS
## 
##   puts "dan: adi_project_run"
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##     set ad_project_dir ""
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##     set ad_project_dir "$::env(ADI_PROJECT_DIR)"
##   }
##   if {[info exists ::env(ADI_SKIP_SYNTHESIS)]} {
##     puts "Skipping synthesis"
##     return
##   }
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     launch_runs -jobs $ADI_MAX_OOC_JOBS system_*_synth_1 synth_1
##   } else {
##     launch_runs synth_1
##   }
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file ${ad_project_dir}timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -warn_on_violation -file ${ad_project_dir}timing_impl.log
## 
##   if {[info exists ::env(ADI_GENERATE_UTILIZATION)]} {
##     set csv_file ${ad_project_dir}resource_utilization.csv
##     if {[ catch {
##       xilinx::designutils::report_failfast -csv -file $csv_file -transpose -no_header -ignore_pr -quiet
##       set MMCM [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *MMCM* }]]
##       set PLL [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *PLL* }]]
##       set worst_slack_setup [get_property SLACK [get_timing_paths -setup]]
##       set worst_slack_hold [get_property SLACK [get_timing_paths -hold]]
## 
##       set fileRead [open $csv_file r]
##       set lines [split [read $fileRead] "\n"]
##       set names_line [lindex $lines end-3]
##       set values_line [lindex $lines end-2]
##       close $fileRead
## 
##       set fileWrite [open $csv_file w]
##       puts $fileWrite "$names_line,MMCM*,PLL*,Worst_Setup_Slack,Worst_Hold_Slack"
##       puts $fileWrite "$values_line,$MMCM,$PLL,$worst_slack_setup,$worst_slack_hold"
##       close $fileWrite
##       } issue ] != 0 } {
##         puts "GENERATE_REPORTS: tclapp::xilinx::designutils not installed"
##       }
## 
##       # Define a list of IPs for which to generate report utilization
##       set IP_list {
##         ad_ip_jesd_204_tpl_adc
##         ad_ip_jesd_204_tpl_dac
##         axi_jesd204_rx
##         axi_jesd204_tx
##         jesd204_rx
##         jesd204_tx
##         axi_adxcvr
##         util_adxcvr
##         axi_dmac
##         util_cpack2
##         util_upack2
##       }
## 
##       foreach IP_name $IP_list {
## 	set output_file ${ad_project_dir}${IP_name}_resource_utilization.log
##         file delete $output_file
##         foreach IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $IP_name || REF_NAME =~ $IP_name " ] {
##           report_utilization -hierarchical -hierarchical_depth 1 -cells $IP_instance -file $output_file -append -quiet
##           report_property $IP_instance -file $output_file -append -quiet
##           set report_file [ open $output_file a ]
##           puts $report_file "\n\n\n"
##           close $report_file
##         }
##       }
##     } else {
##     puts "GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set"
##   }
## 
##   ## Extract IP ports and their properties
## 
##   if {[info exists ::env(ADI_EXTRACT_PORTS)]} {
## 
##     set p_output_file ports_properties.txt
## 
##     # Define a list of IPs for which to generate the ports properties and nets report
##     set P_IP_list {
##       util_wfifo
##       util_rfifo
##       util_cpack2
##       util_upack2
##       ad_ip_jesd204_tpl_adc
##       ad_ip_jesd204_tpl_dac
##       rx_fir_decimator
##       tx_fir_interpolator
##       axi_ad9361
##       axi_adrv9009
##     }
## 
##     set fileWrite [open $p_output_file w]
## 
##     foreach P_IP_name $P_IP_list {
##       foreach P_IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $P_IP_name || REF_NAME =~ $P_IP_name " ] {
##         set P_IP_instance_name [regsub -all {i_system_wrapper\/system_i\/} $P_IP_instance {}]
## 	if { [regexp {adc_tpl_core} $P_IP_instance_name] } {
##             set P_IP_INST  [regsub -all {\/adc_tpl_core/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         } elseif { [regexp {dac_tpl_core} $P_IP_instance_name] } {
##             set P_IP_INST  [regsub -all {\/dac_tpl_core/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         } else {
##             set P_IP_INST  [regsub -all {\/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         }
##         puts $fileWrite "\n$P_IP_INST properties: \n"
##         set list_of_IP_ports [ get_bd_pins -of_objects [get_bd_cells $P_IP_INST]]
##         foreach IP_port $list_of_IP_ports {
##           set pin_direction [get_property DIR [get_bd_pins $IP_port]]
##           set pin_path [get_property PATH [get_bd_pins $IP_port]]
##           set pin_path_name  [regsub {\/} $pin_path {}]
##           set left [get_property LEFT [get_bd_pins $IP_port]]
##           set right [get_property RIGHT [get_bd_pins $IP_port]]
##           puts $fileWrite "direction $pin_direction \nMSB $left \nLSB $right \nname $pin_path_name"
##           set net_info [get_bd_nets -of_objects [get_bd_pins $IP_port]]
##           set net_name  [regsub -all {\/} $net_info {}]
##           puts $fileWrite "net $net_name\n"
##         }
##       }
##     }
##     close $fileWrite
## 
##   } else {
##   puts "GENERATE_PORTS_REPORTS: IP ports properties and nets report files won't be generated because ADI_EXTRACT_PORTS env var is not set"
##   }
## 
##   if {[info exists ::env(ADI_GENERATE_XPA)]} {
##     set csv_file ${ad_project_dir}power_analysis.csv
##     set Layers "8to11"
##     set CapLoad "20"
##     set ToggleRate "15.00000"
##     set StatProb "0.500000"
## 
##     set_load $CapLoad [all_outputs]
##     set_operating_conditions -board_layers $Layers
##     set_switching_activity -default_toggle_rate $ToggleRate
##     set_switching_activity -default_static_probability $StatProb
##     set_switching_activity -type lut -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type shift_register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type lut_ram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type dsp -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_rxdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_txdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_output -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_wr_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_bidir_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     report_power -file $csv_file
## 
##     set fileRead [open $csv_file r]
##     set filecontent [read $fileRead]
##     set input_list [split $filecontent "\n"]
## 
##     set TextList [lsearch -all -inline $input_list "*Total On-Chip Power (W)*"]
##     set on_chip_pwr "[lindex [lindex $TextList 0] 6] W"
##     set TextList [lsearch -all -inline $input_list "*Junction Temperature (C)*"]
##     set junction_temp "[lindex [lindex $TextList 0] 5] *C"
##     close $fileRead
## 
##     set fileWrite [open $csv_file w]
##     puts $fileWrite "On-chip_power,Junction_temp"
##     puts $fileWrite "$on_chip_pwr,$junction_temp"
##     close $fileWrite
##   } else {
##     puts "GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set"
##   }
## 
##   # Look for undefined clocks which do not show up in the timing summary
##   set timing_check [check_timing -override_defaults no_clock -no_header -return_string]
##   if {[regexp { (\d+) register} $timing_check -> num_regs]} {
## 
##     if {[info exist num_regs]} {
##       if {$num_regs > 0} {
##         puts "CRITICAL WARNING: There are $num_regs registers with no clocks !!! See no_clock.log for details."
##         check_timing -override_defaults no_clock -verbose -file ${ad_project_dir}no_clock.log
##       }
##     }
## 
##   } else {
##     puts "CRITICAL WARNING: The search for undefined clocks failed !!!"
##   }
## 
##   file mkdir ${actual_project_name}.sdk
## 
##   set timing_string $[report_timing_summary -return_string]
##   if { [string match "*VIOLATED*" $timing_string] == 1 ||
##        [string match "*Timing constraints are not met*" $timing_string] == 1} {
## #      write_hw_platform -fixed -force  -include_bit -file ${actual_project_name}.sdk/system_top_bad_timing.xsa
##     puts "NOTE: Timing Constraints NOT met!"
## #    return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
##   write_hw_platform -fixed -force  -include_bit -file ${actual_project_name}.sdk/system_top.xsa
## 
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
##   global ad_project_dir
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
##   global ad_project_dir
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   # checkpoint for the default design
##   global p_prcfg_init
##   # list of checkpoints with all the PRs integrated into the default design
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## package require math
## set sys_hpc0_interconnect_index -1
## set sys_hpc1_interconnect_index -1
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set sys_mem_clk_index 0
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## set use_smartconnect 1
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
##   # At one point I guess I somehow put util_dacfifo into the xilinx.com repository which was wrong.
##   # Ever after that, get_ipdefs returns a list, which caused create_bd_cell to crash.
##   # where are the repos?  how to delete from them?
## 
## 
##   # first get from the current project's repo:    
##   set ips [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""]
## #    % && REPOSITORY==[get_property ip_repo_paths [current_project]]]
##   if {[llength $ips]>1} {
##     puts "DAN WARN: MULT IPS!"
##     foreach k $ips {
## 	set ip $k
## 	puts "ip $k repo [get_property REPOSITORY $k]"
## 	puts "      vendor [get_property VENDOR $k]"
## 	if {[get_property VENDOR $k]=="Analog Devices"} {
## 	   break
## 	}
##     }
##   } else {
##     set ip $ips
##   }
## 
## #  if {[llength $ips]>1} {
## #    puts "DAN WARN: more than one VLNV"	
## #    set ip [lindex $ips 1]
## #  } else {
## #    set ip [lindex $ips 0]
## #  }
##   puts "  using ip: $ip"
##   set cell [create_bd_cell -type ip -vlnv $ip ${i_name}]
##   puts "  dest: [get_property IP_DIR [get_ips [get_property CONFIG.Component_Name [get_bd_cells ${i_name}]]]]"
##   
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect_int_class {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   # All ports can be handled as pins
##   # if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   # if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   if {!($m_name eq "")} {
##     return [get_property CLASS $m_name]
##   }
## 
##   if {$p_name eq "GND" || $p_name eq "VCC"} {
##     return "const"
##   }
## 
##   return "newnet"
## }
## proc ad_connect_int_get_const {name width} {
##   switch $name {
##     GND {
##       set value 0
##     }
##     VCC {
##       set value [expr (1 << $width) - 1]
##     }
##     default {
##       error "ERROR: ad_connect_int_get_const: Unhandled constant name $name"
##     }
##   }
## 
##   set cell_name "$name\_$width"
## 
##   set cell [get_bd_cells -quiet $cell_name]
##   if {$cell eq ""} {
##     # Create new constant source
##     ad_ip_instance xlconstant $cell_name
##     set cell [get_bd_cells -quiet $cell_name]
##     set_property CONFIG.CONST_WIDTH $width $cell
##     set_property CONFIG.CONST_VAL $value $cell
##   }
## 
##   return $cell
## }
## proc ad_connect_int_width {obj} {
##   if {$obj eq ""} {
##     error "ERROR: ad_connect_int_width: No object provided."
##   }
## 
##   set classname [get_property -quiet CLASS $obj]
##   if {$classname eq ""} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of class-less object: $obj"
##   }
##   if {[string first intf $classname] != -1} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of interface object: $obj ($classname)"
##   }
## 
##   if {([get_property -quiet LEFT $obj] eq "") || ([get_property -quiet RIGHT $obj] eq "")} {
##     return 1
##   }
## 
##   set left [get_property LEFT $obj]
##   set right [get_property RIGHT $obj]
## 
##   set high [::math::max $left $right]
##   set low [::math::min $left $right]
## 
##   return [expr {1 + $high - $low}]
## }
## proc ad_connect {name_a name_b} {
##   set type_a [ad_connect_int_class $name_a]
##   set type_b [ad_connect_int_class $name_b]
## 
##   set obj_a [ad_connect_type $name_a]
##   set obj_b [ad_connect_type $name_b]
## 
##   if {!([string first intf $type_a]+1) != !([string first intf $type_b]+1)} {
##     error "ERROR: ad_connect: Cannot connect non-interface to interface: $name_a ($type_a) <-/-> $name_b ($type_b)"
##   }
## 
##   switch $type_a,$type_b {
##     newnet,newnet {
##       error "ERROR: ad_connect: Cannot create connection between two new nets: $name_a <-/-> $name_b"
##     }
##     const,const {
##       error "ERROR: ad_connect: Cannot connect constant to constant: $name_a <-/-> $name_b"
##     }
##     bd_net,bd_net -
##     bd_intf_net,bd_intf_net {
##       error "ERROR: ad_connect: Cannot connect (intf) net to (intf) net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     bd_net,newnet -
##     newnet,bd_net {
##       error "ERROR: ad_connect: Cannot connect existing net to new net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     const,newnet -
##     newnet,const {
##       error "ERROR: ad_connect: Cannot connect new network to constant, instead you should connect to the constant directly: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
## 
##     bd_pin,bd_pin {
##       connect_bd_net $obj_a $obj_b
##       puts "connect_bd_net $obj_a $obj_b"
##       return
##     }
##     bd_net,bd_pin {
##       connect_bd_net -net $obj_a $obj_b
##       puts "connect_bd_net -net $obj_a $obj_b"
##       return
##     }
##     bd_pin,bd_net {
##       connect_bd_net -net $obj_b $obj_a
##       puts "connect_bd_net -net $obj_b $obj_a"
##       return
##     }
##     bd_pin,newnet {
##       connect_bd_net -net $name_b $obj_a
##       puts "connect_bd_net -net $name_b $obj_a"
##       return
##     }
##     newnet,bd_pin {
##       connect_bd_net -net $name_a $obj_b
##       puts "connect_bd_net -net $name_a $obj_b"
##       return
##     }
##     bd_intf_pin,bd_intf_pin {
##       connect_bd_intf_net $obj_a $obj_b
##       puts "connect_bd_intf_net $obj_a $obj_b"
##       return
##     }
##     const,bd_pin -
##     const,bd_net {
##       # Handled after the switch statement
##     }
##     bd_net,const -
##     bd_pin,const {
##       # Swap vars
##       set tmp $obj_a
##       set obj_a $obj_b
##       set obj_b $tmp
##       set tmp $name_a
##       set name_a $name_b
##       set name_b $tmp
##       # Handled after the switch statement
##     }
##     default {
##       error "ERROR: ad_connect: Cannot connect, case unhandled: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##   }
## 
##   # Continue working on nets that connect to constant. obj_b is the net/pin
##   set width [ad_connect_int_width $obj_b]
##   set cell [ad_connect_int_get_const $name_a $width]
##   connect_bd_net [get_bd_pin $cell/dout] $obj_b
##   puts "connect_bd_net [get_bd_pin $cell/dout] $obj_b"
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {link_clk {}} {device_clk {}} {num_of_max_lanes -1} {partial_lane_map {}} {connect_empty_lanes 1}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
##   set xcvr_type [get_property CONFIG.XCVR_TYPE [get_bd_cells $u_xcvr]]
## 
##   set link_mode_u [get_property CONFIG.LINK_MODE [get_bd_cells $u_xcvr]]
##   set link_mode_a [get_property CONFIG.LINK_MODE [get_bd_cells $a_xcvr]]
## 
##   if {$link_mode_u != $link_mode_a} {
##      puts "CRITICAL WARNING: LINK_MODE parameter mismatch between $u_xcvr ($link_mode_u) and $a_xcvr ($link_mode_a)"
##   }
##   set link_mode $link_mode_u
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   set no_of_lanes [get_property CONFIG.NUM_LANES [get_bd_cells $a_jesd/$txrx]]
##   set max_no_of_lanes $no_of_lanes
## 
##   if {$num_of_max_lanes != -1} {
##     set max_no_of_lanes $num_of_max_lanes
##   }
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   set use_2x_clk 0
##   if {$link_clk == {}} {
##     # For 204C modes on GTH a 2x clock is required to drive the PCS
##     # In such case set the xcvr out clock to be the double of the lane rate/66(40)
##     # and use the secondary div2 clock output for the link clock
##     if {$link_mode == 2 && ($xcvr_type == 5 || $xcvr_type == 8)} {
##       set link_clk ${u_xcvr}/${txrx}_out_clk_div2_${index}
##       set link_clk_2x ${u_xcvr}/${txrx}_out_clk_${index}
##       set use_2x_clk 1
##     } else {
##       if {$partial_lane_map != {}} {
##         set cur_index [lindex $partial_lane_map $index]
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${cur_index}
##       } else {
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${index}
##       }
##     }
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${link_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {$device_clk == {}} {
##     set device_clk $link_clk
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   if {$partial_lane_map != {}} {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set phys_lane [lindex $partial_lane_map $n]
## 
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
##     }
##     if {$connect_empty_lanes == 1} {
##       for {set n 0} {$n < $max_no_of_lanes} {incr n} {
## 
##         set m [expr ($n + $index)]
## 
##         if {$lane_map != {}} {
##           set phys_lane [lindex $lane_map $n]
##         } else {
##           set phys_lane $m
##         }
## 
##         if {$tx_or_rx_n == 0} {
##           ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##         }
## 
##         if {(($n%4) == 0) && ($qpll_enable == 1)} {
##           ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##         }
##         ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##         ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##         if {$use_2x_clk == 1} {
##           ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##         }
## 
##         create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##         create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##         ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##         ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##       }
##     } else {
##       ## Do nothing, the connections will be done manually
##     }
## 
##   } else {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
## 
##       if {(($n%4) == 0) && ($qpll_enable == 1)} {
##         ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##       }
##       ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##       if {$use_2x_clk == 1} {
##         ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##       }
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##     }
## 
##     for {set n $no_of_lanes} {$n < $max_no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
## 
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
## 
##       if {$tx_or_rx_n == 0} {
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
## 	    ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
## 	}
##       }
##     }
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     if {$link_mode == 1} {
##       ad_connect  ${a_jesd}/sync $m_sync
##     }
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
##     ad_connect  ${link_clk} ${a_jesd}/link_clk
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $max_no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $max_no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hpc0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC0" $p_clk $p_name}
## }
## proc ad_mem_hpc1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC1" $p_clk $p_name}
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hpc0_interconnect_index
##   global sys_hpc1_interconnect_index
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
##   global sys_mem_clk_index
##   global use_smartconnect
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   set connect_type "smartconnect"
##   if {$use_smartconnect == 0} {
##     set connect_type "axi_interconnect"
##   }
##   puts "DAN: ad_mem_hpx_interconnect: connect_type $connect_type"
## 
##   if {$p_sel eq "SIM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance $connect_type axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells ddr_axi_vip]]
##   }
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance $connect_type axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl] -filter "USAGE == memory"]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HPC0") && ($sys_zynq == 2)} {
##     if {$sys_hpc0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP0 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI0_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hpc0_interconnect
##     }
##     set m_interconnect_index $sys_hpc0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP0/HPC0_DDR_*]
##   }
## 
##   if {($p_sel eq "HPC1") && ($sys_zynq == 2)} {
##     if {$sys_hpc1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP1 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI1_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hpc1_interconnect
##     }
##     set m_interconnect_index $sys_hpc1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP1/HPC1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP2/HP0_DDR_*]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP3/HP1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP4/HP2_DDR_*]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP5/HP3_DDR_*]
##   }
## 
##   if {$p_sel eq "NOC"} {
##     set m_interconnect_index [get_property CONFIG.NUM_SI [get_bd_cells axi_noc_0]]
##     set m_interconnect_cell [get_bd_cells axi_noc_0]
##     set m_addr_seg [get_bd_addr_segs  axi_noc_0/S[format "%02s" [expr $m_interconnect_index +1]]_AXI/C0_DDR_LOW0]
##     set sys_mem_clk_index [expr [get_property CONFIG.NUM_CLKS [get_bd_cells axi_noc_0]]-1]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$use_smartconnect == 0} {
##       ad_connect $p_rst $m_interconnect_cell/M00_ARESETN
##       ad_connect $p_clk $m_interconnect_cell/M00_ACLK
##     }
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
## 
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     if {$use_smartconnect == 1} {
##       set clk_index [lsearch [get_bd_nets -of_object [get_bd_pins $m_interconnect_cell/ACLK*]] [get_bd_nets $p_clk]]
##       if { $clk_index == -1 } {
##           incr sys_mem_clk_index
##           set_property CONFIG.NUM_CLKS [expr $sys_mem_clk_index +1] $m_interconnect_cell
##           ad_connect $p_clk $m_interconnect_cell/ACLK$sys_mem_clk_index
##           set asocc_clk_pin  $m_interconnect_cell/ACLK$sys_mem_clk_index
##       } else {
##         set asocc_clk_pin [lindex [get_bd_pins $m_interconnect_cell/ACLK*] $clk_index]
##       }
##     } else {
##       ad_connect $p_rst $m_interconnect_cell/${i_str}_ARESETN
##       ad_connect $p_clk $m_interconnect_cell/${i_str}_ACLK
##     }
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
## 
##     if {$p_sel eq "NOC"} {
##       set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} }] [get_bd_intf_pins /axi_noc_0/${i_str}_AXI]
##       # Add the new bus as associated to the clock pin, append new if other exists
##       set clk_asoc_port [get_property CONFIG.ASSOCIATED_BUSIF [get_bd_pins $asocc_clk_pin]]
##       if {$clk_asoc_port != {}} {
##        set clk_asoc_port ${clk_asoc_port}:
##       }
##       set_property -dict [list CONFIG.ASSOCIATED_BUSIF ${clk_asoc_port}${i_str}_AXI] [get_bd_pins $asocc_clk_pin]
##     }
## 
##     set mem_mapped ""
##     if {$p_sel eq "MEM"} {
##       # Search a DDR segment that is at least 16MB
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *DLMB*} -of [get_bd_cells /sys_mb]]] -regexp -filter {NAME=~ ".*ddr.*" && RANGE=~".*0{6}$"}]
##     }
##     if {$p_sel eq "SIM"} {
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *M_AXI*} -of [get_bd_cells /mng_axi_vip]]] -filter {NAME=~ *DDR* || NAME=~ *ddr*}]
##     }
## 
##     if {$mem_mapped eq ""} {
##       assign_bd_address $m_addr_seg
##     } else {
##       assign_bd_address -offset [get_property OFFSET $mem_mapped] \
##                         -range  [get_property RANGE $mem_mapped] $m_addr_seg
##     }
##   }
## 
##   if {($use_smartconnect == 0) && ($m_interconnect_index > 1)} {
##     set_property CONFIG.STRATEGY {2} $m_interconnect_cell
##   }
## 
##   if {$p_sel eq "SIM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC0"} {set sys_hpc0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC1"} {set sys_hpc1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_hpmx_interconnect {p_sel p_address p_name {p_intf_name {}}} {
## 
##   global sys_zynq
##   global use_smartconnect
## 
##   set interconnect_name [format "axi_%s_interconnect" [string tolower $p_sel]]
## 
##   if {[catch {
##     set interconnect_index [get_property CONFIG.NUM_MI [get_bd_cells $interconnect_name]]
##   } err]} {
##     set interconnect_index 0
##   }
##   set i_str [format "M%02d" $interconnect_index]
## 
##   if {$i_str eq "M00"} {
## 
##     if {$use_smartconnect == 1} {
##       ad_ip_instance smartconnect $interconnect_name [ list \
##         NUM_MI 1 \
##         NUM_SI 1 \
##       ]
##       ad_connect sys_cpu_clk $interconnect_name/aclk
##       ad_connect sys_cpu_resetn $interconnect_name/aresetn
##     } else {
##       ad_ip_instance axi_interconnect $interconnect_name
##       ad_connect sys_cpu_clk $interconnect_name/ACLK
##       ad_connect sys_cpu_clk $interconnect_name/S00_ACLK
##       ad_connect sys_cpu_resetn $interconnect_name/ARESETN
##       ad_connect sys_cpu_resetn $interconnect_name/S00_ARESETN
##     }
## 
##     if {$sys_zynq == 3} {
##       ad_connect sys_cpu_clk sys_cips/m_axi_fpd_aclk
##       ad_connect $interconnect_name/S00_AXI sys_cips/M_AXI_FPD
##     } elseif {($p_sel eq "HPM0_FPD") && ($sys_zynq == 2)} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_fpd_aclk
##       ad_connect $interconnect_name/S00_AXI sys_ps8/M_AXI_HPM0_FPD
##     } elseif {($p_sel eq "HPM1_FPD") && ($sys_zynq == 2)} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm1_fpd_aclk
##       ad_connect $interconnect_name/S00_AXI sys_ps8/M_AXI_HPM1_FPD
##     } elseif {($p_sel eq "HPM0_LPD") && ($sys_zynq == 2)} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect $interconnect_name/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     } elseif {($p_sel eq "GP0") && ($sys_zynq == 1)} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect $interconnect_name/S00_AXI sys_ps7/M_AXI_GP0
##     } elseif {($p_sel eq "GP1") && ($sys_zynq == 1)} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP1_ACLK
##       ad_connect $interconnect_name/S00_AXI sys_ps7/M_AXI_GP1
##     } elseif {$sys_zynq == 0} {
##       ad_connect $interconnect_name/S00_AXI sys_mb/M_AXI_DP
##     } elseif {$sys_zynq == -1} {
##       ad_connect $interconnect_name/S00_AXI mng_axi_vip/M_AXI
##     }
##   }
## 
##   if {$sys_zynq == 3} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces /sys_cips/M_AXI_FPD]
##   }
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
##   if {$sys_zynq == -1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces mng_axi_vip/Master_AXI]
##   }
## 
##   set interconnect_index [expr $interconnect_index + 1]
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter \
##     "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0 && NAME =~ *$p_intf_name*"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $interconnect_index [get_bd_cells $interconnect_name]
## 
##   if {$use_smartconnect == 0} {
##     ad_connect sys_cpu_clk $interconnect_name/${i_str}_ACLK
##     ad_connect sys_cpu_resetn $interconnect_name/${i_str}_ARESETN
##   }
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect $interconnect_name/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of [get_bd_addr_spaces -of [get_bd_intf_pins -filter "NAME=~ *${p_intf_name}*" -of $p_hier_cell]]]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 3} {
##         if {($p_address >= 0x44000000) && ($p_address <= 0x4fffffff)} {
##           # place axi peripherics in A400_0000-AFFF_FFFF range
##           set p_address [expr ($p_address + 0x60000000)]
##         } elseif {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           # place axi peripherics in B000_0000-BFFF_FFFF range
##           set p_address [expr ($p_address + 0x40000000)]
##         } else {
##           error "ERROR: ad_cpu_interconnect : Cannot map ($p_address) to aperture, \
##                 Addess out of range 0x4400_0000 - 0X4FFF_FFFF; 0x7000_0000 - 0X7FFF_FFFF !"
##         }
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       puts "create_bd_addr_seg -range $p_seg_range -offset $p_address $sys_addr_cntrl_space $p_seg_name SEG_data_$p_name"
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interconnect {p_address p_name {p_intf_name {}}} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == -1} {
##     ad_hpmx_interconnect "AXI"      $p_address $p_name $p_intf_name
##   } elseif {$sys_zynq ==  0} {
##     ad_hpmx_interconnect "DP"       $p_address $p_name $p_intf_name
##   } elseif {$sys_zynq ==  1} {
##     ad_hpmx_interconnect "GP0"      $p_address $p_name $p_intf_name
##   } elseif {$sys_zynq ==  2} {
##     ad_hpmx_interconnect "HPM0_LPD" $p_address $p_name $p_intf_name
##   } elseif {$sys_zynq ==  3} {
##     ad_hpmx_interconnect "FPD"      $p_address $p_name $p_intf_name
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq <= 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {$sys_zynq == 3} {
##    if {$p_index < 0 || $p_index > 15} {
##       error "ERROR: ad_cpu_interrupt : Interrupt index ($p_index) out of range 0-15 "
##     }
##     ad_connect $p_name sys_cips/pl_ps_irq$p_index
##   }
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
# adi_project daq3_zcu106 0 [list \
#   RX_JESD_M    [get_env_param RX_JESD_M    2 ] \
#   RX_JESD_L    [get_env_param RX_JESD_L    4 ] \
#   RX_JESD_S    [get_env_param RX_JESD_S    1 ] \
#   TX_JESD_M    [get_env_param TX_JESD_M    2 ] \
#   TX_JESD_L    [get_env_param TX_JESD_L    4 ] \
#   TX_JESD_S    [get_env_param TX_JESD_S    1 ] \
# ]
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
get_board_parts: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 478.629 ; gain = 180.426
found board: xilinx.com:zcu106:part0:2.6
DAN: p_device is xczu7ev-ffvc1156-2-e
Dan: setting sys_zynq 2 for zcu106
dan: will create project **
    daq3_zcu106.srcs
dan: did create project
dan: setting ip_repo_paths C:/reilly/proj/floodlight/hdl-main/library
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/reilly/proj/floodlight/hdl-main/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Synth 8-2490} -new_severity WARNING
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : <C:\reilly\proj\floodlight\hdl-main\projects\daq3\zcu106\daq3_zcu106.srcs\sources_1\bd\system\system.bd> 
Dan: just called create_bd_design
   designs are: system
   outdir C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system
   sysdir daq3_zcu106.srcs/sources_1/bd/system
system.bd
## set adc_fifo_address_width 16
## set dac_fifo_address_width 16
## source $ad_hdl_dir/projects/common/zcu106/zcu106_system_bd.tcl
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main
### create_bd_port -dir O -from 2 -to 0 spi0_csn
### create_bd_port -dir O spi0_sclk
### create_bd_port -dir O spi0_mosi
### create_bd_port -dir I spi0_miso
### create_bd_port -dir O -from 2 -to 0 spi1_csn
### create_bd_port -dir O spi1_sclk
### create_bd_port -dir O spi1_mosi
### create_bd_port -dir I spi1_miso
### create_bd_port -dir I -from 20 -to 0 gpio_i
### create_bd_port -dir O -from 20 -to 0 gpio_o
### create_bd_port -dir O -from 20 -to 0 gpio_t
### ad_ip_instance zynq_ultra_ps_e sys_ps8
  using ip: xilinx.com:ip:zynq_ultra_ps_e:3.5
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 690.441 ; gain = 171.613
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_sys_ps8_0
### apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e \
###   -config {apply_board_preset 1}  [get_bd_cells sys_ps8]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__PSS_REF_CLK__FREQMHZ 33.333333333
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__M_AXI_GP0 0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__M_AXI_GP1 0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__M_AXI_GP2 1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__MAXIGP2__DATA_WIDTH 32
### ad_ip_parameter sys_ps8 CONFIG.PSU__FPGA_PL0_ENABLE 1
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL}
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ 100
### ad_ip_parameter sys_ps8 CONFIG.PSU__FPGA_PL1_ENABLE 1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__FPGA_PL2_ENABLE 1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {IOPLL}
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ 250
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {IOPLL}
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ 500
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__IRQ0 1
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__IRQ1 1
### ad_ip_parameter sys_ps8 CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE 1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__GPIO_EMIO_WIDTH 21
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### set_property -dict [list \
###   CONFIG.PSU__SPI0__PERIPHERAL__ENABLE 1 \
###   CONFIG.PSU__SPI0__PERIPHERAL__IO {EMIO} \
###   CONFIG.PSU__SPI0__GRP_SS1__ENABLE 1 \
###   CONFIG.PSU__SPI0__GRP_SS2__ENABLE 1 \
###   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ 100 \
###   CONFIG.PSU__SPI1__PERIPHERAL__ENABLE 1 \
###   CONFIG.PSU__SPI1__PERIPHERAL__IO EMIO \
###   CONFIG.PSU__SPI1__GRP_SS1__ENABLE 1 \
###   CONFIG.PSU__SPI1__GRP_SS2__ENABLE 1 \
###   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ 100 \
### ] [get_bd_cells sys_ps8]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_instance proc_sys_reset sys_rstgen
  using ip: xilinx.com:ip:proc_sys_reset:5.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_sys_rstgen_0
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance proc_sys_reset sys_250m_rstgen
  using ip: xilinx.com:ip:proc_sys_reset:5.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0
### ad_ip_parameter sys_250m_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance proc_sys_reset sys_500m_rstgen
  using ip: xilinx.com:ip:proc_sys_reset:5.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0
### ad_ip_parameter sys_500m_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_connect  sys_cpu_clk sys_ps8/pl_clk0
connect_bd_net -net sys_cpu_clk /sys_ps8/pl_clk0
### ad_connect  sys_250m_clk sys_ps8/pl_clk1
connect_bd_net -net sys_250m_clk /sys_ps8/pl_clk1
### ad_connect  sys_500m_clk sys_ps8/pl_clk2
connect_bd_net -net sys_500m_clk /sys_ps8/pl_clk2
### ad_connect  sys_ps8/pl_resetn0 sys_rstgen/ext_reset_in
connect_bd_net /sys_ps8/pl_resetn0 /sys_rstgen/ext_reset_in
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_ps8/pl_resetn0 sys_250m_rstgen/ext_reset_in
connect_bd_net /sys_ps8/pl_resetn0 /sys_250m_rstgen/ext_reset_in
### ad_connect  sys_250m_clk sys_250m_rstgen/slowest_sync_clk
connect_bd_net -net /sys_250m_clk /sys_250m_rstgen/slowest_sync_clk
### ad_connect  sys_ps8/pl_resetn0 sys_500m_rstgen/ext_reset_in
connect_bd_net /sys_ps8/pl_resetn0 /sys_500m_rstgen/ext_reset_in
### ad_connect  sys_500m_clk sys_500m_rstgen/slowest_sync_clk
connect_bd_net -net /sys_500m_clk /sys_500m_rstgen/slowest_sync_clk
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
connect_bd_net -net sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
connect_bd_net -net sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_250m_reset sys_250m_rstgen/peripheral_reset
connect_bd_net -net sys_250m_reset /sys_250m_rstgen/peripheral_reset
### ad_connect  sys_250m_resetn sys_250m_rstgen/peripheral_aresetn
connect_bd_net -net sys_250m_resetn /sys_250m_rstgen/peripheral_aresetn
### ad_connect  sys_500m_reset sys_500m_rstgen/peripheral_reset
connect_bd_net -net sys_500m_reset /sys_500m_rstgen/peripheral_reset
### ad_connect  sys_500m_resetn sys_500m_rstgen/peripheral_aresetn
connect_bd_net -net sys_500m_resetn /sys_500m_rstgen/peripheral_aresetn
### set sys_cpu_clk            [get_bd_nets sys_cpu_clk]
### set sys_dma_clk            [get_bd_nets sys_250m_clk]
### set sys_iodelay_clk        [get_bd_nets sys_500m_clk]
### set  sys_cpu_reset         [get_bd_nets sys_cpu_reset]
### set  sys_cpu_resetn        [get_bd_nets sys_cpu_resetn]
### set  sys_dma_reset         [get_bd_nets sys_250m_reset]
### set  sys_dma_resetn        [get_bd_nets sys_250m_resetn]
### set  sys_iodelay_reset     [get_bd_nets sys_500m_reset]
### set  sys_iodelay_resetn    [get_bd_nets sys_500m_resetn]
### report_property [get_bd_cells sys_ps8]
Property                                               Type     Read-only  Value
ALLOWED_SIM_MODELS                                     string*  true       rtl tlm
CLASS                                                  string   true       bd_cell
CONFIG.CAN0_BOARD_INTERFACE                            string   false      custom
CONFIG.CAN1_BOARD_INTERFACE                            string   false      custom
CONFIG.CSU_BOARD_INTERFACE                             string   false      custom
CONFIG.Component_Name                                  string   true       system_sys_ps8_0
CONFIG.DP_BOARD_INTERFACE                              string   false      custom
CONFIG.GEM0_BOARD_INTERFACE                            string   false      custom
CONFIG.GEM1_BOARD_INTERFACE                            string   false      custom
CONFIG.GEM2_BOARD_INTERFACE                            string   false      custom
CONFIG.GEM3_BOARD_INTERFACE                            string   false      custom
CONFIG.GPIO_BOARD_INTERFACE                            string   false      custom
CONFIG.IIC0_BOARD_INTERFACE                            string   false      custom
CONFIG.IIC1_BOARD_INTERFACE                            string   false      custom
CONFIG.NAND_BOARD_INTERFACE                            string   false      custom
CONFIG.PCIE_BOARD_INTERFACE                            string   false      custom
CONFIG.PJTAG_BOARD_INTERFACE                           string   false      custom
CONFIG.PMU_BOARD_INTERFACE                             string   false      custom
CONFIG.PSU_BANK_0_IO_STANDARD                          string   false      LVCMOS18
CONFIG.PSU_BANK_1_IO_STANDARD                          string   false      LVCMOS18
CONFIG.PSU_BANK_2_IO_STANDARD                          string   false      LVCMOS18
CONFIG.PSU_BANK_3_IO_STANDARD                          string   false      LVCMOS33
CONFIG.PSU_DDR_RAM_HIGHADDR                            string   false      0xFFFFFFFF
CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET                     string   false      0x800000000
CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET                      string   false      0x80000000
CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN                       string   false      1
CONFIG.PSU_IMPORT_BOARD_PRESET                         string   false      
CONFIG.PSU_MIO_0_DIRECTION                             string   false      out
CONFIG.PSU_MIO_0_DRIVE_STRENGTH                        string   false      12
CONFIG.PSU_MIO_0_INPUT_TYPE                            string   false      cmos
CONFIG.PSU_MIO_0_POLARITY                              string   false      Default
CONFIG.PSU_MIO_0_PULLUPDOWN                            string   false      pullup
CONFIG.PSU_MIO_0_SLEW                                  string   false      fast
CONFIG.PSU_MIO_1_DIRECTION                             string   false      inout
CONFIG.PSU_MIO_1_DRIVE_STRENGTH                        string   false      12
CONFIG.PSU_MIO_1_INPUT_TYPE                            string   false      cmos
CONFIG.PSU_MIO_1_POLARITY                              string   false      Default
CONFIG.PSU_MIO_1_PULLUPDOWN                            string   false      pullup
CONFIG.PSU_MIO_1_SLEW                                  string   false      fast
CONFIG.PSU_MIO_2_DIRECTION                             string   false      inout
CONFIG.PSU_MIO_2_DRIVE_STRENGTH                        string   false      12
CONFIG.PSU_MIO_2_INPUT_TYPE                            string   false      cmos
CONFIG.PSU_MIO_2_POLARITY                              string   false      Default
CONFIG.PSU_MIO_2_PULLUPDOWN                            string   false      pullup
CONFIG.PSU_MIO_2_SLEW                                  string   false      fast
CONFIG.PSU_MIO_3_DIRECTION                             string   false      inout
CONFIG.PSU_MIO_3_DRIVE_STRENGTH                        string   false      12
CONFIG.PSU_MIO_3_INPUT_TYPE                            string   false      cmos
CONFIG.PSU_MIO_3_POLARITY                              string   false      Default
CONFIG.PSU_MIO_3_PULLUPDOWN                            string   false      pullup
CONFIG.PSU_MIO_3_SLEW                                  string   false      fast
CONFIG.PSU_MIO_4_DIRECTION                             string   false      inout
CONFIG.PSU_MIO_4_DRIVE_STRENGTH                        string   false      12
CONFIG.PSU_MIO_4_INPUT_TYPE                            string   false      cmos
CONFIG.PSU_MIO_4_POLARITY                              string   false      Default
CONFIG.PSU_MIO_4_PULLUPDOWN                            string   false      pullup
CONFIG.PSU_MIO_4_SLEW                                  string   false      fast
CONFIG.PSU_MIO_5_DIRECTION                             string   false      out
CONFIG.PSU_MIO_5_DRIVE_STRENGTH                        string   false      12
CONFIG.PSU_MIO_5_INPUT_TYPE                            string   false      cmos
CONFIG.PSU_MIO_5_POLARITY                              string   false      Default
CONFIG.PSU_MIO_5_PULLUPDOWN                            string   false      pullup
CONFIG.PSU_MIO_5_SLEW                                  string   false      fast
CONFIG.PSU_MIO_6_DIRECTION                             string   false      out
CONFIG.PSU_MIO_6_DRIVE_STRENGTH                        string   false      12
CONFIG.PSU_MIO_6_INPUT_TYPE                            string   false      cmos
CONFIG.PSU_MIO_6_POLARITY                              string   false      Default
CONFIG.PSU_MIO_6_PULLUPDOWN                            string   false      pullup
CONFIG.PSU_MIO_6_SLEW                                  string   false      fast
CONFIG.PSU_MIO_7_DIRECTION                             string   false      out
CONFIG.PSU_MIO_7_DRIVE_STRENGTH                        string   false      12
CONFIG.PSU_MIO_7_INPUT_TYPE                            string   false      cmos
CONFIG.PSU_MIO_7_POLARITY                              string   false      Default
CONFIG.PSU_MIO_7_PULLUPDOWN                            string   false      pullup
CONFIG.PSU_MIO_7_SLEW                                  string   false      fast
CONFIG.PSU_MIO_8_DIRECTION                             string   false      inout
CONFIG.PSU_MIO_8_DRIVE_STRENGTH                        string   false      12
CONFIG.PSU_MIO_8_INPUT_TYPE                            string   false      cmos
CONFIG.PSU_MIO_8_POLARITY                              string   false      Default
CONFIG.PSU_MIO_8_PULLUPDOWN                            string   false      pullup
CONFIG.PSU_MIO_8_SLEW                                  string   false      fast
CONFIG.PSU_MIO_9_DIRECTION                             string   false      inout
CONFIG.PSU_MIO_9_DRIVE_STRENGTH                        string   false      12
CONFIG.PSU_MIO_9_INPUT_TYPE                            string   false      cmos
CONFIG.PSU_MIO_9_POLARITY                              string   false      Default
CONFIG.PSU_MIO_9_PULLUPDOWN                            string   false      pullup
CONFIG.PSU_MIO_9_SLEW                                  string   false      fast
CONFIG.PSU_MIO_10_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_10_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_10_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_10_POLARITY                             string   false      Default
CONFIG.PSU_MIO_10_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_10_SLEW                                 string   false      fast
CONFIG.PSU_MIO_11_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_11_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_11_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_11_POLARITY                             string   false      Default
CONFIG.PSU_MIO_11_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_11_SLEW                                 string   false      fast
CONFIG.PSU_MIO_12_DIRECTION                            string   false      out
CONFIG.PSU_MIO_12_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_12_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_12_POLARITY                             string   false      Default
CONFIG.PSU_MIO_12_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_12_SLEW                                 string   false      fast
CONFIG.PSU_MIO_13_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_13_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_13_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_13_POLARITY                             string   false      Default
CONFIG.PSU_MIO_13_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_13_SLEW                                 string   false      fast
CONFIG.PSU_MIO_14_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_14_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_14_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_14_POLARITY                             string   false      Default
CONFIG.PSU_MIO_14_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_14_SLEW                                 string   false      fast
CONFIG.PSU_MIO_15_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_15_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_15_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_15_POLARITY                             string   false      Default
CONFIG.PSU_MIO_15_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_15_SLEW                                 string   false      fast
CONFIG.PSU_MIO_16_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_16_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_16_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_16_POLARITY                             string   false      Default
CONFIG.PSU_MIO_16_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_16_SLEW                                 string   false      fast
CONFIG.PSU_MIO_17_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_17_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_17_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_17_POLARITY                             string   false      Default
CONFIG.PSU_MIO_17_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_17_SLEW                                 string   false      fast
CONFIG.PSU_MIO_18_DIRECTION                            string   false      in
CONFIG.PSU_MIO_18_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_18_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_18_POLARITY                             string   false      Default
CONFIG.PSU_MIO_18_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_18_SLEW                                 string   false      fast
CONFIG.PSU_MIO_19_DIRECTION                            string   false      out
CONFIG.PSU_MIO_19_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_19_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_19_POLARITY                             string   false      Default
CONFIG.PSU_MIO_19_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_19_SLEW                                 string   false      fast
CONFIG.PSU_MIO_20_DIRECTION                            string   false      out
CONFIG.PSU_MIO_20_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_20_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_20_POLARITY                             string   false      Default
CONFIG.PSU_MIO_20_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_20_SLEW                                 string   false      fast
CONFIG.PSU_MIO_21_DIRECTION                            string   false      in
CONFIG.PSU_MIO_21_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_21_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_21_POLARITY                             string   false      Default
CONFIG.PSU_MIO_21_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_21_SLEW                                 string   false      fast
CONFIG.PSU_MIO_22_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_22_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_22_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_22_POLARITY                             string   false      Default
CONFIG.PSU_MIO_22_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_22_SLEW                                 string   false      fast
CONFIG.PSU_MIO_23_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_23_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_23_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_23_POLARITY                             string   false      Default
CONFIG.PSU_MIO_23_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_23_SLEW                                 string   false      fast
CONFIG.PSU_MIO_24_DIRECTION                            string   false      out
CONFIG.PSU_MIO_24_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_24_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_24_POLARITY                             string   false      Default
CONFIG.PSU_MIO_24_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_24_SLEW                                 string   false      fast
CONFIG.PSU_MIO_25_DIRECTION                            string   false      in
CONFIG.PSU_MIO_25_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_25_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_25_POLARITY                             string   false      Default
CONFIG.PSU_MIO_25_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_25_SLEW                                 string   false      fast
CONFIG.PSU_MIO_26_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_26_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_26_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_26_POLARITY                             string   false      Default
CONFIG.PSU_MIO_26_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_26_SLEW                                 string   false      fast
CONFIG.PSU_MIO_27_DIRECTION                            string   false      out
CONFIG.PSU_MIO_27_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_27_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_27_POLARITY                             string   false      Default
CONFIG.PSU_MIO_27_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_27_SLEW                                 string   false      fast
CONFIG.PSU_MIO_28_DIRECTION                            string   false      in
CONFIG.PSU_MIO_28_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_28_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_28_POLARITY                             string   false      Default
CONFIG.PSU_MIO_28_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_28_SLEW                                 string   false      fast
CONFIG.PSU_MIO_29_DIRECTION                            string   false      out
CONFIG.PSU_MIO_29_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_29_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_29_POLARITY                             string   false      Default
CONFIG.PSU_MIO_29_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_29_SLEW                                 string   false      fast
CONFIG.PSU_MIO_30_DIRECTION                            string   false      in
CONFIG.PSU_MIO_30_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_30_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_30_POLARITY                             string   false      Default
CONFIG.PSU_MIO_30_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_30_SLEW                                 string   false      fast
CONFIG.PSU_MIO_31_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_31_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_31_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_31_POLARITY                             string   false      Default
CONFIG.PSU_MIO_31_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_31_SLEW                                 string   false      fast
CONFIG.PSU_MIO_32_DIRECTION                            string   false      out
CONFIG.PSU_MIO_32_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_32_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_32_POLARITY                             string   false      Default
CONFIG.PSU_MIO_32_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_32_SLEW                                 string   false      fast
CONFIG.PSU_MIO_33_DIRECTION                            string   false      out
CONFIG.PSU_MIO_33_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_33_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_33_POLARITY                             string   false      Default
CONFIG.PSU_MIO_33_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_33_SLEW                                 string   false      fast
CONFIG.PSU_MIO_34_DIRECTION                            string   false      out
CONFIG.PSU_MIO_34_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_34_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_34_POLARITY                             string   false      Default
CONFIG.PSU_MIO_34_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_34_SLEW                                 string   false      fast
CONFIG.PSU_MIO_35_DIRECTION                            string   false      out
CONFIG.PSU_MIO_35_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_35_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_35_POLARITY                             string   false      Default
CONFIG.PSU_MIO_35_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_35_SLEW                                 string   false      fast
CONFIG.PSU_MIO_36_DIRECTION                            string   false      out
CONFIG.PSU_MIO_36_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_36_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_36_POLARITY                             string   false      Default
CONFIG.PSU_MIO_36_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_36_SLEW                                 string   false      fast
CONFIG.PSU_MIO_37_DIRECTION                            string   false      out
CONFIG.PSU_MIO_37_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_37_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_37_POLARITY                             string   false      Default
CONFIG.PSU_MIO_37_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_37_SLEW                                 string   false      fast
CONFIG.PSU_MIO_38_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_38_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_38_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_38_POLARITY                             string   false      Default
CONFIG.PSU_MIO_38_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_38_SLEW                                 string   false      fast
CONFIG.PSU_MIO_39_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_39_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_39_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_39_POLARITY                             string   false      Default
CONFIG.PSU_MIO_39_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_39_SLEW                                 string   false      fast
CONFIG.PSU_MIO_40_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_40_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_40_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_40_POLARITY                             string   false      Default
CONFIG.PSU_MIO_40_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_40_SLEW                                 string   false      fast
CONFIG.PSU_MIO_41_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_41_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_41_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_41_POLARITY                             string   false      Default
CONFIG.PSU_MIO_41_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_41_SLEW                                 string   false      fast
CONFIG.PSU_MIO_42_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_42_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_42_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_42_POLARITY                             string   false      Default
CONFIG.PSU_MIO_42_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_42_SLEW                                 string   false      fast
CONFIG.PSU_MIO_43_DIRECTION                            string   false      out
CONFIG.PSU_MIO_43_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_43_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_43_POLARITY                             string   false      Default
CONFIG.PSU_MIO_43_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_43_SLEW                                 string   false      fast
CONFIG.PSU_MIO_44_DIRECTION                            string   false      in
CONFIG.PSU_MIO_44_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_44_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_44_POLARITY                             string   false      Default
CONFIG.PSU_MIO_44_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_44_SLEW                                 string   false      fast
CONFIG.PSU_MIO_45_DIRECTION                            string   false      in
CONFIG.PSU_MIO_45_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_45_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_45_POLARITY                             string   false      Default
CONFIG.PSU_MIO_45_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_45_SLEW                                 string   false      fast
CONFIG.PSU_MIO_46_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_46_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_46_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_46_POLARITY                             string   false      Default
CONFIG.PSU_MIO_46_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_46_SLEW                                 string   false      fast
CONFIG.PSU_MIO_47_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_47_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_47_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_47_POLARITY                             string   false      Default
CONFIG.PSU_MIO_47_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_47_SLEW                                 string   false      fast
CONFIG.PSU_MIO_48_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_48_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_48_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_48_POLARITY                             string   false      Default
CONFIG.PSU_MIO_48_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_48_SLEW                                 string   false      fast
CONFIG.PSU_MIO_49_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_49_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_49_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_49_POLARITY                             string   false      Default
CONFIG.PSU_MIO_49_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_49_SLEW                                 string   false      fast
CONFIG.PSU_MIO_50_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_50_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_50_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_50_POLARITY                             string   false      Default
CONFIG.PSU_MIO_50_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_50_SLEW                                 string   false      fast
CONFIG.PSU_MIO_51_DIRECTION                            string   false      out
CONFIG.PSU_MIO_51_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_51_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_51_POLARITY                             string   false      Default
CONFIG.PSU_MIO_51_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_51_SLEW                                 string   false      fast
CONFIG.PSU_MIO_52_DIRECTION                            string   false      in
CONFIG.PSU_MIO_52_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_52_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_52_POLARITY                             string   false      Default
CONFIG.PSU_MIO_52_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_52_SLEW                                 string   false      fast
CONFIG.PSU_MIO_53_DIRECTION                            string   false      in
CONFIG.PSU_MIO_53_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_53_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_53_POLARITY                             string   false      Default
CONFIG.PSU_MIO_53_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_53_SLEW                                 string   false      fast
CONFIG.PSU_MIO_54_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_54_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_54_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_54_POLARITY                             string   false      Default
CONFIG.PSU_MIO_54_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_54_SLEW                                 string   false      fast
CONFIG.PSU_MIO_55_DIRECTION                            string   false      in
CONFIG.PSU_MIO_55_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_55_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_55_POLARITY                             string   false      Default
CONFIG.PSU_MIO_55_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_55_SLEW                                 string   false      fast
CONFIG.PSU_MIO_56_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_56_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_56_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_56_POLARITY                             string   false      Default
CONFIG.PSU_MIO_56_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_56_SLEW                                 string   false      fast
CONFIG.PSU_MIO_57_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_57_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_57_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_57_POLARITY                             string   false      Default
CONFIG.PSU_MIO_57_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_57_SLEW                                 string   false      fast
CONFIG.PSU_MIO_58_DIRECTION                            string   false      out
CONFIG.PSU_MIO_58_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_58_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_58_POLARITY                             string   false      Default
CONFIG.PSU_MIO_58_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_58_SLEW                                 string   false      fast
CONFIG.PSU_MIO_59_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_59_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_59_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_59_POLARITY                             string   false      Default
CONFIG.PSU_MIO_59_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_59_SLEW                                 string   false      fast
CONFIG.PSU_MIO_60_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_60_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_60_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_60_POLARITY                             string   false      Default
CONFIG.PSU_MIO_60_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_60_SLEW                                 string   false      fast
CONFIG.PSU_MIO_61_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_61_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_61_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_61_POLARITY                             string   false      Default
CONFIG.PSU_MIO_61_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_61_SLEW                                 string   false      fast
CONFIG.PSU_MIO_62_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_62_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_62_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_62_POLARITY                             string   false      Default
CONFIG.PSU_MIO_62_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_62_SLEW                                 string   false      fast
CONFIG.PSU_MIO_63_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_63_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_63_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_63_POLARITY                             string   false      Default
CONFIG.PSU_MIO_63_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_63_SLEW                                 string   false      fast
CONFIG.PSU_MIO_64_DIRECTION                            string   false      out
CONFIG.PSU_MIO_64_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_64_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_64_POLARITY                             string   false      Default
CONFIG.PSU_MIO_64_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_64_SLEW                                 string   false      fast
CONFIG.PSU_MIO_65_DIRECTION                            string   false      out
CONFIG.PSU_MIO_65_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_65_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_65_POLARITY                             string   false      Default
CONFIG.PSU_MIO_65_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_65_SLEW                                 string   false      fast
CONFIG.PSU_MIO_66_DIRECTION                            string   false      out
CONFIG.PSU_MIO_66_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_66_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_66_POLARITY                             string   false      Default
CONFIG.PSU_MIO_66_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_66_SLEW                                 string   false      fast
CONFIG.PSU_MIO_67_DIRECTION                            string   false      out
CONFIG.PSU_MIO_67_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_67_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_67_POLARITY                             string   false      Default
CONFIG.PSU_MIO_67_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_67_SLEW                                 string   false      fast
CONFIG.PSU_MIO_68_DIRECTION                            string   false      out
CONFIG.PSU_MIO_68_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_68_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_68_POLARITY                             string   false      Default
CONFIG.PSU_MIO_68_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_68_SLEW                                 string   false      fast
CONFIG.PSU_MIO_69_DIRECTION                            string   false      out
CONFIG.PSU_MIO_69_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_69_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_69_POLARITY                             string   false      Default
CONFIG.PSU_MIO_69_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_69_SLEW                                 string   false      fast
CONFIG.PSU_MIO_70_DIRECTION                            string   false      in
CONFIG.PSU_MIO_70_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_70_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_70_POLARITY                             string   false      Default
CONFIG.PSU_MIO_70_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_70_SLEW                                 string   false      fast
CONFIG.PSU_MIO_71_DIRECTION                            string   false      in
CONFIG.PSU_MIO_71_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_71_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_71_POLARITY                             string   false      Default
CONFIG.PSU_MIO_71_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_71_SLEW                                 string   false      fast
CONFIG.PSU_MIO_72_DIRECTION                            string   false      in
CONFIG.PSU_MIO_72_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_72_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_72_POLARITY                             string   false      Default
CONFIG.PSU_MIO_72_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_72_SLEW                                 string   false      fast
CONFIG.PSU_MIO_73_DIRECTION                            string   false      in
CONFIG.PSU_MIO_73_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_73_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_73_POLARITY                             string   false      Default
CONFIG.PSU_MIO_73_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_73_SLEW                                 string   false      fast
CONFIG.PSU_MIO_74_DIRECTION                            string   false      in
CONFIG.PSU_MIO_74_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_74_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_74_POLARITY                             string   false      Default
CONFIG.PSU_MIO_74_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_74_SLEW                                 string   false      fast
CONFIG.PSU_MIO_75_DIRECTION                            string   false      in
CONFIG.PSU_MIO_75_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_75_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_75_POLARITY                             string   false      Default
CONFIG.PSU_MIO_75_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_75_SLEW                                 string   false      fast
CONFIG.PSU_MIO_76_DIRECTION                            string   false      out
CONFIG.PSU_MIO_76_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_76_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_76_POLARITY                             string   false      Default
CONFIG.PSU_MIO_76_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_76_SLEW                                 string   false      fast
CONFIG.PSU_MIO_77_DIRECTION                            string   false      inout
CONFIG.PSU_MIO_77_DRIVE_STRENGTH                       string   false      12
CONFIG.PSU_MIO_77_INPUT_TYPE                           string   false      cmos
CONFIG.PSU_MIO_77_POLARITY                             string   false      Default
CONFIG.PSU_MIO_77_PULLUPDOWN                           string   false      pullup
CONFIG.PSU_MIO_77_SLEW                                 string   false      fast
CONFIG.PSU_MIO_TREE_PERIPHERALS                        string   false      Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3
CONFIG.PSU_MIO_TREE_SIGNALS                            string   false      sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#sdio1_bus_pow#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out
CONFIG.PSU_PERIPHERAL_BOARD_PRESET                     string   false      
CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH                      string   false      8
CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH                      string   false      8
CONFIG.PSU_SMC_CYCLE_T0                                string   false      NA
CONFIG.PSU_SMC_CYCLE_T1                                string   false      NA
CONFIG.PSU_SMC_CYCLE_T2                                string   false      NA
CONFIG.PSU_SMC_CYCLE_T3                                string   false      NA
CONFIG.PSU_SMC_CYCLE_T4                                string   false      NA
CONFIG.PSU_SMC_CYCLE_T5                                string   false      NA
CONFIG.PSU_SMC_CYCLE_T6                                string   false      NA
CONFIG.PSU_UIPARAM_GENERATE_SUMMARY                    string   false      <Select>
CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE                     string   false      1
CONFIG.PSU_VALUE_SILVERSION                            string   false      3
CONFIG.PSU__ACPU0__POWER__ON                           string   false      1
CONFIG.PSU__ACPU1__POWER__ON                           string   false      1
CONFIG.PSU__ACPU2__POWER__ON                           string   false      1
CONFIG.PSU__ACPU3__POWER__ON                           string   false      1
CONFIG.PSU__ACTUAL__IP                                 string   false      1
CONFIG.PSU__ACT_DDR_FREQ_MHZ                           string   false      1050.000000
CONFIG.PSU__AFI0_COHERENCY                             string   false      0
CONFIG.PSU__AFI1_COHERENCY                             string   false      0
CONFIG.PSU__AUX_REF_CLK__FREQMHZ                       string   false      33.333
CONFIG.PSU__CAN0_LOOP_CAN1__ENABLE                     string   false      0
CONFIG.PSU__CAN0__GRP_CLK__ENABLE                      string   false      0
CONFIG.PSU__CAN0__GRP_CLK__IO                          string   false      <Select>
CONFIG.PSU__CAN0__PERIPHERAL__ENABLE                   string   false      0
CONFIG.PSU__CAN0__PERIPHERAL__IO                       string   false      <Select>
CONFIG.PSU__CAN1__GRP_CLK__ENABLE                      string   false      0
CONFIG.PSU__CAN1__GRP_CLK__IO                          string   false      <Select>
CONFIG.PSU__CAN1__PERIPHERAL__ENABLE                   string   false      1
CONFIG.PSU__CAN1__PERIPHERAL__IO                       string   false      MIO 24 .. 25
CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ            string   false      1200.000000
CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0               string   false      1
CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ                string   false      1200
CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL                 string   false      APLL
CONFIG.PSU__CRF_APB__ACPU__FRAC_ENABLED                string   false      0
CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ        string   false      667
CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0           string   false      2
CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ            string   false      667
CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL             string   false      DPLL
CONFIG.PSU__CRF_APB__AFI0_REF__ENABLE                  string   false      0
CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ        string   false      667
CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0           string   false      2
CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ            string   false      667
CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL             string   false      DPLL
CONFIG.PSU__CRF_APB__AFI1_REF__ENABLE                  string   false      0
CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ        string   false      667
CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0           string   false      2
CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ            string   false      667
CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL             string   false      DPLL
CONFIG.PSU__CRF_APB__AFI2_REF__ENABLE                  string   false      0
CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ        string   false      667
CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0           string   false      2
CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ            string   false      667
CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL             string   false      DPLL
CONFIG.PSU__CRF_APB__AFI3_REF__ENABLE                  string   false      0
CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ        string   false      667
CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0           string   false      2
CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ            string   false      667
CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL             string   false      DPLL
CONFIG.PSU__CRF_APB__AFI4_REF__ENABLE                  string   false      0
CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ        string   false      667
CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0           string   false      2
CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ            string   false      667
CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL             string   false      DPLL
CONFIG.PSU__CRF_APB__AFI5_REF__ENABLE                  string   false      0
CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2                   string   false      1
CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV                  string   false      72
CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA               string   false      0.000000
CONFIG.PSU__CRF_APB__APLL_CTRL__FRACFREQ               string   false      27.138
CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL                 string   false      PSS_REF_CLK
CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED            string   false      0
CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0        string   false      3
CONFIG.PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ             string   false      1
CONFIG.PSU__CRF_APB__APM_CTRL__DIVISOR0                string   false      1
CONFIG.PSU__CRF_APB__APM_CTRL__FREQMHZ                 string   false      1
CONFIG.PSU__CRF_APB__APM_CTRL__SRCSEL                  string   false      <Select>
CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ         string   false      250.000000
CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0            string   false      2
CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ             string   false      250
CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL              string   false      IOPLL
CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ       string   false      250
CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0          string   false      5
CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ           string   false      250
CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL            string   false      IOPLL
CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ       string   false      250.000000
CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0          string   false      2
CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ           string   false      250
CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL            string   false      IOPLL
CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ             string   false      525.000000
CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0                string   false      2
CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ                 string   false      1067
CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL                  string   false      DPLL
CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ       string   false      600.000000
CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0          string   false      2
CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ           string   false      600
CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL            string   false      APLL
CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2                   string   false      1
CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV                  string   false      63
CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA               string   false      0.000000
CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACFREQ               string   false      27.138
CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL                 string   false      PSS_REF_CLK
CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED            string   false      0
CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0        string   false      2
CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ    string   false      25.000000
CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0       string   false      16
CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1       string   false      1
CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ        string   false      25
CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL         string   false      RPLL
CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED            string   false      0
CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ      string   false      26.666666
CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0         string   false      15
CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1         string   false      1
CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ          string   false      27
CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL           string   false      RPLL
CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ    string   false      300.000000
CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0       string   false      5
CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1       string   false      1
CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ        string   false      300
CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL         string   false      VPLL
CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED            string   false      0
CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ        string   false      600.000000
CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0           string   false      2
CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ            string   false      600
CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL             string   false      APLL
CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ         string   false      500.000000
CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0            string   false      1
CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ             string   false      500
CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL              string   false      IOPLL
CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ     string   false      -1
CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0        string   false      -1
CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ         string   false      -1
CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL          string   false      NA
CONFIG.PSU__CRF_APB__GTGREF0__ENABLE                   string   false      NA
CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ        string   false      250
CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0           string   false      6
CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ            string   false      250
CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ        string   false      250.000000
CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0           string   false      2
CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ            string   false      250
CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ     string   false      100.000000
CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0        string   false      5
CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ         string   false      100
CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL          string   false      IOPLL
CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ      string   false      525.000000
CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0         string   false      2
CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ          string   false      533.33
CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL           string   false      DPLL
CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2                   string   false      1
CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV                  string   false      90
CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA               string   false      0.000000
CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ               string   false      27.138
CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL                 string   false      PSS_REF_CLK
CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED            string   false      0
CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0        string   false      3
CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ        string   false      500.000000
CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0           string   false      3
CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ            string   false      500
CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ        string   false      500
CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0           string   false      3
CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ            string   false      500
CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__AFI6__ENABLE                      string   false      0
CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ         string   false      50.000000
CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0            string   false      30
CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1            string   false      1
CONFIG.PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ             string   false      50
CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL              string   false      IOPLL
CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ        string   false      100
CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0           string   false      15
CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1           string   false      1
CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ            string   false      100
CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ        string   false      100.000000
CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0           string   false      15
CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1           string   false      1
CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ            string   false      100
CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ          string   false      500.000000
CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0             string   false      3
CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ              string   false      500
CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL               string   false      IOPLL
CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ         string   false      180
CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0            string   false      3
CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ             string   false      180
CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL              string   false      SysOsc
CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ         string   false      250.000000
CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0            string   false      6
CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ             string   false      250
CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL              string   false      IOPLL
CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ  string   false      1000
CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0     string   false      6
CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ      string   false      1000
CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL       string   false      RPLL
CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ         string   false      1500.000000
CONFIG.PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ             string   false      1500
CONFIG.PSU__CRL_APB__DLL_REF_CTRL__SRCSEL              string   false      IOPLL
CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ        string   false      125
CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0           string   false      12
CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1           string   false      1
CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ            string   false      125
CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ        string   false      125
CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0           string   false      12
CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1           string   false      1
CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ            string   false      125
CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ        string   false      125
CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0           string   false      12
CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1           string   false      1
CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ            string   false      125
CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ        string   false      125.000000
CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0           string   false      12
CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1           string   false      1
CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ            string   false      125
CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ     string   false      250.000000
CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0        string   false      6
CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1        string   false      1
CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ         string   false      250
CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL          string   false      IOPLL
CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ        string   false      100.000000
CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0           string   false      15
CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1           string   false      1
CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ            string   false      100
CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ        string   false      100.000000
CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0           string   false      15
CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1           string   false      1
CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ            string   false      100
CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2                  string   false      1
CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV                 string   false      90
CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA              string   false      0.000000
CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACFREQ              string   false      27.138
CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL                string   false      PSS_REF_CLK
CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED           string   false      0
CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0       string   false      3
CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ      string   false      250.000000
CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0         string   false      6
CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ          string   false      250
CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL           string   false      IOPLL
CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ       string   false      100.000000
CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0          string   false      15
CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ           string   false      100
CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL            string   false      IOPLL
CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ      string   false      500.000000
CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0         string   false      3
CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ          string   false      500
CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL           string   false      IOPLL
CONFIG.PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ        string   false      100
CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0           string   false      15
CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1           string   false      1
CONFIG.PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ            string   false      100
CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ        string   false      500
CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0           string   false      3
CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ            string   false      500
CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ            string   false      187.500000
CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0               string   false      8
CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ                string   false      200
CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL                 string   false      IOPLL
CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ         string   false      100.000000
CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0            string   false      15
CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1            string   false      1
CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ             string   false      100
CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL              string   false      IOPLL
CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ         string   false      250.000000
CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0            string   false      6
CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1            string   false      1
CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ             string   false      250
CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL              string   false      IOPLL
CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ         string   false      500.000000
CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0            string   false      3
CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1            string   false      1
CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ             string   false      500
CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL              string   false      IOPLL
CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ         string   false      100
CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0            string   false      4
CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1            string   false      1
CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ             string   false      100
CONFIG.PSU__CRL_APB__PL3_REF_CTRL__SRCSEL              string   false      RPLL
CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ        string   false      125.000000
CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0           string   false      12
CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1           string   false      1
CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ            string   false      125
CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL             string   false      IOPLL
CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2                   string   false      1
CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV                  string   false      72
CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA               string   false      0.000000
CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ               string   false      27.138
CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL                 string   false      PSS_REF_CLK
CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED            string   false      0
CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0        string   false      3
CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ       string   false      200
CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0          string   false      7
CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1          string   false      1
CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ           string   false      200
CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL            string   false      RPLL
CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ       string   false      187.500000
CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0          string   false      8
CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1          string   false      1
CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ           string   false      200
CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL            string   false      IOPLL
CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ        string   false      100.000000
CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0           string   false      12
CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1           string   false      1
CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ            string   false      100
CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL             string   false      RPLL
CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ        string   false      100.000000
CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0           string   false      12
CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1           string   false      1
CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ            string   false      100
CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL             string   false      RPLL
CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ   string   false      100.000000
CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0      string   false      15
CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ       string   false      100
CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL        string   false      IOPLL
CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ       string   false      100.000000
CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0          string   false      15
CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1          string   false      1
CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ           string   false      100
CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL            string   false      IOPLL
CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ       string   false      100.000000
CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0          string   false      15
CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1          string   false      1
CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ           string   false      100
CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL            string   false      IOPLL
CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ    string   false      250.000000
CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0       string   false      6
CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1       string   false      1
CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ        string   false      250
CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL         string   false      IOPLL
CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ    string   false      250
CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0       string   false      6
CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1       string   false      1
CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ        string   false      250
CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL         string   false      IOPLL
CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ   string   false      20.000000
CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0      string   false      25
CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1      string   false      3
CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ       string   false      20
CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL        string   false      IOPLL
CONFIG.PSU__CRL_APB__USB3__ENABLE                      string   false      1
CONFIG.PSU__CSUPMU__PERIPHERAL__VALID                  string   false      1
CONFIG.PSU__CSU_COHERENCY                              string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_0__ENABLE                  string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM             string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_0__RESPONSE                string   false      <Select>
CONFIG.PSU__CSU__CSU_TAMPER_1__ENABLE                  string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM             string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_1__RESPONSE                string   false      <Select>
CONFIG.PSU__CSU__CSU_TAMPER_2__ENABLE                  string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM             string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_2__RESPONSE                string   false      <Select>
CONFIG.PSU__CSU__CSU_TAMPER_3__ENABLE                  string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM             string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_3__RESPONSE                string   false      <Select>
CONFIG.PSU__CSU__CSU_TAMPER_4__ENABLE                  string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM             string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_4__RESPONSE                string   false      <Select>
CONFIG.PSU__CSU__CSU_TAMPER_5__ENABLE                  string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM             string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_5__RESPONSE                string   false      <Select>
CONFIG.PSU__CSU__CSU_TAMPER_6__ENABLE                  string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM             string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_6__RESPONSE                string   false      <Select>
CONFIG.PSU__CSU__CSU_TAMPER_7__ENABLE                  string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM             string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_7__RESPONSE                string   false      <Select>
CONFIG.PSU__CSU__CSU_TAMPER_8__ENABLE                  string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM             string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_8__RESPONSE                string   false      <Select>
CONFIG.PSU__CSU__CSU_TAMPER_9__ENABLE                  string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM             string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_9__RESPONSE                string   false      <Select>
CONFIG.PSU__CSU__CSU_TAMPER_10__ENABLE                 string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM            string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_10__RESPONSE               string   false      <Select>
CONFIG.PSU__CSU__CSU_TAMPER_11__ENABLE                 string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM            string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_11__RESPONSE               string   false      <Select>
CONFIG.PSU__CSU__CSU_TAMPER_12__ENABLE                 string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM            string   false      0
CONFIG.PSU__CSU__CSU_TAMPER_12__RESPONSE               string   false      <Select>
CONFIG.PSU__CSU__PERIPHERAL__ENABLE                    string   false      0
CONFIG.PSU__CSU__PERIPHERAL__IO                        string   false      <Select>
CONFIG.PSU__DDRC__ADDR_MIRROR                          string   false      0
CONFIG.PSU__DDRC__AL                                   string   false      0
CONFIG.PSU__DDRC__BANK_ADDR_COUNT                      string   false      2
CONFIG.PSU__DDRC__BG_ADDR_COUNT                        string   false      2
CONFIG.PSU__DDRC__BRC_MAPPING                          string   false      ROW_BANK_COL
CONFIG.PSU__DDRC__BUS_WIDTH                            string   false      64 Bit
CONFIG.PSU__DDRC__CL                                   string   false      15
CONFIG.PSU__DDRC__CLOCK_STOP_EN                        string   false      0
CONFIG.PSU__DDRC__COL_ADDR_COUNT                       string   false      10
CONFIG.PSU__DDRC__COMPONENTS                           string   false      UDIMM
CONFIG.PSU__DDRC__CWL                                  string   false      14
CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE                    string   false      NA
CONFIG.PSU__DDRC__DDR3_T_REF_RANGE                     string   false      NA
CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING                    string   false      0
CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE                 string   false      0
CONFIG.PSU__DDRC__DDR4_CRC_CONTROL                     string   false      0
CONFIG.PSU__DDRC__DDR4_MAXPWR_SAVING_EN                string   false      0
CONFIG.PSU__DDRC__DDR4_T_REF_MODE                      string   false      0
CONFIG.PSU__DDRC__DDR4_T_REF_RANGE                     string   false      Normal (0-85)
CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN                     string   false      0
CONFIG.PSU__DDRC__DERATE_INT_D                         string   false      <Select>
CONFIG.PSU__DDRC__DEVICE_CAPACITY                      string   false      4096 MBits
CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR                     string   false      0
CONFIG.PSU__DDRC__DM_DBI                               string   false      DM_NO_DBI
CONFIG.PSU__DDRC__DQMAP_0_3                            string   false      0
CONFIG.PSU__DDRC__DQMAP_4_7                            string   false      0
CONFIG.PSU__DDRC__DQMAP_8_11                           string   false      0
CONFIG.PSU__DDRC__DQMAP_12_15                          string   false      0
CONFIG.PSU__DDRC__DQMAP_16_19                          string   false      0
CONFIG.PSU__DDRC__DQMAP_20_23                          string   false      0
CONFIG.PSU__DDRC__DQMAP_24_27                          string   false      0
CONFIG.PSU__DDRC__DQMAP_28_31                          string   false      0
CONFIG.PSU__DDRC__DQMAP_32_35                          string   false      0
CONFIG.PSU__DDRC__DQMAP_36_39                          string   false      0
CONFIG.PSU__DDRC__DQMAP_40_43                          string   false      0
CONFIG.PSU__DDRC__DQMAP_44_47                          string   false      0
CONFIG.PSU__DDRC__DQMAP_48_51                          string   false      0
CONFIG.PSU__DDRC__DQMAP_52_55                          string   false      0
CONFIG.PSU__DDRC__DQMAP_56_59                          string   false      0
CONFIG.PSU__DDRC__DQMAP_60_63                          string   false      0
CONFIG.PSU__DDRC__DQMAP_64_67                          string   false      0
CONFIG.PSU__DDRC__DQMAP_68_71                          string   false      0
CONFIG.PSU__DDRC__DRAM_WIDTH                           string   false      8 Bits
CONFIG.PSU__DDRC__ECC                                  string   false      Disabled
CONFIG.PSU__DDRC__ECC_SCRUB                            string   false      0
CONFIG.PSU__DDRC__ENABLE                               string   false      1
CONFIG.PSU__DDRC__ENABLE_2T_TIMING                     string   false      0
CONFIG.PSU__DDRC__ENABLE_DP_SWITCH                     string   false      0
CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP              string   false      0
CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT                  string   false      0
CONFIG.PSU__DDRC__EN_2ND_CLK                           string   false      0
CONFIG.PSU__DDRC__FGRM                                 string   false      1X
CONFIG.PSU__DDRC__FREQ_MHZ                             string   false      1
CONFIG.PSU__DDRC__HIGH_TEMP                            string   false      <Select>
CONFIG.PSU__DDRC__LPDDR3_DUALRANK_SDP                  string   false      0
CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE                   string   false      NA
CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE                   string   false      NA
CONFIG.PSU__DDRC__LP_ASR                               string   false      manual normal
CONFIG.PSU__DDRC__MEMORY_TYPE                          string   false      DDR 4
CONFIG.PSU__DDRC__PARITY_ENABLE                        string   false      0
CONFIG.PSU__DDRC__PARTNO                               string   false      <Select>
CONFIG.PSU__DDRC__PER_BANK_REFRESH                     string   false      0
CONFIG.PSU__DDRC__PHY_DBI_MODE                         string   false      0
CONFIG.PSU__DDRC__PLL_BYPASS                           string   false      0
CONFIG.PSU__DDRC__PWR_DOWN_EN                          string   false      0
CONFIG.PSU__DDRC__RANK_ADDR_COUNT                      string   false      0
CONFIG.PSU__DDRC__RD_DQS_CENTER                        string   false      0
CONFIG.PSU__DDRC__ROW_ADDR_COUNT                       string   false      15
CONFIG.PSU__DDRC__SB_TARGET                            string   false      15-15-15
CONFIG.PSU__DDRC__SELF_REF_ABORT                       string   false      0
CONFIG.PSU__DDRC__SPEED_BIN                            string   false      DDR4_2133P
CONFIG.PSU__DDRC__STATIC_RD_MODE                       string   false      0
CONFIG.PSU__DDRC__TRAIN_DATA_EYE                       string   false      1
CONFIG.PSU__DDRC__TRAIN_READ_GATE                      string   false      1
CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL                    string   false      1
CONFIG.PSU__DDRC__T_FAW                                string   false      30.0
CONFIG.PSU__DDRC__T_RAS_MIN                            string   false      33
CONFIG.PSU__DDRC__T_RC                                 string   false      47.06
CONFIG.PSU__DDRC__T_RCD                                string   false      15
CONFIG.PSU__DDRC__T_RP                                 string   false      15
CONFIG.PSU__DDRC__VENDOR_PART                          string   false      OTHERS
CONFIG.PSU__DDRC__VIDEO_BUFFER_SIZE                    string   false      0
CONFIG.PSU__DDRC__VREF                                 string   false      1
CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE                string   false      1
CONFIG.PSU__DDR_QOS_ENABLE                             string   false      0
CONFIG.PSU__DDR_QOS_FIX_HP0_RDQOS                      string   false      
CONFIG.PSU__DDR_QOS_FIX_HP0_WRQOS                      string   false      
CONFIG.PSU__DDR_QOS_FIX_HP1_RDQOS                      string   false      
CONFIG.PSU__DDR_QOS_FIX_HP1_WRQOS                      string   false      
CONFIG.PSU__DDR_QOS_FIX_HP2_RDQOS                      string   false      
CONFIG.PSU__DDR_QOS_FIX_HP2_WRQOS                      string   false      
CONFIG.PSU__DDR_QOS_FIX_HP3_RDQOS                      string   false      
CONFIG.PSU__DDR_QOS_FIX_HP3_WRQOS                      string   false      
CONFIG.PSU__DDR_QOS_HP0_RDQOS                          string   false      
CONFIG.PSU__DDR_QOS_HP0_WRQOS                          string   false      
CONFIG.PSU__DDR_QOS_HP1_RDQOS                          string   false      
CONFIG.PSU__DDR_QOS_HP1_WRQOS                          string   false      
CONFIG.PSU__DDR_QOS_HP2_RDQOS                          string   false      
CONFIG.PSU__DDR_QOS_HP2_WRQOS                          string   false      
CONFIG.PSU__DDR_QOS_HP3_RDQOS                          string   false      
CONFIG.PSU__DDR_QOS_HP3_WRQOS                          string   false      
CONFIG.PSU__DDR_QOS_PORT0_TYPE                         string   false      <Select>
CONFIG.PSU__DDR_QOS_PORT1_VN1_TYPE                     string   false      <Select>
CONFIG.PSU__DDR_QOS_PORT1_VN2_TYPE                     string   false      <Select>
CONFIG.PSU__DDR_QOS_PORT2_VN1_TYPE                     string   false      <Select>
CONFIG.PSU__DDR_QOS_PORT2_VN2_TYPE                     string   false      <Select>
CONFIG.PSU__DDR_QOS_PORT3_TYPE                         string   false      <Select>
CONFIG.PSU__DDR_QOS_PORT4_TYPE                         string   false      <Select>
CONFIG.PSU__DDR_QOS_PORT5_TYPE                         string   false      <Select>
CONFIG.PSU__DDR_QOS_RD_HPR_THRSHLD                     string   false      
CONFIG.PSU__DDR_QOS_RD_LPR_THRSHLD                     string   false      
CONFIG.PSU__DDR_QOS_WR_THRSHLD                         string   false      
CONFIG.PSU__DDR_SW_REFRESH_ENABLED                     string   false      1
CONFIG.PSU__DDR__INTERFACE__FREQMHZ                    string   false      533.500
CONFIG.PSU__DEVICE_TYPE                                string   false      EV
CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE                 string   false      1
CONFIG.PSU__DISPLAYPORT__LANE0__IO                     string   false      GT Lane1
CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE                 string   false      1
CONFIG.PSU__DISPLAYPORT__LANE1__IO                     string   false      GT Lane0
CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE            string   false      1
CONFIG.PSU__DLL__ISUSED                                string   false      1
CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE                  string   false      1
CONFIG.PSU__DPAUX__PERIPHERAL__IO                      string   false      MIO 27 .. 30
CONFIG.PSU__DP__LANE_SEL                               string   false      Dual Lower
CONFIG.PSU__DP__REF_CLK_FREQ                           string   false      27
CONFIG.PSU__DP__REF_CLK_SEL                            string   false      Ref Clk3
CONFIG.PSU__ENABLE__DDR__REFRESH__SIGNALS              string   false      0
CONFIG.PSU__ENET0__FIFO__ENABLE                        string   false      0
CONFIG.PSU__ENET0__GRP_MDIO__ENABLE                    string   false      0
CONFIG.PSU__ENET0__GRP_MDIO__IO                        string   false      <Select>
CONFIG.PSU__ENET0__PERIPHERAL__ENABLE                  string   false      0
CONFIG.PSU__ENET0__PERIPHERAL__IO                      string   false      <Select>
CONFIG.PSU__ENET0__PTP__ENABLE                         string   false      0
CONFIG.PSU__ENET0__TSU__ENABLE                         string   false      0
CONFIG.PSU__ENET1__FIFO__ENABLE                        string   false      0
CONFIG.PSU__ENET1__GRP_MDIO__ENABLE                    string   false      0
CONFIG.PSU__ENET1__GRP_MDIO__IO                        string   false      <Select>
CONFIG.PSU__ENET1__PERIPHERAL__ENABLE                  string   false      0
CONFIG.PSU__ENET1__PERIPHERAL__IO                      string   false      <Select>
CONFIG.PSU__ENET1__PTP__ENABLE                         string   false      0
CONFIG.PSU__ENET1__TSU__ENABLE                         string   false      0
CONFIG.PSU__ENET2__FIFO__ENABLE                        string   false      0
CONFIG.PSU__ENET2__GRP_MDIO__ENABLE                    string   false      0
CONFIG.PSU__ENET2__GRP_MDIO__IO                        string   false      <Select>
CONFIG.PSU__ENET2__PERIPHERAL__ENABLE                  string   false      0
CONFIG.PSU__ENET2__PERIPHERAL__IO                      string   false      <Select>
CONFIG.PSU__ENET2__PTP__ENABLE                         string   false      0
CONFIG.PSU__ENET2__TSU__ENABLE                         string   false      0
CONFIG.PSU__ENET3__FIFO__ENABLE                        string   false      0
CONFIG.PSU__ENET3__GRP_MDIO__ENABLE                    string   false      1
CONFIG.PSU__ENET3__GRP_MDIO__IO                        string   false      MIO 76 .. 77
CONFIG.PSU__ENET3__PERIPHERAL__ENABLE                  string   false      1
CONFIG.PSU__ENET3__PERIPHERAL__IO                      string   false      MIO 64 .. 75
CONFIG.PSU__ENET3__PTP__ENABLE                         string   false      0
CONFIG.PSU__ENET3__TSU__ENABLE                         string   false      0
CONFIG.PSU__EN_AXI_STATUS_PORTS                        string   false      0
CONFIG.PSU__EN_EMIO_TRACE                              string   false      0
CONFIG.PSU__EP__IP                                     string   false      0
CONFIG.PSU__EXPAND__CORESIGHT                          string   false      0
CONFIG.PSU__EXPAND__FPD_SLAVES                         string   false      0
CONFIG.PSU__EXPAND__GIC                                string   false      0
CONFIG.PSU__EXPAND__LOWER_LPS_SLAVES                   string   false      0
CONFIG.PSU__EXPAND__UPPER_LPS_SLAVES                   string   false      0
CONFIG.PSU__FPDMASTERS_COHERENCY                       string   false      0
CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ                string   false      100.000000
CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ                    string   false      100.000000
CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT              string   false      APB
CONFIG.PSU__FPGA_PL0_ENABLE                            string   false      1
CONFIG.PSU__FPGA_PL1_ENABLE                            string   false      1
CONFIG.PSU__FPGA_PL2_ENABLE                            string   false      1
CONFIG.PSU__FPGA_PL3_ENABLE                            string   false      0
CONFIG.PSU__FP__POWER__ON                              string   false      1
CONFIG.PSU__FTM__CTI_IN_0                              string   false      0
CONFIG.PSU__FTM__CTI_IN_1                              string   false      0
CONFIG.PSU__FTM__CTI_IN_2                              string   false      0
CONFIG.PSU__FTM__CTI_IN_3                              string   false      0
CONFIG.PSU__FTM__CTI_OUT_0                             string   false      0
CONFIG.PSU__FTM__CTI_OUT_1                             string   false      0
CONFIG.PSU__FTM__CTI_OUT_2                             string   false      0
CONFIG.PSU__FTM__CTI_OUT_3                             string   false      0
CONFIG.PSU__FTM__GPI                                   string   false      0
CONFIG.PSU__FTM__GPO                                   string   false      0
CONFIG.PSU__GEM0_COHERENCY                             string   false      0
CONFIG.PSU__GEM0_ROUTE_THROUGH_FPD                     string   false      0
CONFIG.PSU__GEM0__REF_CLK_FREQ                         string   false      <Select>
CONFIG.PSU__GEM0__REF_CLK_SEL                          string   false      <Select>
CONFIG.PSU__GEM1_COHERENCY                             string   false      0
CONFIG.PSU__GEM1_ROUTE_THROUGH_FPD                     string   false      0
CONFIG.PSU__GEM1__REF_CLK_FREQ                         string   false      <Select>
CONFIG.PSU__GEM1__REF_CLK_SEL                          string   false      <Select>
CONFIG.PSU__GEM2_COHERENCY                             string   false      0
CONFIG.PSU__GEM2_ROUTE_THROUGH_FPD                     string   false      0
CONFIG.PSU__GEM2__REF_CLK_FREQ                         string   false      <Select>
CONFIG.PSU__GEM2__REF_CLK_SEL                          string   false      <Select>
CONFIG.PSU__GEM3_COHERENCY                             string   false      0
CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD                     string   false      0
CONFIG.PSU__GEM3__REF_CLK_FREQ                         string   false      <Select>
CONFIG.PSU__GEM3__REF_CLK_SEL                          string   false      <Select>
CONFIG.PSU__GEM__TSU__ENABLE                           string   false      0
CONFIG.PSU__GEM__TSU__IO                               string   false      <Select>
CONFIG.PSU__GEN_IPI_0__MASTER                          string   false      APU
CONFIG.PSU__GEN_IPI_1__MASTER                          string   false      RPU0
CONFIG.PSU__GEN_IPI_2__MASTER                          string   false      RPU1
CONFIG.PSU__GEN_IPI_3__MASTER                          string   false      PMU
CONFIG.PSU__GEN_IPI_4__MASTER                          string   false      PMU
CONFIG.PSU__GEN_IPI_5__MASTER                          string   false      PMU
CONFIG.PSU__GEN_IPI_6__MASTER                          string   false      PMU
CONFIG.PSU__GEN_IPI_7__MASTER                          string   false      NONE
CONFIG.PSU__GEN_IPI_8__MASTER                          string   false      NONE
CONFIG.PSU__GEN_IPI_9__MASTER                          string   false      NONE
CONFIG.PSU__GEN_IPI_10__MASTER                         string   false      NONE
CONFIG.PSU__GEN_IPI__TRUSTZONE                         string   false      <Select>
CONFIG.PSU__GPIO0_MIO__IO                              string   false      MIO 0 .. 25
CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE              string   false      1
CONFIG.PSU__GPIO1_MIO__IO                              string   false      MIO 26 .. 51
CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE              string   false      1
CONFIG.PSU__GPIO2_MIO__IO                              string   false      <Select>
CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE              string   false      0
CONFIG.PSU__GPIO_EMIO_WIDTH                            string   false      21
CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE              string   false      1
CONFIG.PSU__GPIO_EMIO__PERIPHERAL__IO                  string   false      95
CONFIG.PSU__GPIO_EMIO__WIDTH                           string   false      [94:0]
CONFIG.PSU__GPU_PP0__POWER__ON                         string   false      1
CONFIG.PSU__GPU_PP1__POWER__ON                         string   false      1
CONFIG.PSU__GT_REF_CLK__FREQMHZ                        string   false      33.333
CONFIG.PSU__GT__LINK_SPEED                             string   false      HBR
CONFIG.PSU__GT__PRE_EMPH_LVL_4                         string   false      0
CONFIG.PSU__GT__VLT_SWNG_LVL_4                         string   false      0
CONFIG.PSU__HIGH_ADDRESS__ENABLE                       string   false      1
CONFIG.PSU__HPM0_FPD__NUM_READ_THREADS                 string   false      4
CONFIG.PSU__HPM0_FPD__NUM_WRITE_THREADS                string   false      4
CONFIG.PSU__HPM0_LPD__NUM_READ_THREADS                 string   false      4
CONFIG.PSU__HPM0_LPD__NUM_WRITE_THREADS                string   false      4
CONFIG.PSU__HPM1_FPD__NUM_READ_THREADS                 string   false      4
CONFIG.PSU__HPM1_FPD__NUM_WRITE_THREADS                string   false      4
CONFIG.PSU__I2C0_LOOP_I2C1__ENABLE                     string   false      0
CONFIG.PSU__I2C0__GRP_INT__ENABLE                      string   false      0
CONFIG.PSU__I2C0__GRP_INT__IO                          string   false      <Select>
CONFIG.PSU__I2C0__PERIPHERAL__ENABLE                   string   false      1
CONFIG.PSU__I2C0__PERIPHERAL__IO                       string   false      MIO 14 .. 15
CONFIG.PSU__I2C1__GRP_INT__ENABLE                      string   false      0
CONFIG.PSU__I2C1__GRP_INT__IO                          string   false      <Select>
CONFIG.PSU__I2C1__PERIPHERAL__ENABLE                   string   false      1
CONFIG.PSU__I2C1__PERIPHERAL__IO                       string   false      MIO 16 .. 17
CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL        string   false      APB
CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL        string   false      APB
CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL        string   false      APB
CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL        string   false      APB
CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ                string   false      100.000000
CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ                    string   false      100.000000
CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ                string   false      100.000000
CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ                    string   false      100.000000
CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ                string   false      100.000000
CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ                    string   false      100.000000
CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ                string   false      100.000000
CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ                    string   false      100.000000
CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ                string   false      100.000000
CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ                    string   false      100.000000
CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT              string   false      APB
CONFIG.PSU__IRQ_P2F_ADMA_CHAN__INT                     string   false      0
CONFIG.PSU__IRQ_P2F_AIB_AXI__INT                       string   false      0
CONFIG.PSU__IRQ_P2F_AMS__INT                           string   false      0
CONFIG.PSU__IRQ_P2F_APM_FPD__INT                       string   false      0
CONFIG.PSU__IRQ_P2F_APU_COMM__INT                      string   false      0
CONFIG.PSU__IRQ_P2F_APU_CPUMNT__INT                    string   false      0
CONFIG.PSU__IRQ_P2F_APU_CTI__INT                       string   false      0
CONFIG.PSU__IRQ_P2F_APU_EXTERR__INT                    string   false      0
CONFIG.PSU__IRQ_P2F_APU_IPI__INT                       string   false      0
CONFIG.PSU__IRQ_P2F_APU_L2ERR__INT                     string   false      0
CONFIG.PSU__IRQ_P2F_APU_PMU__INT                       string   false      0
CONFIG.PSU__IRQ_P2F_APU_REGS__INT                      string   false      0
CONFIG.PSU__IRQ_P2F_ATB_LPD__INT                       string   false      0
CONFIG.PSU__IRQ_P2F_CAN0__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_CAN1__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_CLKMON__INT                        string   false      0
CONFIG.PSU__IRQ_P2F_CSUPMU_WDT__INT                    string   false      0
CONFIG.PSU__IRQ_P2F_CSU_DMA__INT                       string   false      0
CONFIG.PSU__IRQ_P2F_CSU__INT                           string   false      0
CONFIG.PSU__IRQ_P2F_DDR_SS__INT                        string   false      0
CONFIG.PSU__IRQ_P2F_DPDMA__INT                         string   false      0
CONFIG.PSU__IRQ_P2F_DPORT__INT                         string   false      0
CONFIG.PSU__IRQ_P2F_EFUSE__INT                         string   false      0
CONFIG.PSU__IRQ_P2F_ENT0_WAKEUP__INT                   string   false      0
CONFIG.PSU__IRQ_P2F_ENT0__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_ENT1_WAKEUP__INT                   string   false      0
CONFIG.PSU__IRQ_P2F_ENT1__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_ENT2_WAKEUP__INT                   string   false      0
CONFIG.PSU__IRQ_P2F_ENT2__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_ENT3_WAKEUP__INT                   string   false      0
CONFIG.PSU__IRQ_P2F_ENT3__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_FPD_APB__INT                       string   false      0
CONFIG.PSU__IRQ_P2F_FPD_ATB_ERR__INT                   string   false      0
CONFIG.PSU__IRQ_P2F_FP_WDT__INT                        string   false      0
CONFIG.PSU__IRQ_P2F_GDMA_CHAN__INT                     string   false      0
CONFIG.PSU__IRQ_P2F_GPIO__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_GPU__INT                           string   false      0
CONFIG.PSU__IRQ_P2F_I2C0__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_I2C1__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_LPD_APB__INT                       string   false      0
CONFIG.PSU__IRQ_P2F_LPD_APM__INT                       string   false      0
CONFIG.PSU__IRQ_P2F_LP_WDT__INT                        string   false      0
CONFIG.PSU__IRQ_P2F_NAND__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_OCM_ERR__INT                       string   false      0
CONFIG.PSU__IRQ_P2F_PCIE_DMA__INT                      string   false      0
CONFIG.PSU__IRQ_P2F_PCIE_LEGACY__INT                   string   false      0
CONFIG.PSU__IRQ_P2F_PCIE_MSC__INT                      string   false      0
CONFIG.PSU__IRQ_P2F_PCIE_MSI__INT                      string   false      0
CONFIG.PSU__IRQ_P2F_PL_IPI__INT                        string   false      0
CONFIG.PSU__IRQ_P2F_QSPI__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT              string   false      0
CONFIG.PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT              string   false      0
CONFIG.PSU__IRQ_P2F_RPU_IPI__INT                       string   false      0
CONFIG.PSU__IRQ_P2F_RPU_PERMON__INT                    string   false      0
CONFIG.PSU__IRQ_P2F_RTC_ALARM__INT                     string   false      0
CONFIG.PSU__IRQ_P2F_RTC_SECONDS__INT                   string   false      0
CONFIG.PSU__IRQ_P2F_SATA__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_SDIO0_WAKE__INT                    string   false      0
CONFIG.PSU__IRQ_P2F_SDIO0__INT                         string   false      0
CONFIG.PSU__IRQ_P2F_SDIO1_WAKE__INT                    string   false      0
CONFIG.PSU__IRQ_P2F_SDIO1__INT                         string   false      0
CONFIG.PSU__IRQ_P2F_SPI0__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_SPI1__INT                          string   false      0
CONFIG.PSU__IRQ_P2F_TTC0__INT0                         string   false      0
CONFIG.PSU__IRQ_P2F_TTC0__INT1                         string   false      0
CONFIG.PSU__IRQ_P2F_TTC0__INT2                         string   false      0
CONFIG.PSU__IRQ_P2F_TTC1__INT0                         string   false      0
CONFIG.PSU__IRQ_P2F_TTC1__INT1                         string   false      0
CONFIG.PSU__IRQ_P2F_TTC1__INT2                         string   false      0
CONFIG.PSU__IRQ_P2F_TTC2__INT0                         string   false      0
CONFIG.PSU__IRQ_P2F_TTC2__INT1                         string   false      0
CONFIG.PSU__IRQ_P2F_TTC2__INT2                         string   false      0
CONFIG.PSU__IRQ_P2F_TTC3__INT0                         string   false      0
CONFIG.PSU__IRQ_P2F_TTC3__INT1                         string   false      0
CONFIG.PSU__IRQ_P2F_TTC3__INT2                         string   false      0
CONFIG.PSU__IRQ_P2F_UART0__INT                         string   false      0
CONFIG.PSU__IRQ_P2F_UART1__INT                         string   false      0
CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT0                string   false      0
CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT1                string   false      0
CONFIG.PSU__IRQ_P2F_USB3_OTG__INT0                     string   false      0
CONFIG.PSU__IRQ_P2F_USB3_OTG__INT1                     string   false      0
CONFIG.PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT               string   false      0
CONFIG.PSU__IRQ_P2F_XMPU_FPD__INT                      string   false      0
CONFIG.PSU__IRQ_P2F_XMPU_LPD__INT                      string   false      0
CONFIG.PSU__IRQ_P2F__INTF_FPD_SMMU__INT                string   false      0
CONFIG.PSU__IRQ_P2F__INTF_PPD_CCI__INT                 string   false      0
CONFIG.PSU__L2_BANK0__POWER__ON                        string   false      1
CONFIG.PSU__LPDMA0_COHERENCY                           string   false      0
CONFIG.PSU__LPDMA1_COHERENCY                           string   false      0
CONFIG.PSU__LPDMA2_COHERENCY                           string   false      0
CONFIG.PSU__LPDMA3_COHERENCY                           string   false      0
CONFIG.PSU__LPDMA4_COHERENCY                           string   false      0
CONFIG.PSU__LPDMA5_COHERENCY                           string   false      0
CONFIG.PSU__LPDMA6_COHERENCY                           string   false      0
CONFIG.PSU__LPDMA7_COHERENCY                           string   false      0
CONFIG.PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT       string   false      APB
CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ              string   false      100.000000
CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ                  string   false      100.000000
CONFIG.PSU__MAXIGP0__DATA_WIDTH                        string   false      128
CONFIG.PSU__MAXIGP1__DATA_WIDTH                        string   false      128
CONFIG.PSU__MAXIGP2__DATA_WIDTH                        string   false      32
CONFIG.PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST            string   false      1
CONFIG.PSU__M_AXI_GP0__FREQMHZ                         string   true       10
CONFIG.PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST            string   false      1
CONFIG.PSU__M_AXI_GP1__FREQMHZ                         string   true       10
CONFIG.PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST            string   false      1
CONFIG.PSU__M_AXI_GP2__FREQMHZ                         string   true       10
CONFIG.PSU__NAND_COHERENCY                             string   false      0
CONFIG.PSU__NAND_ROUTE_THROUGH_FPD                     string   false      0
CONFIG.PSU__NAND__CHIP_ENABLE__ENABLE                  string   false      0
CONFIG.PSU__NAND__CHIP_ENABLE__IO                      string   false      <Select>
CONFIG.PSU__NAND__DATA_STROBE__ENABLE                  string   false      0
CONFIG.PSU__NAND__DATA_STROBE__IO                      string   false      <Select>
CONFIG.PSU__NAND__PERIPHERAL__ENABLE                   string   false      0
CONFIG.PSU__NAND__PERIPHERAL__IO                       string   false      <Select>
CONFIG.PSU__NAND__READY0_BUSY__ENABLE                  string   false      0
CONFIG.PSU__NAND__READY0_BUSY__IO                      string   false      <Select>
CONFIG.PSU__NAND__READY1_BUSY__ENABLE                  string   false      0
CONFIG.PSU__NAND__READY1_BUSY__IO                      string   false      <Select>
CONFIG.PSU__NAND__READY_BUSY__ENABLE                   string   false      0
CONFIG.PSU__NAND__READY_BUSY__IO                       string   false      <Select>
CONFIG.PSU__NUM_F2P0__INTR__INPUTS                     string   true       1
CONFIG.PSU__NUM_F2P1__INTR__INPUTS                     string   true       1
CONFIG.PSU__NUM_FABRIC_RESETS                          string   false      1
CONFIG.PSU__OCM_BANK0__POWER__ON                       string   false      1
CONFIG.PSU__OCM_BANK1__POWER__ON                       string   false      1
CONFIG.PSU__OCM_BANK2__POWER__ON                       string   false      1
CONFIG.PSU__OCM_BANK3__POWER__ON                       string   false      1
CONFIG.PSU__OVERRIDE_HPX_QOS                           string   false      0
CONFIG.PSU__OVERRIDE__BASIC_CLOCK                      string   false      0
CONFIG.PSU__PCIE__ACS_VIOLAION                         string   false      0
CONFIG.PSU__PCIE__ACS_VIOLATION                        string   false      0
CONFIG.PSU__PCIE__AER_CAPABILITY                       string   false      0
CONFIG.PSU__PCIE__ATOMICOP_EGRESS_BLOCKED              string   false      0
CONFIG.PSU__PCIE__BAR0_64BIT                           string   false      0
CONFIG.PSU__PCIE__BAR0_ENABLE                          string   false      0
CONFIG.PSU__PCIE__BAR0_PREFETCHABLE                    string   false      0
CONFIG.PSU__PCIE__BAR0_SCALE                           string   false      <Select>
CONFIG.PSU__PCIE__BAR0_SIZE                            string   false      <Select>
CONFIG.PSU__PCIE__BAR0_TYPE                            string   false      <Select>
CONFIG.PSU__PCIE__BAR0_VAL                             string   false      
CONFIG.PSU__PCIE__BAR1_64BIT                           string   false      0
CONFIG.PSU__PCIE__BAR1_ENABLE                          string   false      0
CONFIG.PSU__PCIE__BAR1_PREFETCHABLE                    string   false      0
CONFIG.PSU__PCIE__BAR1_SCALE                           string   false      <Select>
CONFIG.PSU__PCIE__BAR1_SIZE                            string   false      <Select>
CONFIG.PSU__PCIE__BAR1_TYPE                            string   false      <Select>
CONFIG.PSU__PCIE__BAR1_VAL                             string   false      
CONFIG.PSU__PCIE__BAR2_64BIT                           string   false      0
CONFIG.PSU__PCIE__BAR2_ENABLE                          string   false      0
CONFIG.PSU__PCIE__BAR2_PREFETCHABLE                    string   false      0
CONFIG.PSU__PCIE__BAR2_SCALE                           string   false      <Select>
CONFIG.PSU__PCIE__BAR2_SIZE                            string   false      <Select>
CONFIG.PSU__PCIE__BAR2_TYPE                            string   false      <Select>
CONFIG.PSU__PCIE__BAR2_VAL                             string   false      
CONFIG.PSU__PCIE__BAR3_64BIT                           string   false      0
CONFIG.PSU__PCIE__BAR3_ENABLE                          string   false      0
CONFIG.PSU__PCIE__BAR3_PREFETCHABLE                    string   false      0
CONFIG.PSU__PCIE__BAR3_SCALE                           string   false      <Select>
CONFIG.PSU__PCIE__BAR3_SIZE                            string   false      <Select>
CONFIG.PSU__PCIE__BAR3_TYPE                            string   false      <Select>
CONFIG.PSU__PCIE__BAR3_VAL                             string   false      
CONFIG.PSU__PCIE__BAR4_64BIT                           string   false      0
CONFIG.PSU__PCIE__BAR4_ENABLE                          string   false      0
CONFIG.PSU__PCIE__BAR4_PREFETCHABLE                    string   false      0
CONFIG.PSU__PCIE__BAR4_SCALE                           string   false      <Select>
CONFIG.PSU__PCIE__BAR4_SIZE                            string   false      <Select>
CONFIG.PSU__PCIE__BAR4_TYPE                            string   false      <Select>
CONFIG.PSU__PCIE__BAR4_VAL                             string   false      
CONFIG.PSU__PCIE__BAR5_64BIT                           string   false      0
CONFIG.PSU__PCIE__BAR5_ENABLE                          string   false      0
CONFIG.PSU__PCIE__BAR5_PREFETCHABLE                    string   false      0
CONFIG.PSU__PCIE__BAR5_SCALE                           string   false      <Select>
CONFIG.PSU__PCIE__BAR5_SIZE                            string   false      <Select>
CONFIG.PSU__PCIE__BAR5_TYPE                            string   false      <Select>
CONFIG.PSU__PCIE__BAR5_VAL                             string   false      
CONFIG.PSU__PCIE__BASE_CLASS_MENU                      string   false      <Select>
CONFIG.PSU__PCIE__BRIDGE_BAR_INDICATOR                 string   false      <Select>
CONFIG.PSU__PCIE__CAP_SLOT_IMPLEMENTED                 string   false      <Select>
CONFIG.PSU__PCIE__CLASS_CODE_BASE                      string   false      
CONFIG.PSU__PCIE__CLASS_CODE_INTERFACE                 string   false      
CONFIG.PSU__PCIE__CLASS_CODE_SUB                       string   false      
CONFIG.PSU__PCIE__CLASS_CODE_VALUE                     string   false      
CONFIG.PSU__PCIE__COMPLETER_ABORT                      string   false      0
CONFIG.PSU__PCIE__COMPLTION_TIMEOUT                    string   false      0
CONFIG.PSU__PCIE__CORRECTABLE_INT_ERR                  string   false      0
CONFIG.PSU__PCIE__CRS_SW_VISIBILITY                    string   false      0
CONFIG.PSU__PCIE__DEVICE_ID                            string   false      
CONFIG.PSU__PCIE__DEVICE_PORT_TYPE                     string   false      <Select>
CONFIG.PSU__PCIE__ECRC_CHECK                           string   false      0
CONFIG.PSU__PCIE__ECRC_ERR                             string   false      0
CONFIG.PSU__PCIE__ECRC_GEN                             string   false      0
CONFIG.PSU__PCIE__EROM_ENABLE                          string   false      0
CONFIG.PSU__PCIE__EROM_SCALE                           string   false      <Select>
CONFIG.PSU__PCIE__EROM_SIZE                            string   false      <Select>
CONFIG.PSU__PCIE__EROM_VAL                             string   false      
CONFIG.PSU__PCIE__FLOW_CONTROL_ERR                     string   false      0
CONFIG.PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR            string   false      0
CONFIG.PSU__PCIE__HEADER_LOG_OVERFLOW                  string   false      0
CONFIG.PSU__PCIE__INTERFACE_WIDTH                      string   false      <Select>
CONFIG.PSU__PCIE__INTX_GENERATION                      string   false      0
CONFIG.PSU__PCIE__INTX_PIN                             string   false      <Select>
CONFIG.PSU__PCIE__LANE0__ENABLE                        string   false      0
CONFIG.PSU__PCIE__LANE0__IO                            string   false      <Select>
CONFIG.PSU__PCIE__LANE1__ENABLE                        string   false      0
CONFIG.PSU__PCIE__LANE1__IO                            string   false      <Select>
CONFIG.PSU__PCIE__LANE2__ENABLE                        string   false      0
CONFIG.PSU__PCIE__LANE2__IO                            string   false      <Select>
CONFIG.PSU__PCIE__LANE3__ENABLE                        string   false      0
CONFIG.PSU__PCIE__LANE3__IO                            string   false      <Select>
CONFIG.PSU__PCIE__LEGACY_INTERRUPT                     string   false      <Select>
CONFIG.PSU__PCIE__LINK_SPEED                           string   false      <Select>
CONFIG.PSU__PCIE__MAXIMUM_LINK_WIDTH                   string   false      <Select>
CONFIG.PSU__PCIE__MAX_PAYLOAD_SIZE                     string   false      <Select>
CONFIG.PSU__PCIE__MC_BLOCKED_TLP                       string   false      0
CONFIG.PSU__PCIE__MSIX_BAR_INDICATOR                   string   false      
CONFIG.PSU__PCIE__MSIX_CAPABILITY                      string   false      0
CONFIG.PSU__PCIE__MSIX_PBA_BAR_INDICATOR               string   false      
CONFIG.PSU__PCIE__MSIX_PBA_OFFSET                      string   false      0
CONFIG.PSU__PCIE__MSIX_TABLE_OFFSET                    string   false      0
CONFIG.PSU__PCIE__MSIX_TABLE_SIZE                      string   false      0
CONFIG.PSU__PCIE__MSI_64BIT_ADDR_CAPABLE               string   false      0
CONFIG.PSU__PCIE__MSI_CAPABILITY                       string   false      0
CONFIG.PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE             string   false      <Select>
CONFIG.PSU__PCIE__MULTIHEADER                          string   false      0
CONFIG.PSU__PCIE__PERIPHERAL__ENABLE                   string   false      0
CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE          string   false      1
CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_IO              string   false      <Select>
CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE          string   false      0
CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_IO              string   false      <Select>
CONFIG.PSU__PCIE__PERM_ROOT_ERR_UPDATE                 string   false      0
CONFIG.PSU__PCIE__RECEIVER_ERR                         string   false      0
CONFIG.PSU__PCIE__RECEIVER_OVERFLOW                    string   false      0
CONFIG.PSU__PCIE__REF_CLK_FREQ                         string   false      <Select>
CONFIG.PSU__PCIE__REF_CLK_SEL                          string   false      <Select>
CONFIG.PSU__PCIE__RESET__POLARITY                      string   false      Active Low
CONFIG.PSU__PCIE__REVISION_ID                          string   false      
CONFIG.PSU__PCIE__SUBSYSTEM_ID                         string   false      
CONFIG.PSU__PCIE__SUBSYSTEM_VENDOR_ID                  string   false      
CONFIG.PSU__PCIE__SUB_CLASS_INTERFACE_MENU             string   false      <Select>
CONFIG.PSU__PCIE__SURPRISE_DOWN                        string   false      0
CONFIG.PSU__PCIE__TLP_PREFIX_BLOCKED                   string   false      0
CONFIG.PSU__PCIE__UNCORRECTABL_INT_ERR                 string   false      0
CONFIG.PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT      string   false      <Select>
CONFIG.PSU__PCIE__VENDOR_ID                            string   false      
CONFIG.PSU__PJTAG__PERIPHERAL__ENABLE                  string   false      0
CONFIG.PSU__PJTAG__PERIPHERAL__IO                      string   false      <Select>
CONFIG.PSU__PL_CLK0_BUF                                string   false      TRUE
CONFIG.PSU__PL_CLK1_BUF                                string   false      TRUE
CONFIG.PSU__PL_CLK2_BUF                                string   false      TRUE
CONFIG.PSU__PL_CLK3_BUF                                string   false      FALSE
CONFIG.PSU__PL__POWER__ON                              string   false      1
CONFIG.PSU__PMU_COHERENCY                              string   false      0
CONFIG.PSU__PMU__AIBACK__ENABLE                        string   false      0
CONFIG.PSU__PMU__EMIO_GPI__ENABLE                      string   false      0
CONFIG.PSU__PMU__EMIO_GPO__ENABLE                      string   false      0
CONFIG.PSU__PMU__GPI0__ENABLE                          string   false      0
CONFIG.PSU__PMU__GPI0__IO                              string   false      <Select>
CONFIG.PSU__PMU__GPI1__ENABLE                          string   false      0
CONFIG.PSU__PMU__GPI1__IO                              string   false      <Select>
CONFIG.PSU__PMU__GPI2__ENABLE                          string   false      0
CONFIG.PSU__PMU__GPI2__IO                              string   false      <Select>
CONFIG.PSU__PMU__GPI3__ENABLE                          string   false      0
CONFIG.PSU__PMU__GPI3__IO                              string   false      <Select>
CONFIG.PSU__PMU__GPI4__ENABLE                          string   false      0
CONFIG.PSU__PMU__GPI4__IO                              string   false      <Select>
CONFIG.PSU__PMU__GPI5__ENABLE                          string   false      0
CONFIG.PSU__PMU__GPI5__IO                              string   false      <Select>
CONFIG.PSU__PMU__GPO0__ENABLE                          string   false      1
CONFIG.PSU__PMU__GPO0__IO                              string   false      MIO 32
CONFIG.PSU__PMU__GPO1__ENABLE                          string   false      1
CONFIG.PSU__PMU__GPO1__IO                              string   false      MIO 33
CONFIG.PSU__PMU__GPO2__ENABLE                          string   false      1
CONFIG.PSU__PMU__GPO2__IO                              string   false      MIO 34
CONFIG.PSU__PMU__GPO2__POLARITY                        string   false      low
CONFIG.PSU__PMU__GPO3__ENABLE                          string   false      1
CONFIG.PSU__PMU__GPO3__IO                              string   false      MIO 35
CONFIG.PSU__PMU__GPO3__POLARITY                        string   false      low
CONFIG.PSU__PMU__GPO4__ENABLE                          string   false      1
CONFIG.PSU__PMU__GPO4__IO                              string   false      MIO 36
CONFIG.PSU__PMU__GPO4__POLARITY                        string   false      low
CONFIG.PSU__PMU__GPO5__ENABLE                          string   false      1
CONFIG.PSU__PMU__GPO5__IO                              string   false      MIO 37
CONFIG.PSU__PMU__GPO5__POLARITY                        string   false      low
CONFIG.PSU__PMU__PERIPHERAL__ENABLE                    string   false      1
CONFIG.PSU__PMU__PERIPHERAL__IO                        string   false      <Select>
CONFIG.PSU__PMU__PLERROR__ENABLE                       string   false      0
CONFIG.PSU__PRESET_APPLIED                             string   false      1
CONFIG.PSU__PROTECTION__DDR_SEGMENTS                   string   false      NONE
CONFIG.PSU__PROTECTION__DEBUG                          string   false      0
CONFIG.PSU__PROTECTION__ENABLE                         string   false      0
CONFIG.PSU__PROTECTION__FPD_SEGMENTS                   string   false      SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem
CONFIG.PSU__PROTECTION__LOCK_UNUSED_SEGMENTS           string   false      0
CONFIG.PSU__PROTECTION__LPD_SEGMENTS                   string   false      SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem
CONFIG.PSU__PROTECTION__MASTERS                        string   false      USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1
CONFIG.PSU__PROTECTION__MASTERS_TZ                     string   false      GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure
CONFIG.PSU__PROTECTION__OCM_SEGMENTS                   string   false      NONE
CONFIG.PSU__PROTECTION__PRESUBSYSTEMS                  string   false      NONE
CONFIG.PSU__PROTECTION__SLAVES                         string   false      LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1
CONFIG.PSU__PROTECTION__SUBSYSTEMS                     string   false      PMU Firmware:PMU|Secure Subsystem:
CONFIG.PSU__PSS_ALT_REF_CLK__ENABLE                    string   false      0
CONFIG.PSU__PSS_ALT_REF_CLK__FREQMHZ                   string   false      33.333
CONFIG.PSU__PSS_ALT_REF_CLK__IO                        string   false      <Select>
CONFIG.PSU__PSS_REF_CLK__FREQMHZ                       string   false      33.333333333
CONFIG.PSU__QSPI_COHERENCY                             string   false      0
CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD                     string   false      0
CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE                    string   false      1
CONFIG.PSU__QSPI__GRP_FBCLK__IO                        string   false      MIO 6
CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE                string   false      x4
CONFIG.PSU__QSPI__PERIPHERAL__ENABLE                   string   false      1
CONFIG.PSU__QSPI__PERIPHERAL__IO                       string   false      MIO 0 .. 12
CONFIG.PSU__QSPI__PERIPHERAL__MODE                     string   false      Dual Parallel
CONFIG.PSU__REPORT__DBGLOG                             string   false      0
CONFIG.PSU__RPU_COHERENCY                              string   false      0
CONFIG.PSU__RPU__POWER__ON                             string   false      1
CONFIG.PSU__SATA__LANE0__ENABLE                        string   false      0
CONFIG.PSU__SATA__LANE0__IO                            string   false      <Select>
CONFIG.PSU__SATA__LANE1__ENABLE                        string   false      1
CONFIG.PSU__SATA__LANE1__IO                            string   false      GT Lane3
CONFIG.PSU__SATA__PERIPHERAL__ENABLE                   string   false      1
CONFIG.PSU__SATA__REF_CLK_FREQ                         string   false      125
CONFIG.PSU__SATA__REF_CLK_SEL                          string   false      Ref Clk1
CONFIG.PSU__SAXIGP0__DATA_WIDTH                        string   false      128
CONFIG.PSU__SAXIGP1__DATA_WIDTH                        string   false      128
CONFIG.PSU__SAXIGP2__DATA_WIDTH                        string   false      128
CONFIG.PSU__SAXIGP3__DATA_WIDTH                        string   false      128
CONFIG.PSU__SAXIGP4__DATA_WIDTH                        string   false      128
CONFIG.PSU__SAXIGP5__DATA_WIDTH                        string   false      128
CONFIG.PSU__SAXIGP6__DATA_WIDTH                        string   false      128
CONFIG.PSU__SD0_COHERENCY                              string   false      0
CONFIG.PSU__SD0_ROUTE_THROUGH_FPD                      string   false      0
CONFIG.PSU__SD0__CLK_50_DDR_ITAP_DLY                   string   false      0x00
CONFIG.PSU__SD0__CLK_50_DDR_OTAP_DLY                   string   false      0x00
CONFIG.PSU__SD0__CLK_50_SDR_ITAP_DLY                   string   false      0x00
CONFIG.PSU__SD0__CLK_50_SDR_OTAP_DLY                   string   false      0x00
CONFIG.PSU__SD0__CLK_100_SDR_OTAP_DLY                  string   false      0x00
CONFIG.PSU__SD0__CLK_200_SDR_OTAP_DLY                  string   false      0x00
CONFIG.PSU__SD0__DATA_TRANSFER_MODE                    string   false      <Select>
CONFIG.PSU__SD0__GRP_CD__ENABLE                        string   false      0
CONFIG.PSU__SD0__GRP_CD__IO                            string   false      <Select>
CONFIG.PSU__SD0__GRP_POW__ENABLE                       string   false      0
CONFIG.PSU__SD0__GRP_POW__IO                           string   false      <Select>
CONFIG.PSU__SD0__GRP_WP__ENABLE                        string   false      0
CONFIG.PSU__SD0__GRP_WP__IO                            string   false      <Select>
CONFIG.PSU__SD0__PERIPHERAL__ENABLE                    string   false      0
CONFIG.PSU__SD0__PERIPHERAL__IO                        string   false      <Select>
CONFIG.PSU__SD0__RESET__ENABLE                         string   false      0
CONFIG.PSU__SD0__SLOT_TYPE                             string   false      <Select>
CONFIG.PSU__SD1_COHERENCY                              string   false      0
CONFIG.PSU__SD1_ROUTE_THROUGH_FPD                      string   false      0
CONFIG.PSU__SD1__CLK_50_DDR_ITAP_DLY                   string   false      0x3D
CONFIG.PSU__SD1__CLK_50_DDR_OTAP_DLY                   string   false      0x4
CONFIG.PSU__SD1__CLK_50_SDR_ITAP_DLY                   string   false      0x15
CONFIG.PSU__SD1__CLK_50_SDR_OTAP_DLY                   string   false      0x5
CONFIG.PSU__SD1__CLK_100_SDR_OTAP_DLY                  string   false      0x3
CONFIG.PSU__SD1__CLK_200_SDR_OTAP_DLY                  string   false      0x3
CONFIG.PSU__SD1__DATA_TRANSFER_MODE                    string   false      8Bit
CONFIG.PSU__SD1__GRP_CD__ENABLE                        string   false      1
CONFIG.PSU__SD1__GRP_CD__IO                            string   false      MIO 45
CONFIG.PSU__SD1__GRP_POW__ENABLE                       string   false      1
CONFIG.PSU__SD1__GRP_POW__IO                           string   false      MIO 43
CONFIG.PSU__SD1__GRP_WP__ENABLE                        string   false      1
CONFIG.PSU__SD1__GRP_WP__IO                            string   false      MIO 44
CONFIG.PSU__SD1__PERIPHERAL__ENABLE                    string   false      1
CONFIG.PSU__SD1__PERIPHERAL__IO                        string   false      MIO 39 .. 51
CONFIG.PSU__SD1__RESET__ENABLE                         string   false      0
CONFIG.PSU__SD1__SLOT_TYPE                             string   false      SD 3.0
CONFIG.PSU__SPI0_LOOP_SPI1__ENABLE                     string   false      0
CONFIG.PSU__SPI0__GRP_SS0__ENABLE                      string   false      1
CONFIG.PSU__SPI0__GRP_SS0__IO                          string   false      EMIO
CONFIG.PSU__SPI0__GRP_SS1__ENABLE                      string   false      1
CONFIG.PSU__SPI0__GRP_SS1__IO                          string   false      EMIO
CONFIG.PSU__SPI0__GRP_SS2__ENABLE                      string   false      1
CONFIG.PSU__SPI0__GRP_SS2__IO                          string   false      EMIO
CONFIG.PSU__SPI0__PERIPHERAL__ENABLE                   string   false      1
CONFIG.PSU__SPI0__PERIPHERAL__IO                       string   false      EMIO
CONFIG.PSU__SPI1__GRP_SS0__ENABLE                      string   false      1
CONFIG.PSU__SPI1__GRP_SS0__IO                          string   false      EMIO
CONFIG.PSU__SPI1__GRP_SS1__ENABLE                      string   false      1
CONFIG.PSU__SPI1__GRP_SS1__IO                          string   false      EMIO
CONFIG.PSU__SPI1__GRP_SS2__ENABLE                      string   false      1
CONFIG.PSU__SPI1__GRP_SS2__IO                          string   false      EMIO
CONFIG.PSU__SPI1__PERIPHERAL__ENABLE                   string   false      1
CONFIG.PSU__SPI1__PERIPHERAL__IO                       string   false      EMIO
CONFIG.PSU__SWDT0__CLOCK__ENABLE                       string   false      0
CONFIG.PSU__SWDT0__CLOCK__IO                           string   false      <Select>
CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE                  string   false      1
CONFIG.PSU__SWDT0__PERIPHERAL__IO                      string   false      NA
CONFIG.PSU__SWDT0__RESET__ENABLE                       string   false      0
CONFIG.PSU__SWDT0__RESET__IO                           string   false      <Select>
CONFIG.PSU__SWDT1__CLOCK__ENABLE                       string   false      0
CONFIG.PSU__SWDT1__CLOCK__IO                           string   false      <Select>
CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE                  string   false      1
CONFIG.PSU__SWDT1__PERIPHERAL__IO                      string   false      NA
CONFIG.PSU__SWDT1__RESET__ENABLE                       string   false      0
CONFIG.PSU__SWDT1__RESET__IO                           string   false      <Select>
CONFIG.PSU__S_AXI_GP0__FREQMHZ                         string   true       10
CONFIG.PSU__S_AXI_GP1__FREQMHZ                         string   true       10
CONFIG.PSU__S_AXI_GP2__FREQMHZ                         string   true       10
CONFIG.PSU__S_AXI_GP3__FREQMHZ                         string   true       10
CONFIG.PSU__S_AXI_GP4__FREQMHZ                         string   true       10
CONFIG.PSU__S_AXI_GP5__FREQMHZ                         string   true       10
CONFIG.PSU__S_AXI_GP6__FREQMHZ                         string   true       10
CONFIG.PSU__TCM0A__POWER__ON                           string   false      1
CONFIG.PSU__TCM0B__POWER__ON                           string   false      1
CONFIG.PSU__TCM1A__POWER__ON                           string   false      1
CONFIG.PSU__TCM1B__POWER__ON                           string   false      1
CONFIG.PSU__TESTSCAN__PERIPHERAL__ENABLE               string   false      0
CONFIG.PSU__TRACE_PIPELINE_WIDTH                       string   false      8
CONFIG.PSU__TRACE__INTERNAL_WIDTH                      string   false      32
CONFIG.PSU__TRACE__PERIPHERAL__ENABLE                  string   false      0
CONFIG.PSU__TRACE__PERIPHERAL__IO                      string   false      <Select>
CONFIG.PSU__TRACE__WIDTH                               string   false      <Select>
CONFIG.PSU__TRISTATE__INVERTED                         string   false      1
CONFIG.PSU__TSU__BUFG_PORT_LOOPBACK                    string   true       0
CONFIG.PSU__TSU__BUFG_PORT_PAIR                        string   false      0
CONFIG.PSU__TTC0__CLOCK__ENABLE                        string   false      0
CONFIG.PSU__TTC0__CLOCK__IO                            string   false      <Select>
CONFIG.PSU__TTC0__PERIPHERAL__ENABLE                   string   false      1
CONFIG.PSU__TTC0__PERIPHERAL__IO                       string   false      NA
CONFIG.PSU__TTC0__WAVEOUT__ENABLE                      string   false      0
CONFIG.PSU__TTC0__WAVEOUT__IO                          string   false      <Select>
CONFIG.PSU__TTC1__CLOCK__ENABLE                        string   false      0
CONFIG.PSU__TTC1__CLOCK__IO                            string   false      <Select>
CONFIG.PSU__TTC1__PERIPHERAL__ENABLE                   string   false      1
CONFIG.PSU__TTC1__PERIPHERAL__IO                       string   false      NA
CONFIG.PSU__TTC1__WAVEOUT__ENABLE                      string   false      0
CONFIG.PSU__TTC1__WAVEOUT__IO                          string   false      <Select>
CONFIG.PSU__TTC2__CLOCK__ENABLE                        string   false      0
CONFIG.PSU__TTC2__CLOCK__IO                            string   false      <Select>
CONFIG.PSU__TTC2__PERIPHERAL__ENABLE                   string   false      1
CONFIG.PSU__TTC2__PERIPHERAL__IO                       string   false      NA
CONFIG.PSU__TTC2__WAVEOUT__ENABLE                      string   false      0
CONFIG.PSU__TTC2__WAVEOUT__IO                          string   false      <Select>
CONFIG.PSU__TTC3__CLOCK__ENABLE                        string   false      0
CONFIG.PSU__TTC3__CLOCK__IO                            string   false      <Select>
CONFIG.PSU__TTC3__PERIPHERAL__ENABLE                   string   false      1
CONFIG.PSU__TTC3__PERIPHERAL__IO                       string   false      NA
CONFIG.PSU__TTC3__WAVEOUT__ENABLE                      string   false      0
CONFIG.PSU__TTC3__WAVEOUT__IO                          string   false      <Select>
CONFIG.PSU__UART0_LOOP_UART1__ENABLE                   string   false      0
CONFIG.PSU__UART0__BAUD_RATE                           string   false      115200
CONFIG.PSU__UART0__MODEM__ENABLE                       string   false      0
CONFIG.PSU__UART0__PERIPHERAL__ENABLE                  string   false      1
CONFIG.PSU__UART0__PERIPHERAL__IO                      string   false      MIO 18 .. 19
CONFIG.PSU__UART1__BAUD_RATE                           string   false      115200
CONFIG.PSU__UART1__MODEM__ENABLE                       string   false      0
CONFIG.PSU__UART1__PERIPHERAL__ENABLE                  string   false      1
CONFIG.PSU__UART1__PERIPHERAL__IO                      string   false      MIO 20 .. 21
CONFIG.PSU__USB0_COHERENCY                             string   false      0
CONFIG.PSU__USB0__PERIPHERAL__ENABLE                   string   false      1
CONFIG.PSU__USB0__PERIPHERAL__IO                       string   false      MIO 52 .. 63
CONFIG.PSU__USB0__REF_CLK_FREQ                         string   false      26
CONFIG.PSU__USB0__REF_CLK_SEL                          string   false      Ref Clk2
CONFIG.PSU__USB0__RESET__ENABLE                        string   false      0
CONFIG.PSU__USB0__RESET__IO                            string   false      <Select>
CONFIG.PSU__USB1_COHERENCY                             string   false      0
CONFIG.PSU__USB1__PERIPHERAL__ENABLE                   string   false      0
CONFIG.PSU__USB1__PERIPHERAL__IO                       string   false      <Select>
CONFIG.PSU__USB1__REF_CLK_FREQ                         string   false      <Select>
CONFIG.PSU__USB1__REF_CLK_SEL                          string   false      <Select>
CONFIG.PSU__USB1__RESET__ENABLE                        string   false      0
CONFIG.PSU__USB1__RESET__IO                            string   false      <Select>
CONFIG.PSU__USB2_0__EMIO__ENABLE                       string   false      0
CONFIG.PSU__USB2_1__EMIO__ENABLE                       string   false      0
CONFIG.PSU__USB3_0__EMIO__ENABLE                       string   false      0
CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE                 string   false      1
CONFIG.PSU__USB3_0__PERIPHERAL__IO                     string   false      GT Lane2
CONFIG.PSU__USB3_1__EMIO__ENABLE                       string   false      0
CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE                 string   false      0
CONFIG.PSU__USB3_1__PERIPHERAL__IO                     string   false      <Select>
CONFIG.PSU__USB__RESET__MODE                           string   false      Boot Pin
CONFIG.PSU__USB__RESET__POLARITY                       string   false      Active Low
CONFIG.PSU__USE_DIFF_RW_CLK_GP0                        string   false      0
CONFIG.PSU__USE_DIFF_RW_CLK_GP1                        string   false      0
CONFIG.PSU__USE_DIFF_RW_CLK_GP2                        string   false      0
CONFIG.PSU__USE_DIFF_RW_CLK_GP3                        string   false      0
CONFIG.PSU__USE_DIFF_RW_CLK_GP4                        string   false      0
CONFIG.PSU__USE_DIFF_RW_CLK_GP5                        string   false      0
CONFIG.PSU__USE_DIFF_RW_CLK_GP6                        string   false      0
CONFIG.PSU__USE__ADMA                                  string   false      0
CONFIG.PSU__USE__APU_LEGACY_INTERRUPT                  string   false      0
CONFIG.PSU__USE__AUDIO                                 string   false      0
CONFIG.PSU__USE__CLK1                                  string   false      0
CONFIG.PSU__USE__CLK2                                  string   false      0
CONFIG.PSU__USE__CLK3                                  string   false      0
CONFIG.PSU__USE__CLK                                   string   false      0
CONFIG.PSU__USE__CLK0                                  string   false      0
CONFIG.PSU__USE__CROSS_TRIGGER                         string   false      0
CONFIG.PSU__USE__DDR_INTF_REQUESTED                    string   false      0
CONFIG.PSU__USE__DEBUG__TEST                           string   false      0
CONFIG.PSU__USE__EVENT_RPU                             string   false      0
CONFIG.PSU__USE__FABRIC__RST                           string   false      1
CONFIG.PSU__USE__FTM                                   string   false      0
CONFIG.PSU__USE__GDMA                                  string   false      0
CONFIG.PSU__USE__IRQ                                   string   false      0
CONFIG.PSU__USE__IRQ0                                  string   false      1
CONFIG.PSU__USE__IRQ1                                  string   false      1
CONFIG.PSU__USE__M_AXI_GP0                             string   false      0
CONFIG.PSU__USE__M_AXI_GP1                             string   false      0
CONFIG.PSU__USE__M_AXI_GP2                             string   false      1
CONFIG.PSU__USE__PROC_EVENT_BUS                        string   false      0
CONFIG.PSU__USE__RPU_LEGACY_INTERRUPT                  string   false      0
CONFIG.PSU__USE__RST0                                  string   false      0
CONFIG.PSU__USE__RST1                                  string   false      0
CONFIG.PSU__USE__RST2                                  string   false      0
CONFIG.PSU__USE__RST3                                  string   false      0
CONFIG.PSU__USE__RTC                                   string   false      0
CONFIG.PSU__USE__STM                                   string   false      0
CONFIG.PSU__USE__S_AXI_ACE                             string   false      0
CONFIG.PSU__USE__S_AXI_ACP                             string   false      0
CONFIG.PSU__USE__S_AXI_GP0                             string   false      0
CONFIG.PSU__USE__S_AXI_GP1                             string   false      0
CONFIG.PSU__USE__S_AXI_GP2                             string   false      0
CONFIG.PSU__USE__S_AXI_GP3                             string   false      0
CONFIG.PSU__USE__S_AXI_GP4                             string   false      0
CONFIG.PSU__USE__S_AXI_GP5                             string   false      0
CONFIG.PSU__USE__S_AXI_GP6                             string   false      0
CONFIG.PSU__USE__USB3_0_HUB                            string   false      0
CONFIG.PSU__USE__USB3_1_HUB                            string   false      0
CONFIG.PSU__USE__VIDEO                                 string   false      0
CONFIG.PSU__VIDEO_REF_CLK__ENABLE                      string   false      0
CONFIG.PSU__VIDEO_REF_CLK__FREQMHZ                     string   false      33.333
CONFIG.PSU__VIDEO_REF_CLK__IO                          string   false      <Select>
CONFIG.QSPI_BOARD_INTERFACE                            string   false      custom
CONFIG.SATA_BOARD_INTERFACE                            string   false      custom
CONFIG.SD0_BOARD_INTERFACE                             string   false      custom
CONFIG.SD1_BOARD_INTERFACE                             string   false      custom
CONFIG.SPI0_BOARD_INTERFACE                            string   false      custom
CONFIG.SPI1_BOARD_INTERFACE                            string   false      custom
CONFIG.SUBPRESET1                                      string   false      Custom
CONFIG.SUBPRESET2                                      string   false      Custom
CONFIG.SWDT0_BOARD_INTERFACE                           string   false      custom
CONFIG.SWDT1_BOARD_INTERFACE                           string   false      custom
CONFIG.TRACE_BOARD_INTERFACE                           string   false      custom
CONFIG.TTC0_BOARD_INTERFACE                            string   false      custom
CONFIG.TTC1_BOARD_INTERFACE                            string   false      custom
CONFIG.TTC2_BOARD_INTERFACE                            string   false      custom
CONFIG.TTC3_BOARD_INTERFACE                            string   false      custom
CONFIG.UART0_BOARD_INTERFACE                           string   false      custom
CONFIG.UART1_BOARD_INTERFACE                           string   false      custom
CONFIG.USB0_BOARD_INTERFACE                            string   false      custom
CONFIG.USB1_BOARD_INTERFACE                            string   false      custom
CONFIG.preset                                          string   false      None
LOCATION                                               string   false      
NAME                                                   string   false      sys_ps8
PATH                                                   string   true       /sys_ps8
SCREENSIZE                                             string   false      
SELECTED_SIM_MODEL                                     enum     false      rtl
TYPE                                                   string   true       ip
VLNV                                                   string   true       xilinx.com:ip:zynq_ultra_ps_e:3.5
### ad_connect  gpio_i sys_ps8/emio_gpio_i
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_gpio_i> is being overridden by the user with net <gpio_i_1>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_i /sys_ps8/emio_gpio_i
### ad_connect  gpio_o sys_ps8/emio_gpio_o
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_gpio_o> is being overridden by the user with net <sys_ps8_emio_gpio_o>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_o /sys_ps8/emio_gpio_o
### ad_connect  gpio_t sys_ps8/emio_gpio_t
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_gpio_t> is being overridden by the user with net <sys_ps8_emio_gpio_t>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_t /sys_ps8/emio_gpio_t
### ad_ip_instance xlconcat spi0_csn_concat
  using ip: xilinx.com:ip:xlconcat:2.1
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_spi0_csn_concat_0
### ad_ip_parameter spi0_csn_concat CONFIG.NUM_PORTS 3
### ad_connect  sys_ps8/emio_spi0_ss_o_n spi0_csn_concat/In0
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi0_ss_o_n> is being overridden by the user with net <sys_ps8_emio_spi0_ss_o_n>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /sys_ps8/emio_spi0_ss_o_n /spi0_csn_concat/In0
### ad_connect  sys_ps8/emio_spi0_ss1_o_n spi0_csn_concat/In1
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi0_ss1_o_n> is being overridden by the user with net <sys_ps8_emio_spi0_ss1_o_n>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /sys_ps8/emio_spi0_ss1_o_n /spi0_csn_concat/In1
### ad_connect  sys_ps8/emio_spi0_ss2_o_n spi0_csn_concat/In2
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi0_ss2_o_n> is being overridden by the user with net <sys_ps8_emio_spi0_ss2_o_n>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /sys_ps8/emio_spi0_ss2_o_n /spi0_csn_concat/In2
### ad_connect  spi0_csn_concat/dout spi0_csn
connect_bd_net /spi0_csn_concat/dout /spi0_csn
### ad_connect  sys_ps8/emio_spi0_sclk_o spi0_sclk
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi0_sclk_o> is being overridden by the user with net <sys_ps8_emio_spi0_sclk_o>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /sys_ps8/emio_spi0_sclk_o /spi0_sclk
### ad_connect  sys_ps8/emio_spi0_m_o spi0_mosi
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi0_m_o> is being overridden by the user with net <sys_ps8_emio_spi0_m_o>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /sys_ps8/emio_spi0_m_o /spi0_mosi
### ad_connect  sys_ps8/emio_spi0_m_i spi0_miso
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi0_m_i> is being overridden by the user with net <spi0_miso_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /sys_ps8/emio_spi0_m_i /spi0_miso
### ad_connect  sys_ps8/emio_spi0_ss_i_n VCC
  using ip: xilinx.com:ip:xlconstant:1.1
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_VCC_1_0
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi0_ss_i_n> is being overridden by the user with net <VCC_1_dout>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /VCC_1/dout /sys_ps8/emio_spi0_ss_i_n
### ad_connect  sys_ps8/emio_spi0_sclk_i GND
  using ip: xilinx.com:ip:xlconstant:1.1
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_GND_1_0
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi0_sclk_i> is being overridden by the user with net <GND_1_dout>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /GND_1/dout /sys_ps8/emio_spi0_sclk_i
### ad_connect  sys_ps8/emio_spi0_s_i GND
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi0_s_i> is being overridden by the user with net </GND_1_dout>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /GND_1/dout /sys_ps8/emio_spi0_s_i
### ad_ip_instance xlconcat spi1_csn_concat
  using ip: xilinx.com:ip:xlconcat:2.1
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_spi1_csn_concat_0
### ad_ip_parameter spi1_csn_concat CONFIG.NUM_PORTS 3
### ad_connect  sys_ps8/emio_spi1_ss_o_n spi1_csn_concat/In0
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi1_ss_o_n> is being overridden by the user with net <sys_ps8_emio_spi1_ss_o_n>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /sys_ps8/emio_spi1_ss_o_n /spi1_csn_concat/In0
### ad_connect  sys_ps8/emio_spi1_ss1_o_n spi1_csn_concat/In1
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi1_ss1_o_n> is being overridden by the user with net <sys_ps8_emio_spi1_ss1_o_n>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /sys_ps8/emio_spi1_ss1_o_n /spi1_csn_concat/In1
### ad_connect  sys_ps8/emio_spi1_ss2_o_n spi1_csn_concat/In2
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi1_ss2_o_n> is being overridden by the user with net <sys_ps8_emio_spi1_ss2_o_n>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /sys_ps8/emio_spi1_ss2_o_n /spi1_csn_concat/In2
### ad_connect  spi1_csn_concat/dout spi1_csn
connect_bd_net /spi1_csn_concat/dout /spi1_csn
### ad_connect  sys_ps8/emio_spi1_sclk_o spi1_sclk
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi1_sclk_o> is being overridden by the user with net <sys_ps8_emio_spi1_sclk_o>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /sys_ps8/emio_spi1_sclk_o /spi1_sclk
### ad_connect  sys_ps8/emio_spi1_m_o spi1_mosi
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi1_m_o> is being overridden by the user with net <sys_ps8_emio_spi1_m_o>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /sys_ps8/emio_spi1_m_o /spi1_mosi
### ad_connect  sys_ps8/emio_spi1_m_i spi1_miso
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi1_m_i> is being overridden by the user with net <spi1_miso_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /sys_ps8/emio_spi1_m_i /spi1_miso
### ad_connect  sys_ps8/emio_spi1_ss_i_n VCC
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi1_ss_i_n> is being overridden by the user with net </VCC_1_dout>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /VCC_1/dout /sys_ps8/emio_spi1_ss_i_n
### ad_connect  sys_ps8/emio_spi1_sclk_i GND
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi1_sclk_i> is being overridden by the user with net </GND_1_dout>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /GND_1/dout /sys_ps8/emio_spi1_sclk_i
### ad_connect  sys_ps8/emio_spi1_s_i GND
WARNING: [BD 41-1306] The connection to interface pin </sys_ps8/emio_spi1_s_i> is being overridden by the user with net </GND_1_dout>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /GND_1/dout /sys_ps8/emio_spi1_s_i
### ad_ip_instance axi_sysid axi_sysid_0
  using ip: analog.com:user:axi_sysid:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_sysid_0_0
### ad_ip_instance sysid_rom rom_sys_0
  using ip: analog.com:user:sysid_rom:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_rom_sys_0_0
### ad_connect  axi_sysid_0/rom_addr   	rom_sys_0/rom_addr
connect_bd_net /axi_sysid_0/rom_addr /rom_sys_0/rom_addr
### ad_connect  axi_sysid_0/sys_rom_data   	rom_sys_0/rom_data
connect_bd_net /axi_sysid_0/sys_rom_data /rom_sys_0/rom_data
### ad_connect  sys_cpu_clk                 rom_sys_0/clk
connect_bd_net -net /sys_cpu_clk /rom_sys_0/clk
### ad_cpu_interconnect 0x45000000 axi_sysid_0
WARNING: [BD 5-230] No cells matched 'get_bd_cells axi_hpm0_lpd_interconnect'
  using ip: xilinx.com:ip:smartconnect:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0
connect_bd_net -net /sys_cpu_clk /axi_hpm0_lpd_interconnect/aclk
connect_bd_net -net /sys_cpu_resetn /axi_hpm0_lpd_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /sys_ps8/maxihpm0_lpd_aclk
connect_bd_intf_net /axi_hpm0_lpd_interconnect/S00_AXI /sys_ps8/M_AXI_HPM0_LPD
connect_bd_net -net /sys_cpu_clk /axi_sysid_0/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_sysid_0/s_axi_aresetn
connect_bd_intf_net /axi_hpm0_lpd_interconnect/M00_AXI /axi_sysid_0/s_axi
create_bd_addr_seg -range 0x00010000 -offset 2231369728 /sys_ps8/Data /axi_sysid_0/s_axi/axi_lite SEG_data_axi_sysid_0
### ad_ip_instance xlconcat sys_concat_intc_0
  using ip: xilinx.com:ip:xlconcat:2.1
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0_0
### ad_ip_parameter sys_concat_intc_0 CONFIG.NUM_PORTS 8
### ad_ip_instance xlconcat sys_concat_intc_1
  using ip: xilinx.com:ip:xlconcat:2.1
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_sys_concat_intc_1_0
### ad_ip_parameter sys_concat_intc_1 CONFIG.NUM_PORTS 8
### ad_connect  sys_concat_intc_0/dout sys_ps8/pl_ps_irq0
connect_bd_net /sys_concat_intc_0/dout /sys_ps8/pl_ps_irq0
### ad_connect  sys_concat_intc_1/dout sys_ps8/pl_ps_irq1
connect_bd_net /sys_concat_intc_1/dout /sys_ps8/pl_ps_irq1
### ad_connect  sys_concat_intc_1/In7 GND
connect_bd_net /GND_1/dout /sys_concat_intc_1/In7
### ad_connect  sys_concat_intc_1/In6 GND
connect_bd_net /GND_1/dout /sys_concat_intc_1/In6
### ad_connect  sys_concat_intc_1/In5 GND
connect_bd_net /GND_1/dout /sys_concat_intc_1/In5
### ad_connect  sys_concat_intc_1/In4 GND
connect_bd_net /GND_1/dout /sys_concat_intc_1/In4
### ad_connect  sys_concat_intc_1/In3 GND
connect_bd_net /GND_1/dout /sys_concat_intc_1/In3
### ad_connect  sys_concat_intc_1/In2 GND
connect_bd_net /GND_1/dout /sys_concat_intc_1/In2
### ad_connect  sys_concat_intc_1/In1 GND
connect_bd_net /GND_1/dout /sys_concat_intc_1/In1
### ad_connect  sys_concat_intc_1/In0 GND
connect_bd_net /GND_1/dout /sys_concat_intc_1/In0
### ad_connect  sys_concat_intc_0/In7 GND
connect_bd_net /GND_1/dout /sys_concat_intc_0/In7
### ad_connect  sys_concat_intc_0/In6 GND
connect_bd_net /GND_1/dout /sys_concat_intc_0/In6
### ad_connect  sys_concat_intc_0/In5 GND
connect_bd_net /GND_1/dout /sys_concat_intc_0/In5
### ad_connect  sys_concat_intc_0/In4 GND
connect_bd_net /GND_1/dout /sys_concat_intc_0/In4
### ad_connect  sys_concat_intc_0/In3 GND
connect_bd_net /GND_1/dout /sys_concat_intc_0/In3
### ad_connect  sys_concat_intc_0/In2 GND
connect_bd_net /GND_1/dout /sys_concat_intc_0/In2
### ad_connect  sys_concat_intc_0/In1 GND
connect_bd_net /GND_1/dout /sys_concat_intc_0/In1
### ad_connect  sys_concat_intc_0/In0 GND
connect_bd_net /GND_1/dout /sys_concat_intc_0/In0
## source $ad_hdl_dir/projects/common/zcu106/zcu106_plddr4_adcfifo_bd.tcl
### proc ad_adcfifo_create {adc_fifo_name adc_data_width adc_dma_data_width adc_fifo_address_width} {
###   puts "IN ADCFIFO_BD"
###   puts "  bd/system: [exec ls daq3_zcu106.srcs/sources_1/bd/system]"
###     
###   upvar ad_hdl_dir ad_hdl_dir
### 
###   # the ddr4 ctlr will synchronize its sys_rst to the ui_clk to produce c0_ddr4_ui_clk_sync_rst,
###   # so I think we dont need proc_sys_reset the way we used to for the ddr3.
###   # So far I've kept it in, but I want to try deleting it.
###   ad_ip_instance proc_sys_reset axi_rstgen
### 
###   ad_ip_instance ddr4 axi_ddr_cntrl
###   # Note: ad_ip_parameter is a thin wrapper around set_property    
###   ad_ip_parameter axi_ddr_cntrl CONFIG.C0_DDR4_BOARD_INTERFACE ddr4_sdram_075
###   ad_ip_parameter axi_ddr_cntrl CONFIG.C0_CLOCK_BOARD_INTERFACE user_si570_sysclk
###   # IM NOT SURE whether CONFIG.C0.DDR4_DataMask should be set to DM_NO_DBI, but it is.
###   report_property [get_bd_cells axi_ddr_cntrl]
### 
### # Got this:    
### # CRITICAL WARNING: [xilinx.com:ip:ddr4:2.2-1] /axi_ddr_cntrl
### # Clock frequency of the connected clock (/axi_ddr_cntrl/C0_SYS_CLK) is 100.000000 MHz
### # while "Reference Input Clock Speed" is 300.120 MHz.
### # Please either reconfigure the parameter "Reference Input Clock Speed (CONFIG.C0.DDR4_InputClockPeriod)" of IP
### # or change frequency of the connected clock (CONFIG.FREQ_HZ) within the range of 299670362.601 to 300571085.062 Hz.
###     
###   # WILL NOT WORK. DataWIDTH IS READ ONLY>
###   # This is set to 64.
### #  set_property CONFIG.DATA_WIDTH 512 [get_bd_intd_ports axi_ddr_cntrl/C0_DDR4_S_AXI]
###     
###   # That ad_ip_instance should have made this dir:
###   exec mkdir daq3_zcu106.srcs/sources_1/bd/system/ip
###   exec mkdir daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
### 
###   puts "  bd/system: [exec ls daq3_zcu106.srcs/sources_1/bd/system]"
###   puts "  bd/system/ip: [exec ls daq3_zcu106.srcs/sources_1/bd/system/ip]"
###     
###   puts "  dest: [get_property IP_DIR [get_ips [get_property CONFIG.Component_Name [get_bd_cells axi_ddr_cntrl]]]]"
###     
###   
### 
### # The ddr4 does not have property CONFIG.XML_INPUT_FILE
### #  ad_ip_parameter axi_ddr_cntrl CONFIG.XML_INPUT_FILE zcu106_plddr4_mig.prj
### 
### 
###     
###   create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 ddr4
###   create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk
### # should i set CONFIG.C0.DDR4_AxiIDWidth to 1?    
### 
###   # cant set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_pins axi_ddr_cntrl/sys_rst] because read-only
###   # puts "polarity now [get_property CONFIG.POLARITY [get_bd_pins axi_ddr_cntrl/sys_rst]]"
###   #  ad_connect  sys_cpu_resetn axi_ddr_cntrl/sys_rst
###     
###   ad_connect  ddr4 axi_ddr_cntrl/C0_DDR4
###   ad_connect  sys_clk axi_ddr_cntrl/C0_SYS_CLK
###   puts "will add adcfifo"
###   ad_ip_instance axi_adcfifo $adc_fifo_name
###   puts "done add adcfifo"
###     
### # dan moved file copy to after ad_ip_instance
### #  file copy -force $ad_hdl_dir/projects/common/zcu106/zcu106_plddr4_mig.prj [get_property IP_DIR \
### #    [get_ips [get_property CONFIG.Component_Name [get_bd_cells axi_ddr_cntrl]]]]
### #  puts "  after file copy"
### #  puts "  one: [exec ls daq3_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0]"
### 
### 
###   ad_ip_parameter $adc_fifo_name CONFIG.ADC_DATA_WIDTH $adc_data_width
###   ad_ip_parameter $adc_fifo_name CONFIG.DMA_DATA_WIDTH $adc_dma_data_width
###   ad_ip_parameter $adc_fifo_name CONFIG.AXI_DATA_WIDTH 512
###   ad_ip_parameter $adc_fifo_name CONFIG.DMA_READY_ENABLE 1
###   ad_ip_parameter $adc_fifo_name CONFIG.AXI_SIZE 6
###   ad_ip_parameter $adc_fifo_name CONFIG.AXI_LENGTH 4
###   ad_ip_parameter $adc_fifo_name CONFIG.AXI_ADDRESS 0x80000000
###   ad_ip_parameter $adc_fifo_name CONFIG.AXI_ADDRESS_LIMIT 0xbfffffff
### 
### 
###   ad_connect  axi_ddr_cntrl/C0_DDR4_S_AXI  $adc_fifo_name/axi
### 
### 
###   ad_connect  axi_ddr_cntrl/c0_ddr4_ui_clk   $adc_fifo_name/axi_clk
###   ad_connect  axi_ddr_cntrl/c0_ddr4_ui_clk   axi_rstgen/slowest_sync_clk
### 
###   # The polarity of ext_reset_in is already active low (and cant be changed anyway)
###   # set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_pins axi_rstgen/ext_reset_in]
###   # puts "polarity now [get_property CONFIG.POLARITY [get_bd_pins axi_rstgen/ext_reset_in]]"
###   ad_connect  sys_cpu_resetn                         axi_rstgen/ext_reset_in
###     
### # The following recommended in the forums by 106971selkaexin:
### # ad_connect  axi_ddr_cntrl/c0_ddr4_ui_clk_sync_rst  axi_rstgen/ext_reset_in
### 
###   ad_connect  axi_rstgen/peripheral_aresetn $adc_fifo_name/axi_resetn
###   ad_connect  axi_rstgen/peripheral_aresetn axi_ddr_cntrl/c0_ddr4_aresetn
###     
### # No more device temp port I guess    
### #  ad_connect  axi_ddr_cntrl/device_temp_i GND
### 
###   assign_bd_address [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
### 
###   # In bare metal designs I used to connect init_calib_complete to the
###   # aux_reset_in of the microblaze's proc sys rst.  Because that guarantees that the proc
###   # would not start before the ddr was ready.  But that does not apply here.
###     
### }
## source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
### proc ad_dacfifo_create {dac_fifo_name dac_data_width dac_dma_data_width dac_fifo_address_width} {
### 
###   if {$dac_data_width != $dac_dma_data_width} {
###     return -code error [format "ERROR: util_dacfifo dac/dma widths must be the same!"]
###   }
###   # These are the repos:
###   # REPOSITORY              string   true       c:/reilly/proj/floodlight/hdl-main/library
###   puts "DAN WAS HERE: $dac_fifo_name"
###   puts " repo paths [get_property ip_repo_paths [current_project]]"
###   set ips [get_ipdefs -all -filter "VLNV =~ *:util_dacfifo:* &&  design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""]
### #  puts "ips are $ips"
###   set ip [lindex $ips 0]
###   puts "ip is $ip"
###   report_property -all $ip
###   
###   # ad_ip_instace is in $ad_hdl_dir/projects/scripts/adi_board.tcl
###   
###   ad_ip_instance util_dacfifo $dac_fifo_name
###   puts "try to add ip param"
###   puts "is [get_bd_cells $dac_fifo_name]"
###   puts "props [list_property [get_bd_cells $dac_fifo_name]]"
###   puts "vlnv [get_property VLNV [get_bd_cells $dac_fifo_name]]"  
###   ad_ip_parameter $dac_fifo_name CONFIG.DATA_WIDTH $dac_data_width
###   ad_ip_parameter $dac_fifo_name CONFIG.ADDRESS_WIDTH $dac_fifo_address_width
### 
### }
## source ../common/daq3_bd.tcl
### puts "daq3_bd start"
daq3_bd start
### puts [exec ls $project_system_dir]
system.bd
### source $ad_hdl_dir/library/jesd204/scripts/jesd204.tcl
#### proc adi_axi_jesd204_tx_create {ip_name num_lanes {num_links 1} {link_mode 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 32} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-32)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_tx "${ip_name}/tx_axi"
####     ad_ip_instance jesd204_tx "${ip_name}/tx"
#### 
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.LINK_MODE $link_mode
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.LINK_MODE $link_mode
#### 
####     ad_connect "${ip_name}/tx_axi/core_reset" "${ip_name}/tx/reset"
####     ad_connect "${ip_name}/tx_axi/device_reset" "${ip_name}/tx/device_reset"
####     if {$link_mode == 1} {ad_connect "${ip_name}/tx_axi/tx_ctrl" "${ip_name}/tx/tx_ctrl"}
####     ad_connect "${ip_name}/tx_axi/tx_cfg" "${ip_name}/tx/tx_cfg"
####     ad_connect "${ip_name}/tx/tx_event" "${ip_name}/tx_axi/tx_event"
####     ad_connect "${ip_name}/tx/tx_status" "${ip_name}/tx_axi/tx_status"
####     if {$link_mode == 1} {ad_connect "${ip_name}/tx/tx_ilas_config" "${ip_name}/tx_axi/tx_ilas_config"}
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/tx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/tx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/tx_axi/s_axi"
####     ad_connect "${ip_name}/tx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     if {$link_mode == 1} {create_bd_pin -dir I -from [expr $num_links - 1] -to 0 "${ip_name}/sync"}
####     create_bd_pin -dir I "${ip_name}/sysref"
#### 
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/tx_data"
#### 
####     ad_connect "${ip_name}/link_clk" "${ip_name}/tx_axi/core_clk"
####     ad_connect "${ip_name}/link_clk" "${ip_name}/tx/clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx_axi/device_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx/device_clk"
####     if {$link_mode == 1} {ad_connect "${ip_name}/sync" "${ip_name}/tx/sync"}
####     ad_connect "${ip_name}/sysref" "${ip_name}/tx/sysref"
####     ad_connect "${ip_name}/tx_data" "${ip_name}/tx/tx_data"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 "${ip_name}/tx_phy${i}"
####       ad_connect "${ip_name}/tx/tx_phy${i}" "${ip_name}/tx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_axi_jesd204_rx_create {ip_name num_lanes {num_links 1} {link_mode 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 32} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-32)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_rx "${ip_name}/rx_axi"
####     ad_ip_instance jesd204_rx "${ip_name}/rx"
#### 
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.LINK_MODE $link_mode
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.LINK_MODE $link_mode
#### 
####     ad_connect "${ip_name}/rx_axi/core_reset" "${ip_name}/rx/reset"
####     ad_connect "${ip_name}/rx_axi/device_reset" "${ip_name}/rx/device_reset"
####     ad_connect "${ip_name}/rx_axi/rx_cfg" "${ip_name}/rx/rx_cfg"
####     ad_connect "${ip_name}/rx/rx_event" "${ip_name}/rx_axi/rx_event"
####     ad_connect "${ip_name}/rx/rx_status" "${ip_name}/rx_axi/rx_status"
####     if {$link_mode == 1} {ad_connect "${ip_name}/rx/rx_ilas_config" "${ip_name}/rx_axi/rx_ilas_config"}
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/rx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/rx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/rx_axi/s_axi"
####     ad_connect "${ip_name}/rx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     if {$link_mode == 1} {create_bd_pin -dir O -from [expr $num_links - 1] -to 0 "${ip_name}/sync"}
####     create_bd_pin -dir I "${ip_name}/sysref"
####     if {$link_mode == 1} {create_bd_pin -dir O "${ip_name}/phy_en_char_align"}
#### #    create_bd_pin -dir I "${ip_name}/phy_ready"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_eof"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_sof"
#### 
#### #    create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/rx_data"
####     create_bd_pin -dir O "${ip_name}/rx_data_tvalid"
####     create_bd_pin -dir O -from [expr $num_lanes * 32 - 1] -to 0 "${ip_name}/rx_data_tdata"
#### 
####     ad_connect "${ip_name}/link_clk" "${ip_name}/rx_axi/core_clk"
####     ad_connect "${ip_name}/link_clk" "${ip_name}/rx/clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx_axi/device_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx/device_clk"
####     if {$link_mode == 1} {ad_connect "${ip_name}/rx/sync" "${ip_name}/sync"}
####     ad_connect "${ip_name}/sysref" "${ip_name}/rx/sysref"
#### #    ad_connect "${ip_name}/phy_ready" "${ip_name}/rx/phy_ready"
####     if {$link_mode == 1} {ad_connect "${ip_name}/rx/phy_en_char_align" "${ip_name}/phy_en_char_align"}
####     ad_connect "${ip_name}/rx/rx_data" "${ip_name}/rx_data_tdata"
####     ad_connect "${ip_name}/rx/rx_valid" "${ip_name}/rx_data_tvalid"
####     ad_connect "${ip_name}/rx/rx_eof" "${ip_name}/rx_eof"
####     ad_connect "${ip_name}/rx/rx_sof" "${ip_name}/rx_sof"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 "${ip_name}/rx_phy${i}"
####       ad_connect "${ip_name}/rx/rx_phy${i}" "${ip_name}/rx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_tpl_jesd204_tx_create {ip_name num_of_lanes num_of_converters samples_per_frame sample_width {link_layer_bytes_per_beat 4} {dma_sample_width 16}} {
#### 
#### 
####   if {$num_of_lanes < 1 || $num_of_lanes > 32} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-32)"
####   }
####   # F = (M * N * S) / (L * 8)
####   set bytes_per_frame [expr ($num_of_converters * $sample_width * $samples_per_frame) / ($num_of_lanes * 8)];
####   # one beat per lane must accommodate at least one frame
####   set tpl_bytes_per_beat [expr max($bytes_per_frame, $link_layer_bytes_per_beat)]
#### 
####   # datapath width = L * 8 * TPL_BYTES_PER_BEAT / (M * N)
####   set samples_per_channel [expr ($num_of_lanes * 8 * $tpl_bytes_per_beat) / ($num_of_converters * $sample_width)];
#### 
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
#### 
####     # Interface to link layer
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/link"
#### 
####     # Interface to application layer
####     create_bd_pin -dir I "${ip_name}/dac_dunf"
####     for {set i 0} {$i < $num_of_converters} {incr i} {
####       create_bd_pin -dir O "${ip_name}/dac_enable_${i}"
####       create_bd_pin -dir O "${ip_name}/dac_valid_${i}"
####       create_bd_pin -dir I "${ip_name}/dac_data_${i}"
####     }
#### 
####     # Generic TPL core
####     ad_ip_instance ad_ip_jesd204_tpl_dac "${ip_name}/dac_tpl_core" [list \
####       NUM_LANES $num_of_lanes \
####       NUM_CHANNELS $num_of_converters \
####       SAMPLES_PER_FRAME $samples_per_frame \
####       CONVERTER_RESOLUTION $sample_width \
####       BITS_PER_SAMPLE $sample_width  \
####       OCTETS_PER_BEAT $tpl_bytes_per_beat \
####       DMA_BITS_PER_SAMPLE $dma_sample_width
####      ]
#### 
####     if {$num_of_converters > 1} {
####       # Concatenation and slicer cores
####       # xconcat limited to 32 input ports
####       for {set i 0} {$i < $num_of_converters} {incr i 32} {
####       ad_ip_instance xlconcat "${ip_name}/data_concat[expr $i/32]" [list \
####         NUM_PORTS [expr min(32,$num_of_converters-$i)] \
####         ]
####       }
####       # main concat
####       if {$num_of_converters > 32} {
####        ad_ip_instance xlconcat "${ip_name}/data_concat" [list \
####         NUM_PORTS [expr int(ceil(double($num_of_converters)/32))] \
####         ]
####       }
#### 
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_ip_instance xlslice "${ip_name}/enable_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####         ad_ip_instance xlslice "${ip_name}/valid_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####       }
####     }
####     # Create connections
####     # TPL configuration interface
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/dac_tpl_core/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/dac_tpl_core/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/dac_tpl_core/s_axi"
#### 
####     # TPL - link layer
####     ad_connect ${ip_name}/dac_tpl_core/link_clk ${ip_name}/link_clk
####     ad_connect ${ip_name}/dac_tpl_core/link ${ip_name}/link
#### 
####     # TPL - app layer
####     if {$num_of_converters > 1} {
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_connect ${ip_name}/dac_tpl_core/enable ${ip_name}/enable_slice_$i/Din
####         ad_connect ${ip_name}/dac_tpl_core/dac_valid ${ip_name}/valid_slice_$i/Din
#### 
####         ad_connect ${ip_name}/enable_slice_$i/Dout ${ip_name}/dac_enable_$i
####         ad_connect ${ip_name}/valid_slice_$i/Dout ${ip_name}/dac_valid_$i
####         ad_connect ${ip_name}/dac_data_$i ${ip_name}/data_concat[expr $i/32]/In[expr $i%32]
#### 
####       }
####       if {$num_of_converters > 32} {
####         # wire all concatenators together
####         for {set i 0} {$i < $num_of_converters} {incr i 32} {
####           ad_connect ${ip_name}/data_concat[expr $i/32]/dout ${ip_name}/data_concat/In[expr $i/32]
####         }
####         ad_connect ${ip_name}/data_concat/dout ${ip_name}/dac_tpl_core/dac_ddata
####       } else {
####         ad_connect ${ip_name}/data_concat0/dout ${ip_name}/dac_tpl_core/dac_ddata
####       }
####     } else {
####       ad_connect ${ip_name}/dac_data_0 ${ip_name}/dac_tpl_core/dac_ddata
####       ad_connect ${ip_name}/dac_tpl_core/enable ${ip_name}/dac_enable_0
####       ad_connect ${ip_name}/dac_tpl_core/dac_valid ${ip_name}/dac_valid_0
####     }
####     ad_connect ${ip_name}/dac_dunf ${ip_name}/dac_tpl_core/dac_dunf
#### 
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_tpl_jesd204_rx_create {ip_name num_of_lanes num_of_converters samples_per_frame sample_width {link_layer_bytes_per_beat 4} {dma_sample_width 16}} {
#### 
#### 
####   if {$num_of_lanes < 1 || $num_of_lanes > 32} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-32)"
####   }
####   # F = (M * N * S) / (L * 8)
####   set bytes_per_frame [expr ($num_of_converters * $sample_width * $samples_per_frame) / ($num_of_lanes * 8)];
####   # one beat per lane must accommodate at least one frame
####   set tpl_bytes_per_beat [expr max($bytes_per_frame, $link_layer_bytes_per_beat)]
#### 
####   # datapath width = L * 8 * TPL_BYTES_PER_BEAT / (M * N)
####   set samples_per_channel [expr ($num_of_lanes * 8 * $tpl_bytes_per_beat) / ($num_of_converters * $sample_width)];
#### 
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
#### 
####     # Interface to link layer
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     #create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/link"
####     create_bd_pin -dir I "${ip_name}/link_sof"
####     create_bd_pin -dir I "${ip_name}/link_valid"
####     create_bd_pin -dir I "${ip_name}/link_data"
#### 
####     # Interface to application layer
####     create_bd_pin -dir I "${ip_name}/adc_dovf"
####     for {set i 0} {$i < $num_of_converters} {incr i} {
####       create_bd_pin -dir O "${ip_name}/adc_enable_${i}"
####       create_bd_pin -dir O "${ip_name}/adc_valid_${i}"
####       create_bd_pin -dir O "${ip_name}/adc_data_${i}"
####     }
#### 
####     # Generic TPL core
####     ad_ip_instance ad_ip_jesd204_tpl_adc "${ip_name}/adc_tpl_core" [list \
####       NUM_LANES $num_of_lanes \
####       NUM_CHANNELS $num_of_converters \
####       SAMPLES_PER_FRAME $samples_per_frame \
####       CONVERTER_RESOLUTION $sample_width \
####       BITS_PER_SAMPLE $sample_width  \
####       OCTETS_PER_BEAT $tpl_bytes_per_beat \
####       DMA_BITS_PER_SAMPLE $dma_sample_width
####      ]
#### 
####     if {$num_of_converters > 1} {
####       # Slicer cores
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_ip_instance xlslice ${ip_name}/data_slice_$i [list \
####           DIN_WIDTH [expr $dma_sample_width*$samples_per_channel*$num_of_converters] \
####           DIN_FROM [expr $dma_sample_width*$samples_per_channel*($i+1)-1] \
####           DIN_TO [expr $dma_sample_width*$samples_per_channel*$i] \
####         ]
#### 
####         ad_ip_instance xlslice "${ip_name}/enable_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####         ad_ip_instance xlslice "${ip_name}/valid_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####       }
####     }
#### 
####     # Create connections
####     # TPL configuration interface
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/adc_tpl_core/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/adc_tpl_core/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/adc_tpl_core/s_axi"
#### 
####     # TPL - link layer
####     ad_connect ${ip_name}/adc_tpl_core/link_clk ${ip_name}/link_clk
####     #ad_connect ${ip_name}/adc_tpl_core/link ${ip_name}/link
####     ad_connect ${ip_name}/adc_tpl_core/link_sof ${ip_name}/link_sof
####     ad_connect ${ip_name}/adc_tpl_core/link_data ${ip_name}/link_data
####     ad_connect ${ip_name}/adc_tpl_core/link_valid ${ip_name}/link_valid
#### 
####     # TPL - app layer
####     if {$num_of_converters > 1} {
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_connect ${ip_name}/adc_tpl_core/adc_data ${ip_name}/data_slice_$i/Din
####         ad_connect ${ip_name}/adc_tpl_core/enable ${ip_name}/enable_slice_$i/Din
####         ad_connect ${ip_name}/adc_tpl_core/adc_valid ${ip_name}/valid_slice_$i/Din
#### 
####         ad_connect ${ip_name}/data_slice_$i/Dout ${ip_name}/adc_data_$i
####         ad_connect ${ip_name}/enable_slice_$i/Dout ${ip_name}/adc_enable_$i
####         ad_connect ${ip_name}/valid_slice_$i/Dout ${ip_name}/adc_valid_$i
#### 
####       }
####     } else {
####       ad_connect ${ip_name}/adc_tpl_core/adc_data ${ip_name}/adc_data_0
####       ad_connect ${ip_name}/adc_tpl_core/enable ${ip_name}/adc_enable_0
####       ad_connect ${ip_name}/adc_tpl_core/adc_valid ${ip_name}/adc_valid_0
####     }
####     ad_connect ${ip_name}/adc_dovf ${ip_name}/adc_tpl_core/adc_dovf
#### 
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_jesd204_calc_tpl_width {link_datapath_width jesd_l jesd_m jesd_s jesd_np {tpl_datapath_width {}}} {
#### 
####   set jesd_f [expr ($jesd_m*$jesd_s*$jesd_np)/(8*$jesd_l)]
#### 
####   if {$tpl_datapath_width != ""} {
####     set tpl_div [expr $tpl_datapath_width / $jesd_f]
####     set tpl_mod [expr $tpl_datapath_width % $jesd_f]
#### 
####     if {$tpl_div < 1 || $tpl_mod != 0 || (($tpl_div > 1) && ([expr $tpl_div % 2] != 0))} {
####       return -code 1 "ERROR: Invalid custom TPL width. Must be a power of 2 multiple of F"
####     } else {
####       return $tpl_datapath_width
####     }
#### 
####   # For F=3,6,12 get first pow 2 multiple of F greater than link_datapath_width
####   } elseif {$jesd_f % 3 == 0} {
####     set np12_datapath_width $jesd_f
####     while {$np12_datapath_width < $link_datapath_width} {
####         set np12_datapath_width [expr 2*$np12_datapath_width]
####     }
####     return $np12_datapath_width
####   } else {
####     return [expr max($jesd_f,$link_datapath_width)]
####   }
#### 
#### }
### set TX_NUM_OF_LANES $ad_project_params(TX_JESD_L)      ;
### set TX_NUM_OF_CONVERTERS $ad_project_params(TX_JESD_M) ;
### set TX_SAMPLES_PER_FRAME $ad_project_params(TX_JESD_S) ;
### set TX_SAMPLE_WIDTH 16                                 ;
### set TX_SAMPLES_PER_CHANNEL [expr $TX_NUM_OF_LANES * 32 / \
###                                 ($TX_NUM_OF_CONVERTERS * $TX_SAMPLE_WIDTH)] ;
### set dac_fifo_name axi_ad9152_fifo
### set dac_data_width [expr $TX_SAMPLE_WIDTH * $TX_NUM_OF_CONVERTERS * $TX_SAMPLES_PER_CHANNEL]
### set RX_NUM_OF_LANES $ad_project_params(RX_JESD_L)      ;
### set RX_NUM_OF_CONVERTERS $ad_project_params(RX_JESD_M) ;
### set RX_SAMPLES_PER_FRAME $ad_project_params(RX_JESD_S) ;
### set RX_SAMPLE_WIDTH 16                                 ;
### set RX_SAMPLES_PER_CHANNEL [expr $RX_NUM_OF_LANES * 32 / \
###                                 ($RX_NUM_OF_CONVERTERS * $RX_SAMPLE_WIDTH)] ;
### set adc_fifo_name axi_ad9680_fifo
### set adc_data_width [expr $RX_SAMPLE_WIDTH * $RX_NUM_OF_CONVERTERS * $RX_SAMPLES_PER_CHANNEL]
### set MAX_TX_NUM_OF_LANES 4
### set MAX_RX_NUM_OF_LANES 4
### ad_ip_instance axi_adxcvr axi_ad9152_xcvr
  using ip: analog.com:user:axi_adxcvr:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ad9152_xcvr_0
### puts "after first ad_up_instace"
after first ad_up_instace
### puts [exec ls $project_system_dir]
system.bd
### ad_ip_parameter axi_ad9152_xcvr CONFIG.NUM_OF_LANES $TX_NUM_OF_LANES
### ad_ip_parameter axi_ad9152_xcvr CONFIG.QPLL_ENABLE 1
### ad_ip_parameter axi_ad9152_xcvr CONFIG.TX_OR_RX_N 1
### adi_axi_jesd204_tx_create axi_ad9152_jesd $TX_NUM_OF_LANES
  using ip: analog.com:user:axi_jesd204_tx:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_tx_axi_0
  using ip: analog.com:user:jesd204_tx:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_tx_0
connect_bd_net /axi_ad9152_jesd/tx_axi/core_reset /axi_ad9152_jesd/tx/reset
connect_bd_net /axi_ad9152_jesd/tx_axi/device_reset /axi_ad9152_jesd/tx/device_reset
connect_bd_intf_net /axi_ad9152_jesd/tx_axi/tx_ctrl /axi_ad9152_jesd/tx/tx_ctrl
connect_bd_intf_net /axi_ad9152_jesd/tx_axi/tx_cfg /axi_ad9152_jesd/tx/tx_cfg
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_event /axi_ad9152_jesd/tx_axi/tx_event
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_status /axi_ad9152_jesd/tx_axi/tx_status
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_ilas_config /axi_ad9152_jesd/tx_axi/tx_ilas_config
connect_bd_net /axi_ad9152_jesd/s_axi_aclk /axi_ad9152_jesd/tx_axi/s_axi_aclk
connect_bd_net /axi_ad9152_jesd/s_axi_aresetn /axi_ad9152_jesd/tx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9152_jesd/s_axi /axi_ad9152_jesd/tx_axi/s_axi
connect_bd_net /axi_ad9152_jesd/tx_axi/irq /axi_ad9152_jesd/irq
connect_bd_net /axi_ad9152_jesd/link_clk /axi_ad9152_jesd/tx_axi/core_clk
connect_bd_net /axi_ad9152_jesd/link_clk /axi_ad9152_jesd/tx/clk
connect_bd_net /axi_ad9152_jesd/device_clk /axi_ad9152_jesd/tx_axi/device_clk
connect_bd_net /axi_ad9152_jesd/device_clk /axi_ad9152_jesd/tx/device_clk
connect_bd_net /axi_ad9152_jesd/sync /axi_ad9152_jesd/tx/sync
connect_bd_net /axi_ad9152_jesd/sysref /axi_ad9152_jesd/tx/sysref
connect_bd_intf_net /axi_ad9152_jesd/tx_data /axi_ad9152_jesd/tx/tx_data
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_phy0 /axi_ad9152_jesd/tx_phy0
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_phy1 /axi_ad9152_jesd/tx_phy1
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_phy2 /axi_ad9152_jesd/tx_phy2
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_phy3 /axi_ad9152_jesd/tx_phy3
### adi_tpl_jesd204_tx_create axi_ad9152_tpl_core $TX_NUM_OF_LANES \
###                                                $TX_NUM_OF_CONVERTERS \
###                                                $TX_SAMPLES_PER_FRAME \
###                                                $TX_SAMPLE_WIDTH
  using ip: analog.com:user:ad_ip_jesd204_tpl_dac:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_dac_tpl_core_0
  using ip: xilinx.com:ip:xlconcat:2.1
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_data_concat0_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_enable_slice_0_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_valid_slice_0_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_enable_slice_1_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_valid_slice_1_0
connect_bd_net /axi_ad9152_tpl_core/s_axi_aclk /axi_ad9152_tpl_core/dac_tpl_core/s_axi_aclk
connect_bd_net /axi_ad9152_tpl_core/s_axi_aresetn /axi_ad9152_tpl_core/dac_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_ad9152_tpl_core/s_axi /axi_ad9152_tpl_core/dac_tpl_core/s_axi
connect_bd_net /axi_ad9152_tpl_core/dac_tpl_core/link_clk /axi_ad9152_tpl_core/link_clk
connect_bd_intf_net /axi_ad9152_tpl_core/dac_tpl_core/link /axi_ad9152_tpl_core/link
connect_bd_net /axi_ad9152_tpl_core/dac_tpl_core/enable /axi_ad9152_tpl_core/enable_slice_0/Din
connect_bd_net /axi_ad9152_tpl_core/dac_tpl_core/dac_valid /axi_ad9152_tpl_core/valid_slice_0/Din
connect_bd_net /axi_ad9152_tpl_core/enable_slice_0/Dout /axi_ad9152_tpl_core/dac_enable_0
connect_bd_net /axi_ad9152_tpl_core/valid_slice_0/Dout /axi_ad9152_tpl_core/dac_valid_0
connect_bd_net /axi_ad9152_tpl_core/dac_data_0 /axi_ad9152_tpl_core/data_concat0/In0
connect_bd_net /axi_ad9152_tpl_core/dac_tpl_core/enable /axi_ad9152_tpl_core/enable_slice_1/Din
connect_bd_net /axi_ad9152_tpl_core/dac_tpl_core/dac_valid /axi_ad9152_tpl_core/valid_slice_1/Din
connect_bd_net /axi_ad9152_tpl_core/enable_slice_1/Dout /axi_ad9152_tpl_core/dac_enable_1
connect_bd_net /axi_ad9152_tpl_core/valid_slice_1/Dout /axi_ad9152_tpl_core/dac_valid_1
connect_bd_net /axi_ad9152_tpl_core/dac_data_1 /axi_ad9152_tpl_core/data_concat0/In1
connect_bd_net /axi_ad9152_tpl_core/data_concat0/dout /axi_ad9152_tpl_core/dac_tpl_core/dac_ddata
connect_bd_net /axi_ad9152_tpl_core/dac_dunf /axi_ad9152_tpl_core/dac_tpl_core/dac_dunf
### ad_ip_instance util_upack2 axi_ad9152_upack [list \
###   NUM_OF_CHANNELS $TX_NUM_OF_CONVERTERS \
###   SAMPLES_PER_CHANNEL $TX_SAMPLES_PER_CHANNEL \
###   SAMPLE_DATA_WIDTH $TX_SAMPLE_WIDTH \
### ]
  using ip: analog.com:user:util_upack2:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ad9152_upack_0
### ad_ip_instance axi_dmac axi_ad9152_dma
  using ip: analog.com:user:axi_dmac:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ad9152_dma_0
### ad_ip_parameter axi_ad9152_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_ad9152_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_ad9152_dma CONFIG.ID 1
### ad_ip_parameter axi_ad9152_dma CONFIG.AXI_SLICE_SRC 1
### ad_ip_parameter axi_ad9152_dma CONFIG.AXI_SLICE_DEST 1
### ad_ip_parameter axi_ad9152_dma CONFIG.DMA_LENGTH_WIDTH 24
### ad_ip_parameter axi_ad9152_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9152_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9152_dma CONFIG.DMA_DATA_WIDTH_SRC 128
### ad_ip_parameter axi_ad9152_dma CONFIG.DMA_DATA_WIDTH_DEST $dac_data_width
### ad_dacfifo_create $dac_fifo_name $dac_data_width $dac_data_width $dac_fifo_address_width
DAN WAS HERE: axi_ad9152_fifo
 repo paths C:/reilly/proj/floodlight/hdl-main/library
ip is xilinx.com:user:util_dacfifo:1.0
Property                Type     Read-only  Value
ALL_SIM_TYPES           string*  true       rtl
ANSWER_RECORD           string   true       https://www.xilinx.com/search/support-keyword-search.html#q=util_dacfifo_v1_0
CHANGE_LOG              string   true       
CLASS                   string   true       ipdef
CORE_REVISION           long     true       1
DATASHEET               string   true       
DESCRIPTION             string   true       util_dacfifo_v1_0
DESIGN_TOOL_CONTEXTS    string*  true       HDL IPI Sysgen
DISPLAY_NAME            string   true       util_dacfifo_v1_0
INTERFACES              string*  true       
IS_AXI                  string   true       0
KNOWN_TARGETS           string*  true       synthesis simulation instantiation_template
LIBRARY                 string   true       user
LICENSE_KEYS            string*  true       
MODEL_NAME              string   true       util_dacfifo_v1_0
NAME                    string   true       util_dacfifo
PRODUCT_GUIDE           string   true       
PRODUCT_WEBPAGE         string   true       https://www.xilinx.com/xsw/util_dacfifo
REPOSITORY              string   true       c:/reilly/proj/floodlight/hdl-main/library
REQUIRES_LICENSE        bool     true       0
SIM_PRECOMPILE          bool     true       0
SUPPORTED_FAMILIES      string*  true       virtex7:ALL:Production
SUPPORTS_MODREF         bool     true       1
TAG                     string   true       util_dacfifo
TAXONOMY                string*  true       /BaseIP
TYPE                    string   true       
UNSUPPORTED_SIMULATORS  string*  true       
UPGRADE_FROM            string*  true       
UPGRADE_VERSIONS        string*  true       
VENDOR                  string   true       Xilinx, Inc.
VERSION                 string   true       1.0
VLNV                    string   true       xilinx.com:user:util_dacfifo:1.0
XML_FILE_NAME           string   true       c:/reilly/proj/floodlight/hdl-main/library/component.xml
DAN WARN: MULT IPS!
ip xilinx.com:user:util_dacfifo:1.0 repo c:/reilly/proj/floodlight/hdl-main/library
      vendor Xilinx, Inc.
ip analog.com:user:util_dacfifo:1.0 repo c:/reilly/proj/floodlight/hdl-main/library
      vendor Analog Devices
  using ip: analog.com:user:util_dacfifo:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ad9152_fifo_0
try to add ip param
is /axi_ad9152_fifo
props ALLOWED_SIM_MODELS CLASS COMBINED_SIM_MODEL CONFIG.ADDRESS_WIDTH CONFIG.Component_Name CONFIG.DATA_WIDTH CUSTOMIZATION_CRC LOCATION NAME PATH SCREENSIZE SDX_KERNEL SELECTED_SIM_MODEL TYPE VLNV
vlnv analog.com:user:util_dacfifo:1.0
### ad_ip_instance axi_adxcvr axi_ad9680_xcvr
  using ip: analog.com:user:axi_adxcvr:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0
### ad_ip_parameter axi_ad9680_xcvr CONFIG.NUM_OF_LANES $RX_NUM_OF_LANES
### ad_ip_parameter axi_ad9680_xcvr CONFIG.QPLL_ENABLE 0
### ad_ip_parameter axi_ad9680_xcvr CONFIG.TX_OR_RX_N 0
### adi_axi_jesd204_rx_create axi_ad9680_jesd $RX_NUM_OF_LANES
  using ip: analog.com:user:axi_jesd204_rx:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_rx_axi_0
  using ip: analog.com:user:jesd204_rx:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_rx_0
connect_bd_net /axi_ad9680_jesd/rx_axi/core_reset /axi_ad9680_jesd/rx/reset
connect_bd_net /axi_ad9680_jesd/rx_axi/device_reset /axi_ad9680_jesd/rx/device_reset
connect_bd_intf_net /axi_ad9680_jesd/rx_axi/rx_cfg /axi_ad9680_jesd/rx/rx_cfg
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_event /axi_ad9680_jesd/rx_axi/rx_event
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_status /axi_ad9680_jesd/rx_axi/rx_status
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_ilas_config /axi_ad9680_jesd/rx_axi/rx_ilas_config
connect_bd_net /axi_ad9680_jesd/s_axi_aclk /axi_ad9680_jesd/rx_axi/s_axi_aclk
connect_bd_net /axi_ad9680_jesd/s_axi_aresetn /axi_ad9680_jesd/rx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9680_jesd/s_axi /axi_ad9680_jesd/rx_axi/s_axi
connect_bd_net /axi_ad9680_jesd/rx_axi/irq /axi_ad9680_jesd/irq
connect_bd_net /axi_ad9680_jesd/link_clk /axi_ad9680_jesd/rx_axi/core_clk
connect_bd_net /axi_ad9680_jesd/link_clk /axi_ad9680_jesd/rx/clk
connect_bd_net /axi_ad9680_jesd/device_clk /axi_ad9680_jesd/rx_axi/device_clk
connect_bd_net /axi_ad9680_jesd/device_clk /axi_ad9680_jesd/rx/device_clk
connect_bd_net /axi_ad9680_jesd/rx/sync /axi_ad9680_jesd/sync
connect_bd_net /axi_ad9680_jesd/sysref /axi_ad9680_jesd/rx/sysref
connect_bd_net /axi_ad9680_jesd/rx/phy_en_char_align /axi_ad9680_jesd/phy_en_char_align
connect_bd_net /axi_ad9680_jesd/rx/rx_data /axi_ad9680_jesd/rx_data_tdata
connect_bd_net /axi_ad9680_jesd/rx/rx_valid /axi_ad9680_jesd/rx_data_tvalid
connect_bd_net /axi_ad9680_jesd/rx/rx_eof /axi_ad9680_jesd/rx_eof
connect_bd_net /axi_ad9680_jesd/rx/rx_sof /axi_ad9680_jesd/rx_sof
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy0 /axi_ad9680_jesd/rx_phy0
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy1 /axi_ad9680_jesd/rx_phy1
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy2 /axi_ad9680_jesd/rx_phy2
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy3 /axi_ad9680_jesd/rx_phy3
### adi_tpl_jesd204_rx_create axi_ad9680_tpl_core $RX_NUM_OF_LANES \
###                                                $RX_NUM_OF_CONVERTERS \
###                                                $RX_SAMPLES_PER_FRAME \
###                                                $RX_SAMPLE_WIDTH
  using ip: analog.com:user:ad_ip_jesd204_tpl_adc:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_adc_tpl_core_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_data_slice_0_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_enable_slice_0_1
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_valid_slice_0_1
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_data_slice_1_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_enable_slice_1_1
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_valid_slice_1_1
connect_bd_net /axi_ad9680_tpl_core/s_axi_aclk /axi_ad9680_tpl_core/adc_tpl_core/s_axi_aclk
connect_bd_net /axi_ad9680_tpl_core/s_axi_aresetn /axi_ad9680_tpl_core/adc_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_ad9680_tpl_core/s_axi /axi_ad9680_tpl_core/adc_tpl_core/s_axi
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/link_clk /axi_ad9680_tpl_core/link_clk
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/link_sof /axi_ad9680_tpl_core/link_sof
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_tpl_core/adc_tpl_core/link_data> is being overridden by the user with net <link_data_1>. This pin will not be connected as a part of interface connection <link>.
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/link_data /axi_ad9680_tpl_core/link_data
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_tpl_core/adc_tpl_core/link_valid> is being overridden by the user with net <link_valid_1>. This pin will not be connected as a part of interface connection <link>.
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/link_valid /axi_ad9680_tpl_core/link_valid
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/adc_data /axi_ad9680_tpl_core/data_slice_0/Din
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/enable /axi_ad9680_tpl_core/enable_slice_0/Din
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/adc_valid /axi_ad9680_tpl_core/valid_slice_0/Din
connect_bd_net /axi_ad9680_tpl_core/data_slice_0/Dout /axi_ad9680_tpl_core/adc_data_0
connect_bd_net /axi_ad9680_tpl_core/enable_slice_0/Dout /axi_ad9680_tpl_core/adc_enable_0
connect_bd_net /axi_ad9680_tpl_core/valid_slice_0/Dout /axi_ad9680_tpl_core/adc_valid_0
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/adc_data /axi_ad9680_tpl_core/data_slice_1/Din
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/enable /axi_ad9680_tpl_core/enable_slice_1/Din
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/adc_valid /axi_ad9680_tpl_core/valid_slice_1/Din
connect_bd_net /axi_ad9680_tpl_core/data_slice_1/Dout /axi_ad9680_tpl_core/adc_data_1
connect_bd_net /axi_ad9680_tpl_core/enable_slice_1/Dout /axi_ad9680_tpl_core/adc_enable_1
connect_bd_net /axi_ad9680_tpl_core/valid_slice_1/Dout /axi_ad9680_tpl_core/adc_valid_1
connect_bd_net /axi_ad9680_tpl_core/adc_dovf /axi_ad9680_tpl_core/adc_tpl_core/adc_dovf
### ad_ip_parameter axi_ad9680_tpl_core/adc_tpl_core CONFIG.CONVERTER_RESOLUTION 14
### ad_ip_parameter axi_ad9680_tpl_core/adc_tpl_core CONFIG.TWOS_COMPLEMENT 0                                              
### ad_ip_instance util_cpack2 axi_ad9680_cpack [list \
###   NUM_OF_CHANNELS $RX_NUM_OF_CONVERTERS \
###   SAMPLES_PER_CHANNEL $RX_SAMPLES_PER_CHANNEL \
###   SAMPLE_DATA_WIDTH $RX_SAMPLE_WIDTH \
###   ]
  using ip: analog.com:user:util_cpack2:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ad9680_cpack_0
### ad_ip_instance axi_dmac axi_ad9680_dma
  using ip: analog.com:user:axi_dmac:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_TYPE_SRC 1
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_ad9680_dma CONFIG.ID 0
### ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9680_dma CONFIG.SYNC_TRANSFER_START 0
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_LENGTH_WIDTH 24
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9680_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_DATA_WIDTH_SRC $adc_data_width
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_DATA_WIDTH_DEST 64
### ad_ip_instance quanet_regs qregs
  using ip: analog.com:user:quanet_regs:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_qregs_0
### puts "example bd cell is    [get_bd_cells axi_ad9680_dma]"
example bd cell is    /axi_ad9680_dma
### puts "comp is [get_property CONFIG.Component_Name [get_bd_cells axi_ad9680_dma]]"
comp is system_axi_ad9680_dma_0
### puts "  ip is [get_ips [get_property CONFIG.Component_Name [get_bd_cells axi_ad9680_dma]]]"
  ip is system_axi_ad9680_dma_0
### puts "  dir is [get_property IP_DIR [get_ips [get_property CONFIG.Component_Name [get_bd_cells axi_ad9680_dma]]]]"
  dir is c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0
### if {$sys_zynq == 0 || $sys_zynq == 1 || $sys_zynq == 2} {
###   puts "DAN: will call: ad_adcfifo_create $adc_fifo_name $adc_data_width $adc_data_width $adc_fifo_address_width"
###   puts [exec ls $project_system_dir]
###   # still only system.bd is there!
###   ad_adcfifo_create $adc_fifo_name $adc_data_width $adc_data_width $adc_fifo_address_width
### }
DAN: will call: ad_adcfifo_create axi_ad9680_fifo 128 128 16
system.bd
IN ADCFIFO_BD
  bd/system: system.bd
  using ip: xilinx.com:ip:proc_sys_reset:5.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_rstgen_0
DAN WARN: MULT IPS!
ip xilinx.com:interface.param:ddr4:1.0 repo C:/Xilinx/Vivado/2023.2/data/rsb/iprepos
      vendor Xilinx, Inc.
ip xilinx.com:ip:ddr4:2.2 repo C:/Xilinx/Vivado/2023.2/data/ip
      vendor Xilinx, Inc.
  using ip: xilinx.com:ip:ddr4:2.2
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2430.715 ; gain = 12.539
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
create_bd_cell: Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 2498.277 ; gain = 1772.309
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
Property                                     Type     Read-only  Value
ALLOWED_SIM_MODELS                           string*  true       tlm rtl
CLASS                                        string   true       bd_cell
CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ               string   false      100
CONFIG.ADDN_UI_CLKOUT2_FREQ_HZ               string   false      None
CONFIG.ADDN_UI_CLKOUT3_FREQ_HZ               string   false      None
CONFIG.ADDN_UI_CLKOUT4_FREQ_HZ               string   false      None
CONFIG.AL_SEL                                string   false      0
CONFIG.C0.ADDR_WIDTH                         string   false      17
CONFIG.C0.BANK_GROUP_WIDTH                   string   false      1
CONFIG.C0.CKE_WIDTH                          string   false      1
CONFIG.C0.CK_WIDTH                           string   false      1
CONFIG.C0.CS_WIDTH                           string   false      1
CONFIG.C0.ControllerType                     string   false      DDR4_SDRAM
CONFIG.C0.DDR4_ACT_SKEW                      string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_0                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_1                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_2                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_3                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_4                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_5                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_6                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_7                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_8                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_9                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_10                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_11                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_12                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_13                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_14                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_15                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_16                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_17                  string   false      0
CONFIG.C0.DDR4_AUTO_AP_COL_A3                string   false      false
CONFIG.C0.DDR4_AutoPrecharge                 string   false      false
CONFIG.C0.DDR4_AxiAddressWidth               string   false      31
CONFIG.C0.DDR4_AxiArbitrationScheme          string   false      RD_PRI_REG
CONFIG.C0.DDR4_AxiDataWidth                  string   false      512
CONFIG.C0.DDR4_AxiIDWidth                    string   false      4
CONFIG.C0.DDR4_AxiNarrowBurst                string   false      false
CONFIG.C0.DDR4_AxiSelection                  string   false      true
CONFIG.C0.DDR4_BA_SKEW_0                     string   false      0
CONFIG.C0.DDR4_BA_SKEW_1                     string   false      0
CONFIG.C0.DDR4_BG_SKEW_0                     string   false      0
CONFIG.C0.DDR4_BG_SKEW_1                     string   false      0
CONFIG.C0.DDR4_BurstLength                   string   false      8
CONFIG.C0.DDR4_BurstType                     string   false      Sequential
CONFIG.C0.DDR4_CKE_SKEW_0                    string   false      0
CONFIG.C0.DDR4_CKE_SKEW_1                    string   false      0
CONFIG.C0.DDR4_CKE_SKEW_2                    string   false      0
CONFIG.C0.DDR4_CKE_SKEW_3                    string   false      0
CONFIG.C0.DDR4_CK_SKEW_0                     string   false      0
CONFIG.C0.DDR4_CK_SKEW_1                     string   false      0
CONFIG.C0.DDR4_CK_SKEW_2                     string   false      0
CONFIG.C0.DDR4_CK_SKEW_3                     string   false      0
CONFIG.C0.DDR4_CLKFBOUT_MULT                 string   false      5
CONFIG.C0.DDR4_CLKOUT0_DIVIDE                string   false      5
CONFIG.C0.DDR4_CS_SKEW_0                     string   false      0
CONFIG.C0.DDR4_CS_SKEW_1                     string   false      0
CONFIG.C0.DDR4_CS_SKEW_2                     string   false      0
CONFIG.C0.DDR4_CS_SKEW_3                     string   false      0
CONFIG.C0.DDR4_Capacity                      string   false      512
CONFIG.C0.DDR4_CasLatency                    string   false      18
CONFIG.C0.DDR4_CasWriteLatency               string   false      12
CONFIG.C0.DDR4_ChipSelect                    string   false      true
CONFIG.C0.DDR4_Clamshell                     string   false      false
CONFIG.C0.DDR4_CustomParts                   string   false      no_file_loaded
CONFIG.C0.DDR4_DIVCLK_DIVIDE                 string   false      1
CONFIG.C0.DDR4_DataMask                      string   false      DM_NO_DBI
CONFIG.C0.DDR4_DataWidth                     string   false      64
CONFIG.C0.DDR4_EN_PARITY                     string   false      false
CONFIG.C0.DDR4_Ecc                           string   false      false
CONFIG.C0.DDR4_Enable_LVAUX                  string   false      false
CONFIG.C0.DDR4_InputClockPeriod              string   false      3332
CONFIG.C0.DDR4_LR_SKEW_0                     string   false      0
CONFIG.C0.DDR4_LR_SKEW_1                     string   false      0
CONFIG.C0.DDR4_MCS_ECC                       string   false      false
CONFIG.C0.DDR4_Mem_Add_Map                   string   false      ROW_COLUMN_BANK
CONFIG.C0.DDR4_MemoryName                    string   false      MainMemory
CONFIG.C0.DDR4_MemoryPart                    string   false      MT40A256M16GE-075E
CONFIG.C0.DDR4_MemoryType                    string   false      Components
CONFIG.C0.DDR4_MemoryVoltage                 string   false      1.2V
CONFIG.C0.DDR4_ODT_SKEW_0                    string   false      0
CONFIG.C0.DDR4_ODT_SKEW_1                    string   false      0
CONFIG.C0.DDR4_ODT_SKEW_2                    string   false      0
CONFIG.C0.DDR4_ODT_SKEW_3                    string   false      0
CONFIG.C0.DDR4_OnDieTermination              string   false      RZQ/6
CONFIG.C0.DDR4_Ordering                      string   false      Normal
CONFIG.C0.DDR4_OutputDriverImpedenceControl  string   false      RZQ/7
CONFIG.C0.DDR4_PAR_SKEW                      string   false      0
CONFIG.C0.DDR4_PhyClockRatio                 string   false      4:1
CONFIG.C0.DDR4_RESTORE_CRC                   string   false      false
CONFIG.C0.DDR4_SAVE_RESTORE                  string   false      false
CONFIG.C0.DDR4_SELF_REFRESH                  string   false      false
CONFIG.C0.DDR4_Slot                          string   false      Single
CONFIG.C0.DDR4_Specify_MandD                 string   false      false
CONFIG.C0.DDR4_TREFI                         string   false      0
CONFIG.C0.DDR4_TRFC                          string   false      0
CONFIG.C0.DDR4_TRFC_DLR                      string   false      0
CONFIG.C0.DDR4_TXPR                          string   false      0
CONFIG.C0.DDR4_TimePeriod                    string   false      833
CONFIG.C0.DDR4_UserRefresh_ZQCS              string   false      false
CONFIG.C0.DDR4_isCKEShared                   string   false      false
CONFIG.C0.DDR4_isCustom                      string   false      false
CONFIG.C0.DDR4_nCK_TREFI                     string   false      0
CONFIG.C0.DDR4_nCK_TRFC                      string   false      0
CONFIG.C0.DDR4_nCK_TRFC_DLR                  string   false      0
CONFIG.C0.DDR4_nCK_TXPR                      string   false      5
CONFIG.C0.LR_WIDTH                           string   false      1
CONFIG.C0.MIGRATION                          string   false      false
CONFIG.C0.ODT_WIDTH                          string   false      1
CONFIG.C0.StackHeight                        string   false      1
CONFIG.C0_CLOCK_BOARD_INTERFACE              string   false      user_si570_sysclk
CONFIG.C0_DDR4_BOARD_INTERFACE               string   false      ddr4_sdram_075
CONFIG.C0_DDR4_MEMORY_MAP_BASEADDR           string   false      0x00000000
CONFIG.C0_DDR4_MEMORY_MAP_CTRL_BASEADDR      string   false      0x00000000
CONFIG.C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR      string   false      0xFFFFFFFF
CONFIG.C0_DDR4_MEMORY_MAP_HIGHADDR           string   false      0xFFFFFFFF
CONFIG.CLKOUT6                               string   false      false
CONFIG.Component_Name                        string   true       system_axi_ddr_cntrl_0
CONFIG.DCI_Cascade                           string   false      false
CONFIG.DIFF_TERM_SYSCLK                      string   false      false
CONFIG.Debug_Signal                          string   false      Disable
CONFIG.Default_Bank_Selections               string   false      false
CONFIG.EN_PP_4R_MIR                          string   false      false
CONFIG.Enable_SysPorts                       string   false      true
CONFIG.Example_TG                            string   false      SIMPLE_TG
CONFIG.IOPowerReduction                      string   false      OFF
CONFIG.IO_Power_Reduction                    string   false      false
CONFIG.IS_FROM_PHY                           string   false      1
CONFIG.MCS_DBG_EN                            string   false      false
CONFIG.MCS_WO_DSP                            string   false      false
CONFIG.No_Controller                         string   false      1
CONFIG.PARTIAL_RECONFIG_FLOW_MIG             string   false      false
CONFIG.PING_PONG_PHY                         string   false      1
CONFIG.Phy_Only                              string   false      Complete_Memory_Controller
CONFIG.RECONFIG_XSDB_SAVE_RESTORE            string   false      false
CONFIG.RESET_BOARD_INTERFACE                 string   false      Custom
CONFIG.Reference_Clock                       string   false      Differential
CONFIG.SET_DW_TO_40                          string   false      false
CONFIG.Simulation_Mode                       string   false      BFM
CONFIG.System_Clock                          string   false      Differential
CONFIG.TIMING_3DS                            string   false      false
CONFIG.TIMING_OP1                            string   false      false
CONFIG.TIMING_OP2                            string   false      false
LOCATION                                     string   false      
NAME                                         string   false      axi_ddr_cntrl
PATH                                         string   true       /axi_ddr_cntrl
SCREENSIZE                                   string   false      
SELECTED_SIM_MODEL                           enum     false      rtl
TYPE                                         string   true       ip
VLNV                                         string   true       xilinx.com:ip:ddr4:2.2
  bd/system: ip
system.bd
  bd/system/ip: system_axi_ddr_cntrl_0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
connect_bd_intf_net /ddr4 /axi_ddr_cntrl/C0_DDR4
connect_bd_intf_net /sys_clk /axi_ddr_cntrl/C0_SYS_CLK
will add adcfifo
  using ip: analog.com:user:axi_adcfifo:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0
done add adcfifo
connect_bd_intf_net /axi_ddr_cntrl/C0_DDR4_S_AXI /axi_ad9680_fifo/axi
connect_bd_net /axi_ddr_cntrl/c0_ddr4_ui_clk /axi_ad9680_fifo/axi_clk
connect_bd_net /axi_ddr_cntrl/c0_ddr4_ui_clk /axi_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_rstgen/ext_reset_in
connect_bd_net /axi_rstgen/peripheral_aresetn /axi_ad9680_fifo/axi_resetn
connect_bd_net /axi_rstgen/peripheral_aresetn /axi_ddr_cntrl/c0_ddr4_aresetn
Slave segment '/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/axi_ad9680_fifo/axi' at <0x8000_0000 [ 2G ]>.
### ad_ip_instance util_adxcvr util_daq3_xcvr
  using ip: analog.com:user:util_adxcvr:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_util_daq3_xcvr_0
### ad_ip_parameter util_daq3_xcvr CONFIG.RX_NUM_OF_LANES $MAX_RX_NUM_OF_LANES
### ad_ip_parameter util_daq3_xcvr CONFIG.TX_NUM_OF_LANES $MAX_TX_NUM_OF_LANES
### ad_ip_parameter util_daq3_xcvr CONFIG.QPLL_REFCLK_DIV 1
### ad_ip_parameter util_daq3_xcvr CONFIG.QPLL_FBDIV_RATIO 1
### ad_ip_parameter util_daq3_xcvr CONFIG.QPLL_FBDIV 0x30;
### ad_ip_parameter util_daq3_xcvr CONFIG.RX_OUT_DIV 1
### ad_ip_parameter util_daq3_xcvr CONFIG.TX_OUT_DIV 1
### ad_ip_parameter util_daq3_xcvr CONFIG.RX_DFE_LPM_CFG 0x0904
### ad_ip_parameter util_daq3_xcvr CONFIG.RX_CDR_CFG 0x0B000023FF10400020
### ad_connect  $sys_cpu_resetn util_daq3_xcvr/up_rstn
connect_bd_net -net /sys_cpu_resetn /util_daq3_xcvr/up_rstn
### ad_connect  $sys_cpu_clk util_daq3_xcvr/up_clk
connect_bd_net -net /sys_cpu_clk /util_daq3_xcvr/up_clk
### create_bd_port -dir I tx_ref_clk_0
### create_bd_port -dir I rx_ref_clk_0
### ad_xcvrpll  tx_ref_clk_0 util_daq3_xcvr/qpll_ref_clk_*
### ad_xcvrpll  rx_ref_clk_0 util_daq3_xcvr/cpll_ref_clk_*
### ad_xcvrpll  axi_ad9152_xcvr/up_pll_rst util_daq3_xcvr/up_qpll_rst_*
### ad_xcvrpll  axi_ad9680_xcvr/up_pll_rst util_daq3_xcvr/up_cpll_rst_*
### ad_xcvrcon  util_daq3_xcvr axi_ad9152_xcvr axi_ad9152_jesd {0 2 3 1} {} {} $MAX_TX_NUM_OF_LANES
  using ip: xilinx.com:ip:proc_sys_reset:5.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9152_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9152_jesd_rstgen/ext_reset_in
connect_bd_intf_net /axi_ad9152_xcvr/up_cm_0 /util_daq3_xcvr/up_cm_0
connect_bd_intf_net /axi_ad9152_xcvr/up_ch_0 /util_daq3_xcvr/up_tx_0
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /util_daq3_xcvr/tx_clk_0
connect_bd_intf_net /util_daq3_xcvr/tx_0 /axi_ad9152_jesd/tx_phy0
connect_bd_net /util_daq3_xcvr/tx_0_p /tx_data_0_p
connect_bd_net /util_daq3_xcvr/tx_0_n /tx_data_0_n
connect_bd_intf_net /axi_ad9152_xcvr/up_ch_1 /util_daq3_xcvr/up_tx_2
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /util_daq3_xcvr/tx_clk_2
connect_bd_intf_net /util_daq3_xcvr/tx_2 /axi_ad9152_jesd/tx_phy1
connect_bd_net /util_daq3_xcvr/tx_1_p /tx_data_1_p
connect_bd_net /util_daq3_xcvr/tx_1_n /tx_data_1_n
connect_bd_intf_net /axi_ad9152_xcvr/up_ch_2 /util_daq3_xcvr/up_tx_3
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /util_daq3_xcvr/tx_clk_3
connect_bd_intf_net /util_daq3_xcvr/tx_3 /axi_ad9152_jesd/tx_phy2
connect_bd_net /util_daq3_xcvr/tx_2_p /tx_data_2_p
connect_bd_net /util_daq3_xcvr/tx_2_n /tx_data_2_n
connect_bd_intf_net /axi_ad9152_xcvr/up_ch_3 /util_daq3_xcvr/up_tx_1
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /util_daq3_xcvr/tx_clk_1
connect_bd_intf_net /util_daq3_xcvr/tx_1 /axi_ad9152_jesd/tx_phy3
connect_bd_net /util_daq3_xcvr/tx_3_p /tx_data_3_p
connect_bd_net /util_daq3_xcvr/tx_3_n /tx_data_3_n
connect_bd_net /axi_ad9152_jesd/sysref /tx_sysref_0
connect_bd_net /axi_ad9152_jesd/sync /tx_sync_0
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9152_jesd/device_clk
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9152_jesd/link_clk
### ad_connect  util_daq3_xcvr/tx_out_clk_0 axi_ad9152_tpl_core/link_clk
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9152_tpl_core/link_clk
### ad_connect  axi_ad9152_jesd/tx_data axi_ad9152_tpl_core/link
connect_bd_intf_net /axi_ad9152_jesd/tx_data /axi_ad9152_tpl_core/link
### ad_connect  util_daq3_xcvr/tx_out_clk_0 axi_ad9152_upack/clk
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9152_upack/clk
### ad_connect  axi_ad9152_jesd_rstgen/peripheral_reset axi_ad9152_upack/reset
connect_bd_net /axi_ad9152_jesd_rstgen/peripheral_reset /axi_ad9152_upack/reset
### ad_connect  axi_ad9152_tpl_core/dac_valid_0 axi_ad9152_upack/fifo_rd_en
connect_bd_net /axi_ad9152_tpl_core/dac_valid_0 /axi_ad9152_upack/fifo_rd_en
### for {set i 0} {$i < $TX_NUM_OF_CONVERTERS} {incr i} {
###   ad_connect  axi_ad9152_tpl_core/dac_enable_$i axi_ad9152_upack/enable_$i
###   ad_connect  axi_ad9152_tpl_core/dac_data_$i axi_ad9152_upack/fifo_rd_data_$i
### }
connect_bd_net /axi_ad9152_tpl_core/dac_enable_0 /axi_ad9152_upack/enable_0
connect_bd_net /axi_ad9152_tpl_core/dac_data_0 /axi_ad9152_upack/fifo_rd_data_0
connect_bd_net /axi_ad9152_tpl_core/dac_enable_1 /axi_ad9152_upack/enable_1
connect_bd_net /axi_ad9152_tpl_core/dac_data_1 /axi_ad9152_upack/fifo_rd_data_1
### if {$sys_zynq == 0 || $sys_zynq == 1 || $sys_zynq == 2 } { 
###     ad_connect  $sys_dma_clk axi_ad9152_fifo/dma_clk
###     ad_connect  $sys_dma_reset axi_ad9152_fifo/dma_rst
###     ad_connect  $sys_dma_clk axi_ad9152_dma/m_axis_aclk
###     ad_connect  $sys_dma_resetn axi_ad9152_dma/m_src_axi_aresetn
###     ad_connect  axi_ad9152_fifo/bypass GND
### }
connect_bd_net -net /sys_250m_clk /axi_ad9152_fifo/dma_clk
connect_bd_net -net /sys_250m_reset /axi_ad9152_fifo/dma_rst
connect_bd_net -net /sys_250m_clk /axi_ad9152_dma/m_axis_aclk
connect_bd_net -net /sys_250m_resetn /axi_ad9152_dma/m_src_axi_aresetn
connect_bd_net /GND_1/dout /axi_ad9152_fifo/bypass
### ad_connect  util_daq3_xcvr/tx_out_clk_0 axi_ad9152_fifo/dac_clk
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9152_fifo/dac_clk
### ad_connect  axi_ad9152_jesd_rstgen/peripheral_reset axi_ad9152_fifo/dac_rst
connect_bd_net /axi_ad9152_jesd_rstgen/peripheral_reset /axi_ad9152_fifo/dac_rst
### ad_connect  axi_ad9152_upack/s_axis_valid VCC
connect_bd_net /VCC_1/dout /axi_ad9152_upack/s_axis_valid
### ad_connect  axi_ad9152_upack/s_axis_ready axi_ad9152_fifo/dac_valid
connect_bd_net /axi_ad9152_upack/s_axis_ready /axi_ad9152_fifo/dac_valid
### ad_connect  axi_ad9152_upack/s_axis_data axi_ad9152_fifo/dac_data
connect_bd_net /axi_ad9152_upack/s_axis_data /axi_ad9152_fifo/dac_data
### ad_connect  axi_ad9152_tpl_core/dac_dunf axi_ad9152_fifo/dac_dunf
connect_bd_net /axi_ad9152_tpl_core/dac_dunf /axi_ad9152_fifo/dac_dunf
### ad_connect  axi_ad9152_fifo/dma_xfer_req axi_ad9152_dma/m_axis_xfer_req
connect_bd_net /axi_ad9152_fifo/dma_xfer_req /axi_ad9152_dma/m_axis_xfer_req
### ad_connect  axi_ad9152_fifo/dma_ready axi_ad9152_dma/m_axis_ready
connect_bd_net /axi_ad9152_fifo/dma_ready /axi_ad9152_dma/m_axis_ready
### ad_connect  axi_ad9152_fifo/dma_data axi_ad9152_dma/m_axis_data
connect_bd_net /axi_ad9152_fifo/dma_data /axi_ad9152_dma/m_axis_data
### ad_connect  axi_ad9152_fifo/dma_valid axi_ad9152_dma/m_axis_valid
connect_bd_net /axi_ad9152_fifo/dma_valid /axi_ad9152_dma/m_axis_valid
### ad_connect  axi_ad9152_fifo/dma_xfer_last axi_ad9152_dma/m_axis_last
connect_bd_net /axi_ad9152_fifo/dma_xfer_last /axi_ad9152_dma/m_axis_last
### ad_xcvrcon  util_daq3_xcvr axi_ad9680_xcvr axi_ad9680_jesd {} {} {} $MAX_RX_NUM_OF_LANES
  using ip: xilinx.com:ip:proc_sys_reset:5.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /axi_ad9680_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_jesd_rstgen/ext_reset_in
connect_bd_intf_net /axi_ad9680_xcvr/up_es_0 /util_daq3_xcvr/up_es_0
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq3_xcvr/rx_calign_0
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_0 /util_daq3_xcvr/up_rx_0
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /util_daq3_xcvr/rx_clk_0
connect_bd_intf_net /util_daq3_xcvr/rx_0 /axi_ad9680_jesd/rx_phy0
connect_bd_net /util_daq3_xcvr/rx_0_p /rx_data_0_p
connect_bd_net /util_daq3_xcvr/rx_0_n /rx_data_0_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_1 /util_daq3_xcvr/up_es_1
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq3_xcvr/rx_calign_1
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_1 /util_daq3_xcvr/up_rx_1
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /util_daq3_xcvr/rx_clk_1
connect_bd_intf_net /util_daq3_xcvr/rx_1 /axi_ad9680_jesd/rx_phy1
connect_bd_net /util_daq3_xcvr/rx_1_p /rx_data_1_p
connect_bd_net /util_daq3_xcvr/rx_1_n /rx_data_1_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_2 /util_daq3_xcvr/up_es_2
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq3_xcvr/rx_calign_2
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_2 /util_daq3_xcvr/up_rx_2
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /util_daq3_xcvr/rx_clk_2
connect_bd_intf_net /util_daq3_xcvr/rx_2 /axi_ad9680_jesd/rx_phy2
connect_bd_net /util_daq3_xcvr/rx_2_p /rx_data_2_p
connect_bd_net /util_daq3_xcvr/rx_2_n /rx_data_2_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_3 /util_daq3_xcvr/up_es_3
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq3_xcvr/rx_calign_3
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_3 /util_daq3_xcvr/up_rx_3
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /util_daq3_xcvr/rx_clk_3
connect_bd_intf_net /util_daq3_xcvr/rx_3 /axi_ad9680_jesd/rx_phy3
connect_bd_net /util_daq3_xcvr/rx_3_p /rx_data_3_p
connect_bd_net /util_daq3_xcvr/rx_3_n /rx_data_3_n
connect_bd_net /axi_ad9680_jesd/sysref /rx_sysref_0
connect_bd_net /axi_ad9680_jesd/sync /rx_sync_0
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /axi_ad9680_jesd/device_clk
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /axi_ad9680_jesd/link_clk
### ad_connect  util_daq3_xcvr/rx_out_clk_0 axi_ad9680_tpl_core/link_clk
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /axi_ad9680_tpl_core/link_clk
### ad_connect  axi_ad9680_jesd/rx_sof axi_ad9680_tpl_core/link_sof
connect_bd_net /axi_ad9680_jesd/rx_sof /axi_ad9680_tpl_core/link_sof
### ad_connect  axi_ad9680_jesd/rx_data_tdata axi_ad9680_tpl_core/link_data
connect_bd_net /axi_ad9680_jesd/rx_data_tdata /axi_ad9680_tpl_core/link_data
### ad_connect  axi_ad9680_jesd/rx_data_tvalid axi_ad9680_tpl_core/link_valid
connect_bd_net /axi_ad9680_jesd/rx_data_tvalid /axi_ad9680_tpl_core/link_valid
### ad_connect  axi_ad9680_tpl_core/adc_valid_0 axi_ad9680_cpack/fifo_wr_en
connect_bd_net /axi_ad9680_tpl_core/adc_valid_0 /axi_ad9680_cpack/fifo_wr_en
### if {$sys_zynq == 0 || $sys_zynq == 1 || $sys_zynq == 2 } {
###     ad_connect  util_daq3_xcvr/rx_out_clk_0 axi_ad9680_fifo/adc_clk
###     ad_connect  axi_ad9680_jesd_rstgen/peripheral_reset axi_ad9680_fifo/adc_rst
###     ad_connect  axi_ad9680_cpack/packed_fifo_wr_en axi_ad9680_fifo/adc_wr
###     ad_connect  axi_ad9680_cpack/packed_fifo_wr_data axi_ad9680_fifo/adc_wdata
###     ad_connect  $sys_dma_clk axi_ad9680_fifo/dma_clk
###     ad_connect  $sys_dma_clk axi_ad9680_dma/s_axis_aclk
###     ad_connect  $sys_dma_resetn axi_ad9680_dma/m_dest_axi_aresetn
###     ad_connect  axi_ad9680_fifo/dma_wr       axi_ad9680_dma/s_axis_valid
###     ad_connect  axi_ad9680_fifo/dma_wdata    axi_ad9680_dma/s_axis_data
###     ad_connect  axi_ad9680_fifo/dma_wready   axi_ad9680_dma/s_axis_ready
###     ad_connect  axi_ad9680_fifo/dma_xfer_req axi_ad9680_dma/s_axis_xfer_req
###     ad_connect  axi_ad9680_tpl_core/adc_dovf axi_ad9680_fifo/adc_wovf
### }
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /axi_ad9680_fifo/adc_clk
connect_bd_net /axi_ad9680_jesd_rstgen/peripheral_reset /axi_ad9680_fifo/adc_rst
connect_bd_net /axi_ad9680_cpack/packed_fifo_wr_en /axi_ad9680_fifo/adc_wr
connect_bd_net /axi_ad9680_cpack/packed_fifo_wr_data /axi_ad9680_fifo/adc_wdata
connect_bd_net -net /sys_250m_clk /axi_ad9680_fifo/dma_clk
connect_bd_net -net /sys_250m_clk /axi_ad9680_dma/s_axis_aclk
connect_bd_net -net /sys_250m_resetn /axi_ad9680_dma/m_dest_axi_aresetn
connect_bd_net /axi_ad9680_fifo/dma_wr /axi_ad9680_dma/s_axis_valid
connect_bd_net /axi_ad9680_fifo/dma_wdata /axi_ad9680_dma/s_axis_data
connect_bd_net /axi_ad9680_fifo/dma_wready /axi_ad9680_dma/s_axis_ready
connect_bd_net /axi_ad9680_fifo/dma_xfer_req /axi_ad9680_dma/s_axis_xfer_req
connect_bd_net /axi_ad9680_tpl_core/adc_dovf /axi_ad9680_fifo/adc_wovf
### puts "dans connections1"
dans connections1
### ad_connect  util_daq3_xcvr/tx_out_clk_0 axi_ad9680_fifo/dac_clk
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9680_fifo/dac_clk
### ad_connect  axi_ad9152_fifo/dac_xfer_out axi_ad9680_fifo/dac_txed
connect_bd_net /axi_ad9152_fifo/dac_xfer_out /axi_ad9680_fifo/dac_txed
### ad_connect  axi_sysid_0/reg4_o axi_ad9152_fifo/reg4
connect_bd_net /axi_sysid_0/reg4_o /axi_ad9152_fifo/reg4
### ad_connect  qregs/regs_w            axi_ad9152_fifo/regs_w
connect_bd_net /qregs/regs_w /axi_ad9152_fifo/regs_w
### ad_connect  axi_ad9152_fifo/regs_r  qregs/regs_r
connect_bd_net /axi_ad9152_fifo/regs_r /qregs/regs_r
### puts "dans connections"
dans connections
### ad_connect  util_daq3_xcvr/rx_out_clk_0 axi_ad9680_cpack/clk
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /axi_ad9680_cpack/clk
### ad_connect  axi_ad9680_jesd_rstgen/peripheral_reset axi_ad9680_cpack/reset
connect_bd_net /axi_ad9680_jesd_rstgen/peripheral_reset /axi_ad9680_cpack/reset
### for {set i 0} {$i < $RX_NUM_OF_CONVERTERS} {incr i} {
###   ad_connect  axi_ad9680_tpl_core/adc_enable_$i axi_ad9680_cpack/enable_$i
###   ad_connect  axi_ad9680_tpl_core/adc_data_$i axi_ad9680_cpack/fifo_wr_data_$i
### }
connect_bd_net /axi_ad9680_tpl_core/adc_enable_0 /axi_ad9680_cpack/enable_0
connect_bd_net /axi_ad9680_tpl_core/adc_data_0 /axi_ad9680_cpack/fifo_wr_data_0
connect_bd_net /axi_ad9680_tpl_core/adc_enable_1 /axi_ad9680_cpack/enable_1
connect_bd_net /axi_ad9680_tpl_core/adc_data_1 /axi_ad9680_cpack/fifo_wr_data_1
### ad_cpu_interconnect 0x44A60000 axi_ad9152_xcvr
connect_bd_net -net /sys_cpu_clk /axi_ad9152_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9152_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_hpm0_lpd_interconnect/M01_AXI /axi_ad9152_xcvr/s_axi
create_bd_addr_seg -range 0x00010000 -offset 2225471488 /sys_ps8/Data /axi_ad9152_xcvr/s_axi/axi_lite SEG_data_axi_ad9152_xcvr
### ad_cpu_interconnect 0x44A04000 axi_ad9152_tpl_core
/axi_ad9152_tpl_core/dac_tpl_core/s_axi_aclk
/axi_ad9152_tpl_core/dac_tpl_core
connect_bd_net -net /sys_cpu_clk /axi_ad9152_tpl_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9152_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_hpm0_lpd_interconnect/M02_AXI /axi_ad9152_tpl_core/s_axi
create_bd_addr_seg -range 0x00002000 -offset 2225094656 /sys_ps8/Data /axi_ad9152_tpl_core/dac_tpl_core/s_axi/axi_lite SEG_data_axi_ad9152_tpl_core
### ad_cpu_interconnect 0x44A90000 axi_ad9152_jesd
/axi_ad9152_jesd/tx_axi/s_axi_aclk
/axi_ad9152_jesd/tx_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9152_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9152_jesd/s_axi_aresetn
connect_bd_intf_net /axi_hpm0_lpd_interconnect/M03_AXI /axi_ad9152_jesd/s_axi
create_bd_addr_seg -range 0x00004000 -offset 2225668096 /sys_ps8/Data /axi_ad9152_jesd/tx_axi/s_axi/axi_lite SEG_data_axi_ad9152_jesd
### ad_cpu_interconnect 0x7c420000 axi_ad9152_dma
connect_bd_net -net /sys_cpu_clk /axi_ad9152_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9152_dma/s_axi_aresetn
connect_bd_intf_net /axi_hpm0_lpd_interconnect/M04_AXI /axi_ad9152_dma/s_axi
create_bd_addr_seg -range 0x1000 -offset 2621571072 /sys_ps8/Data /axi_ad9152_dma/s_axi/axi_lite SEG_data_axi_ad9152_dma
### ad_cpu_interconnect 0x44A50000 axi_ad9680_xcvr
connect_bd_net -net /sys_cpu_clk /axi_ad9680_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_hpm0_lpd_interconnect/M05_AXI /axi_ad9680_xcvr/s_axi
create_bd_addr_seg -range 0x00010000 -offset 2225405952 /sys_ps8/Data /axi_ad9680_xcvr/s_axi/axi_lite SEG_data_axi_ad9680_xcvr
### ad_cpu_interconnect 0x44A10000 axi_ad9680_tpl_core
/axi_ad9680_tpl_core/adc_tpl_core/s_axi_aclk
/axi_ad9680_tpl_core/adc_tpl_core
connect_bd_net -net /sys_cpu_clk /axi_ad9680_tpl_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_hpm0_lpd_interconnect/M06_AXI /axi_ad9680_tpl_core/s_axi
create_bd_addr_seg -range 0x00002000 -offset 2225143808 /sys_ps8/Data /axi_ad9680_tpl_core/adc_tpl_core/s_axi/axi_lite SEG_data_axi_ad9680_tpl_core
### ad_cpu_interconnect 0x44AA0000 axi_ad9680_jesd
/axi_ad9680_jesd/rx_axi/s_axi_aclk
/axi_ad9680_jesd/rx_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9680_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_jesd/s_axi_aresetn
connect_bd_intf_net /axi_hpm0_lpd_interconnect/M07_AXI /axi_ad9680_jesd/s_axi
create_bd_addr_seg -range 0x00004000 -offset 2225733632 /sys_ps8/Data /axi_ad9680_jesd/rx_axi/s_axi/axi_lite SEG_data_axi_ad9680_jesd
### ad_cpu_interconnect 0x44ab0000 qregs
connect_bd_net -net /sys_cpu_clk /qregs/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /qregs/s_axi_aresetn
connect_bd_intf_net /axi_hpm0_lpd_interconnect/M08_AXI /qregs/s_axi
create_bd_addr_seg -range 0x00010000 -offset 2225799168 /sys_ps8/Data /qregs/s_axi/axi_lite SEG_data_qregs
### ad_cpu_interconnect 0x7c400000 axi_ad9680_dma
connect_bd_net -net /sys_cpu_clk /axi_ad9680_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_dma/s_axi_aresetn
connect_bd_intf_net /axi_hpm0_lpd_interconnect/M09_AXI /axi_ad9680_dma/s_axi
create_bd_addr_seg -range 0x1000 -offset 2621440000 /sys_ps8/Data /axi_ad9680_dma/s_axi/axi_lite SEG_data_axi_ad9680_dma
### if {$sys_zynq == 0 || $sys_zynq == 1 || $sys_zynq==2 } {
### 
###     # from ADC dmac to PS
###     ad_mem_hp1_interconnect $sys_dma_clk sys_ps7/S_AXI_HP1
###     ad_mem_hp1_interconnect $sys_dma_clk axi_ad9152_dma/m_src_axi
### 
###     # from PS to DAC dmac
###     ad_mem_hp2_interconnect $sys_dma_clk sys_ps7/S_AXI_HP2
###     ad_mem_hp2_interconnect $sys_dma_clk axi_ad9680_dma/m_dest_axi
### 
###     # not sure yet what this is for.
###     # seems to be something that DMAs either status or DMA addr delimiter fields
###     # back to the processor.  But then I'm not sure why that wasn't implemented simply
###     # as readable registers.
###     ad_mem_hp3_interconnect $sys_cpu_clk sys_ps7/S_AXI_HP3
###     ad_mem_hp3_interconnect $sys_cpu_clk axi_ad9680_xcvr/m_axi
### }
DAN: ad_mem_hpx_interconnect: connect_type smartconnect
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
  using ip: xilinx.com:ip:smartconnect:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0
connect_bd_net -net /sys_250m_resetn /axi_hp1_interconnect/aresetn
connect_bd_net -net /sys_250m_clk /axi_hp1_interconnect/aclk
connect_bd_intf_net /axi_hp1_interconnect/M00_AXI /sys_ps8/S_AXI_HP1_FPD
connect_bd_net -net /sys_250m_clk /sys_ps8/saxihp1_fpd_aclk
DAN: ad_mem_hpx_interconnect: connect_type smartconnect
connect_bd_intf_net /axi_hp1_interconnect/S00_AXI /axi_ad9152_dma/m_src_axi
connect_bd_net -net /sys_250m_clk /axi_ad9152_dma/m_src_axi_aclk
WARNING: [BD 41-1743] Cannot assign slave segment '/sys_ps8/SAXIGP3/HP1_DDR_HIGH' into address space '/axi_ad9152_dma/m_src_axi' because no valid addressing path exists. The addressing path from slave segment '/sys_ps8/SAXIGP3/HP1_DDR_HIGH' to address space '/axi_ad9152_dma/m_src_axi' terminates at master interface '/axi_ad9152_dma/m_src_axi'. The apertures for this interface {<0x0_0000_0000 [ 4G ]>} do not intersect with previous path apertures {<0x8_0000_0000 [ 32G ]>}. This assignment will be automatically excluded.
Slave segment '/sys_ps8/SAXIGP3/HP1_DDR_LOW' is being assigned into address space '/axi_ad9152_dma/m_src_axi' at <0x0000_0000 [ 2G ]>.
Excluding slave segment /sys_ps8/SAXIGP3/HP1_DDR_HIGH from address space /axi_ad9152_dma/m_src_axi.
DAN: ad_mem_hpx_interconnect: connect_type smartconnect
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
  using ip: xilinx.com:ip:smartconnect:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0
connect_bd_net -net /sys_250m_resetn /axi_hp2_interconnect/aresetn
connect_bd_net -net /sys_250m_clk /axi_hp2_interconnect/aclk
connect_bd_intf_net /axi_hp2_interconnect/M00_AXI /sys_ps8/S_AXI_HP2_FPD
connect_bd_net -net /sys_250m_clk /sys_ps8/saxihp2_fpd_aclk
DAN: ad_mem_hpx_interconnect: connect_type smartconnect
connect_bd_intf_net /axi_hp2_interconnect/S00_AXI /axi_ad9680_dma/m_dest_axi
connect_bd_net -net /sys_250m_clk /axi_ad9680_dma/m_dest_axi_aclk
WARNING: [BD 41-1743] Cannot assign slave segment '/sys_ps8/SAXIGP4/HP2_DDR_HIGH' into address space '/axi_ad9680_dma/m_dest_axi' because no valid addressing path exists. The addressing path from slave segment '/sys_ps8/SAXIGP4/HP2_DDR_HIGH' to address space '/axi_ad9680_dma/m_dest_axi' terminates at master interface '/axi_ad9680_dma/m_dest_axi'. The apertures for this interface {<0x0_0000_0000 [ 4G ]>} do not intersect with previous path apertures {<0x8_0000_0000 [ 32G ]>}. This assignment will be automatically excluded.
Slave segment '/sys_ps8/SAXIGP4/HP2_DDR_LOW' is being assigned into address space '/axi_ad9680_dma/m_dest_axi' at <0x0000_0000 [ 2G ]>.
Excluding slave segment /sys_ps8/SAXIGP4/HP2_DDR_HIGH from address space /axi_ad9680_dma/m_dest_axi.
DAN: ad_mem_hpx_interconnect: connect_type smartconnect
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
  using ip: xilinx.com:ip:smartconnect:1.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0
connect_bd_net -net /sys_cpu_resetn /axi_hp3_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp3_interconnect/aclk
connect_bd_intf_net /axi_hp3_interconnect/M00_AXI /sys_ps8/S_AXI_HP3_FPD
connect_bd_net -net /sys_cpu_clk /sys_ps8/saxihp3_fpd_aclk
DAN: ad_mem_hpx_interconnect: connect_type smartconnect
connect_bd_intf_net /axi_hp3_interconnect/S00_AXI /axi_ad9680_xcvr/m_axi
WARNING: [BD 41-1743] Cannot assign slave segment '/sys_ps8/SAXIGP5/HP3_DDR_HIGH' into address space '/axi_ad9680_xcvr/m_axi' because no valid addressing path exists. The addressing path from slave segment '/sys_ps8/SAXIGP5/HP3_DDR_HIGH' to address space '/axi_ad9680_xcvr/m_axi' terminates at master interface '/axi_ad9680_xcvr/m_axi'. The apertures for this interface {<0x0_0000_0000 [ 4G ]>} do not intersect with previous path apertures {<0x8_0000_0000 [ 32G ]>}. This assignment will be automatically excluded.
Slave segment '/sys_ps8/SAXIGP5/HP3_DDR_LOW' is being assigned into address space '/axi_ad9680_xcvr/m_axi' at <0x0000_0000 [ 2G ]>.
Excluding slave segment /sys_ps8/SAXIGP5/HP3_DDR_HIGH from address space /axi_ad9680_xcvr/m_axi.
### ad_cpu_interrupt ps-10 mb-15 axi_ad9152_jesd/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc_1/In2
connect_bd_net /sys_concat_intc_1/In2 /axi_ad9152_jesd/irq
### ad_cpu_interrupt ps-11 mb-14 axi_ad9680_jesd/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc_1/In3
connect_bd_net /sys_concat_intc_1/In3 /axi_ad9680_jesd/irq
### ad_cpu_interrupt ps-12 mb-13 axi_ad9152_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc_1/In4
connect_bd_net /sys_concat_intc_1/In4 /axi_ad9152_dma/irq
### ad_cpu_interrupt ps-13 mb-12 axi_ad9680_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc_1/In5
connect_bd_net /sys_concat_intc_1/In5 /axi_ad9680_dma/irq
## source $ad_hdl_dir/projects/scripts/adi_pd.tcl
### set mem_init_sys_file_path [pwd]
### if {[info exists ::env(ADI_PROJECT_DIR)]} {
###   set mem_init_sys_file_path [string trimright [pwd]/$::env(ADI_PROJECT_DIR) "/"]
### }
### proc stringtohex {str blocksize} {
### 
###   binary scan $str H* hex;
###   return [format %0-[expr $blocksize * 2]s $hex];
### }
### proc checksum8bit {hex} {
### 
###   set byte {};
###   set chks 0;
###   for {set i 0} {$i < [string length $hex]} {incr i} {
###     if { ($i+1) % 2 == 0} {
###       append byte [string index $hex $i];
###       set chks [expr $chks + "0x$byte"];
###     } else {
###       set byte [string index $hex $i];
###       }
###   };
###   return [format %0.2x [expr 255 - [expr "0x[string range [format %0.2x $chks] [expr [string length [format %0.2x $chks]] -2] [expr [string length [format %0.2x $chks]] -1]]"] +1]];
### }
### proc hexstr_flip {str} {
### 
###   set line {};
###   set fstr {};
###   set byte {};
###   for {set i 0} {$i < [string length $str]} {incr i} {
###     if {[expr ($i+1) % 8] == 0} {
###       append line [string index $str $i];
###       set line_d $line;
###       set fline {};
###       for {set j 0} {$j < [string length $line]} {incr j} {
###         if {[expr ($j+1) % 2] == 0} {
###           append fline [rev_by_string [append byte [string index $line $j]]];
###         } else {
###           set byte [string index $line $j];
###         }
###       };
###       append fstr [rev_by_string $fline];
###       set line {};
###     } else {
###       append line [string index $str $i];
###     }
###   };
###   return $fstr;
### }
### proc rev_by_string {str} {
### 
###   set rev "";
###   set length [string length $str];
###   for {set i 0} {$i < $length} {incr i} {
###     set rev "[string index $str $i]$rev";
###   };
###   return $rev;
### }
### proc sysid_gen_sys_init_file {{custom_string {}} {address_bits {9}}} {
###   global project_name;
###   if {[info exists project_name]} {
###     puts "project_name: $project_name";
###   } else {
###     set project_name [current_project];
###     puts "project_name: $project_name";
###   }
### 
###   if {[catch {exec git rev-parse HEAD} gitsha_string] != 0} {
###     set gitsha_string 0;
###   }
###   set gitsha_hex [hexstr_flip [stringtohex $gitsha_string 44]];
###   puts "gitsha_string: $gitsha_string";
###   puts "gitsha_hex: $gitsha_hex";
### 
###   set git_clean_string "f";
###   if {$gitsha_string != 0} {
###     if {[catch {exec git status} gitstat_string] == 0} {
###       if [expr [string match *modified* $gitstat_string] == 0] {
###         set git_clean_string "t";
###       }
###     }
###     if {[catch {exec git branch --no-color} gitbranch_string] != 0} {
###       set gitbranch_string "";
###     } else {
###       set gitbranch_string [lindex $gitbranch_string [expr [lsearch -exact $gitbranch_string "*"] + 1]];
### 	}
###   } else {
###     set gitbranch_string "";
###   }
### 
###   set git_clean_hex [hexstr_flip [stringtohex $git_clean_string 4]];
###   puts "git_clean_string: $git_clean_string";
###   puts "git_clean_hex: $git_clean_hex";
### 
###   set git_branch_hex [hexstr_flip [stringtohex $gitbranch_string 28]];
###   puts "gitbranch_string: $gitbranch_string";
###   puts "git_branch_hex: $git_branch_hex";
### 
###   set vadj_check_string "vadj";
###   set vadj_check_hex [hexstr_flip [stringtohex $vadj_check_string 4]];
###   puts "vadj_check_string: $vadj_check_string";
###   puts "vadj_check_hex: $vadj_check_hex";
### 
###   set thetime [clock seconds];
###   set timedate_hex [hexstr_flip [stringtohex $thetime 12]];
###   puts "thetime: $thetime";
###   puts "timedate_hex: $timedate_hex";
### 
###   set verh_hex {};
###   set verh_size 448;
### 
###   append verh_hex $git_branch_hex $gitsha_hex $git_clean_hex $vadj_check_hex $timedate_hex;
###   append verh_hex "00000000" [checksum8bit $verh_hex] "000000";
### 
###   set verh_hex [format %0-[expr [expr $verh_size] * 8]s $verh_hex];
###   set table_size 16;
###   set comh_size [expr 8 * $table_size];
###   set comh_ver_hex "00000002";
### 
###   set boardname_string [lindex [split $project_name _] [expr [llength [split $project_name _]] - 1]];
###   set boardname_hex [hexstr_flip [stringtohex $boardname_string 32]];
### 
###   puts "boardname_string: $boardname_string";
###   puts "boardname_hex: $boardname_hex";
### 
###   set projname_string [lindex [split [string trimright [string trimright $project_name $boardname_string] _] /] end]
###   set projname_hex [hexstr_flip [stringtohex $projname_string 32]];
### 
###   puts "projname_string: $projname_string";
###   puts "projname_hex: $projname_hex";
### 
###   set custom_string_length [expr ([string length $custom_string] + 3) / 4 * 4]
###   # Can't use max function on quartus
###   if {$custom_string_length < 64} {
###     set custom_string_length 64
###   }
###   set custom_hex [hexstr_flip [stringtohex $custom_string $custom_string_length]];
### 
###   puts "custom_string: $custom_string";
###   puts "custom_hex: $custom_hex";
### 
###   set pr_offset "00000000";
### 
###   set comh_hex {};
###   append comh_hex $comh_ver_hex;
### 
###   set offset $table_size;
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $table_size + $verh_size];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $projname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $boardname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset $pr_offset;
###   append comh_hex [format %08s $offset];
### 
###   set comh_hex [format %0-[expr [expr $table_size - 2] * 8]s $comh_hex];
###   append comh_hex "00000000" [checksum8bit $comh_hex] "000000";
### 
###   set memory_size [expr int(pow(2, $address_bits)) * 8]
###   set sys_mem_hex [format %0-${memory_size}s [concat $comh_hex$verh_hex$projname_hex$boardname_hex$custom_hex]];
### 
###   if {[info exists ::env(ADI_PROJECT_DIR)]} {
###     set mem_init_sys_file_path [pwd]/$::env(ADI_PROJECT_DIR)mem_init_sys.txt
###   } else {
###     set mem_init_sys_file_path "mem_init_sys.txt"
###   }
###   set sys_mem_file [open ${mem_init_sys_file_path} "w"];
### 
###   for {set i 0} {$i < [string length $sys_mem_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $sys_mem_file [string index $sys_mem_hex $i];
###     } else {
###       puts -nonewline $sys_mem_file [string index $sys_mem_hex $i];
###     }
###   };
###   close $sys_mem_file;
### }
### proc sysid_gen_pr_init_file {custom_string} {
### 
###   set custom_hex [stringtohex $custom_string 64];
###   if {[info exists ::env(ADI_PROJECT_DIR)]} {
###     set mem_init_pr_file_path $::env(ADI_PROJECT_DIR)mem_init_pr.txt
###   } else {
###     set mem_init_pr_file_path "mem_init_pr.txt"
###   }
### 
###   set pr_mem_file [open $mem_init_pr_file_path "w"];
###   for {set i 0} {$i < [string length $custom_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $pr_mem_file [string index $custom_hex $i];
###     } else {
###       puts -nonewline $pr_mem_file [string index $custom_hex $i];
###     }
###   };
###   close $pr_mem_file;
### }
## ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
## ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "$mem_init_sys_file_path/mem_init_sys.txt"
## ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
## set sys_cstring "RX:M=$ad_project_params(RX_JESD_M)\
## L=$ad_project_params(RX_JESD_L)\
## S=$ad_project_params(RX_JESD_S)\
## TX:M=$ad_project_params(TX_JESD_M)\
## L=$ad_project_params(TX_JESD_L)\
## S=$ad_project_params(TX_JESD_S)\
## DAC_FIFO_ADDR_WIDTH=$dac_fifo_address_width"
## sysid_gen_sys_init_file $sys_cstring
project_name: daq3_zcu106
gitsha_string: 0
gitsha_hex: 0000003000000000000000000000000000000000000000000000000000000000000000000000000000000000
git_clean_string: f
git_clean_hex: 00000066
gitbranch_string: 
git_branch_hex: 00000000000000000000000000000000000000000000000000000000
vadj_check_string: vadj
vadj_check_hex: 6a646176
thetime: 1733156088
timedate_hex: 333337313036353100003838
boardname_string: zcu106
boardname_hex: 3175637a00003630000000000000000000000000000000000000000000000000
projname_string: daq3
projname_hex: 3371616400000000000000000000000000000000000000000000000000000000
custom_string: RX:M=2 L=4 S=1 TX:M=2 L=4 S=1 DAC_FIFO_ADDR_WIDTH=16
custom_hex: 4d3a58524c20323d5320343d5420313d3d4d3a583d4c20323d5320344144203149465f43415f4f465f5244445444495736313d48000000000000000000000000
## ad_ip_parameter util_daq3_xcvr CONFIG.CPLL_CFG0 0x03fe
## ad_ip_parameter util_daq3_xcvr CONFIG.CPLL_CFG1 0x0021
## ad_ip_parameter util_daq3_xcvr CONFIG.CPLL_CFG2 0x0203
## ad_ip_parameter util_daq3_xcvr CONFIG.QPLL_FBDIV 20
## ad_ip_parameter util_daq3_xcvr CONFIG.QPLL_REFCLK_DIV 1
## ad_ip_instance clk_wiz dma_clk_wiz
  using ip: xilinx.com:ip:clk_wiz:6.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_dma_clk_wiz_0
## ad_ip_parameter dma_clk_wiz CONFIG.PRIMITIVE MMCM
## ad_ip_parameter dma_clk_wiz CONFIG.RESET_TYPE ACTIVE_LOW
## ad_ip_parameter dma_clk_wiz CONFIG.USE_LOCKED false
## ad_ip_parameter dma_clk_wiz CONFIG.CLKOUT1_REQUESTED_OUT_FREQ 332.9
## ad_ip_parameter dma_clk_wiz CONFIG.PRIM_SOURCE No_buffer
## ad_ip_instance proc_sys_reset sys_dma_rstgen
  using ip: xilinx.com:ip:proc_sys_reset:5.0
  dest: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/bd/system/ip/system_sys_dma_rstgen_0
## ad_connect sys_cpu_clk dma_clk_wiz/clk_in1
connect_bd_net -net /sys_cpu_clk /dma_clk_wiz/clk_in1
## ad_connect sys_cpu_resetn dma_clk_wiz/resetn
connect_bd_net -net /sys_cpu_resetn /dma_clk_wiz/resetn
## ad_connect sys_dma_clk dma_clk_wiz/clk_out1
connect_bd_net -net sys_dma_clk /dma_clk_wiz/clk_out1
## ad_connect sys_dma_clk sys_dma_rstgen/slowest_sync_clk
connect_bd_net -net /sys_dma_clk /sys_dma_rstgen/slowest_sync_clk
## ad_connect sys_cpu_resetn sys_dma_rstgen/ext_reset_in
connect_bd_net -net /sys_cpu_resetn /sys_dma_rstgen/ext_reset_in
## ad_connect sys_dma_reset sys_dma_rstgen/peripheral_reset
connect_bd_net -net sys_dma_reset /sys_dma_rstgen/peripheral_reset
## ad_connect sys_dma_resetn sys_dma_rstgen/peripheral_aresetn
connect_bd_net -net sys_dma_resetn /sys_dma_rstgen/peripheral_aresetn
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:\reilly\proj\floodlight\hdl-main\projects\daq3\zcu106\daq3_zcu106.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-1629] Slave segment </sys_ps8/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </sys_ps8/SAXIGP4/HP2_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </sys_ps8/SAXIGP5/HP3_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /sys_ps8/SAXIGP3/HP1_DDR_HIGH from address space /axi_ad9152_dma/m_src_axi.
Excluding slave segment /sys_ps8/SAXIGP4/HP2_DDR_HIGH from address space /axi_ad9680_dma/m_dest_axi.
Excluding slave segment /sys_ps8/SAXIGP5/HP3_DDR_HIGH from address space /axi_ad9680_xcvr/m_axi.
Excluding slave segment /sys_ps8/SAXIGP3/HP1_DDR_HIGH from address space /axi_ad9152_dma/m_src_axi.
Excluding slave segment /sys_ps8/SAXIGP4/HP2_DDR_HIGH from address space /axi_ad9680_dma/m_dest_axi.
Excluding slave segment /sys_ps8/SAXIGP3/HP1_DDR_HIGH from address space /axi_ad9152_dma/m_src_axi.
Excluding slave segment /sys_ps8/SAXIGP4/HP2_DDR_HIGH from address space /axi_ad9680_dma/m_dest_axi.
Excluding slave segment /sys_ps8/SAXIGP5/HP3_DDR_HIGH from address space /axi_ad9680_xcvr/m_axi.
Excluding slave segment /sys_ps8/SAXIGP3/HP1_DDR_HIGH from address space /axi_ad9152_dma/m_src_axi.
Excluding slave segment /sys_ps8/SAXIGP4/HP2_DDR_HIGH from address space /axi_ad9680_dma/m_dest_axi.
Excluding slave segment /sys_ps8/SAXIGP3/HP1_DDR_HIGH from address space /axi_ad9152_dma/m_src_axi.
Excluding slave segment /sys_ps8/SAXIGP4/HP2_DDR_HIGH from address space /axi_ad9680_dma/m_dest_axi.
Excluding slave segment /sys_ps8/SAXIGP5/HP3_DDR_HIGH from address space /axi_ad9680_xcvr/m_axi.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
INFO: [BD 5-943] Reserving offset range <0x8500_0000 [ 64K ]> from slave interface '/axi_hpm0_lpd_interconnect/S00_AXI' to master interface '/axi_hpm0_lpd_interconnect/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x84A6_0000 [ 64K ]> from slave interface '/axi_hpm0_lpd_interconnect/S00_AXI' to master interface '/axi_hpm0_lpd_interconnect/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x84A0_4000 [ 8K ]> from slave interface '/axi_hpm0_lpd_interconnect/S00_AXI' to master interface '/axi_hpm0_lpd_interconnect/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x84A9_0000 [ 16K ]> from slave interface '/axi_hpm0_lpd_interconnect/S00_AXI' to master interface '/axi_hpm0_lpd_interconnect/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x9C42_0000 [ 4K ]> from slave interface '/axi_hpm0_lpd_interconnect/S00_AXI' to master interface '/axi_hpm0_lpd_interconnect/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x84A5_0000 [ 64K ]> from slave interface '/axi_hpm0_lpd_interconnect/S00_AXI' to master interface '/axi_hpm0_lpd_interconnect/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x84A1_0000 [ 8K ]> from slave interface '/axi_hpm0_lpd_interconnect/S00_AXI' to master interface '/axi_hpm0_lpd_interconnect/M06_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x84AA_0000 [ 16K ]> from slave interface '/axi_hpm0_lpd_interconnect/S00_AXI' to master interface '/axi_hpm0_lpd_interconnect/M07_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x84AB_0000 [ 64K ]> from slave interface '/axi_hpm0_lpd_interconnect/S00_AXI' to master interface '/axi_hpm0_lpd_interconnect/M08_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x9C40_0000 [ 4K ]> from slave interface '/axi_hpm0_lpd_interconnect/S00_AXI' to master interface '/axi_hpm0_lpd_interconnect/M09_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hpm0_lpd_interconnect_0: SmartConnect system_axi_hpm0_lpd_interconnect_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hpm0_lpd_interconnect_0: IP system_axi_hpm0_lpd_interconnect_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hpm0_lpd_interconnect_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /system_axi_hpm0_lpd_interconnect_0]
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2603.117 ; gain = 58.480
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2627.969 ; gain = 24.852
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_hp1_interconnect/S00_AXI' to master interface '/axi_hp1_interconnect/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp1_interconnect_0: SmartConnect system_axi_hp1_interconnect_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_hp3_interconnect/S00_AXI' to master interface '/axi_hp3_interconnect/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp3_interconnect_0: SmartConnect system_axi_hp3_interconnect_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_hp2_interconnect/S00_AXI' to master interface '/axi_hp2_interconnect/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp2_interconnect_0: SmartConnect system_axi_hp2_interconnect_0 is in High-performance Mode.
Excluding slave segment /sys_ps8/SAXIGP3/HP1_DDR_HIGH from address space /axi_ad9152_dma/m_src_axi.
Excluding slave segment /sys_ps8/SAXIGP4/HP2_DDR_HIGH from address space /axi_ad9680_dma/m_dest_axi.
Excluding slave segment /sys_ps8/SAXIGP3/HP1_DDR_HIGH from address space /axi_ad9152_dma/m_src_axi.
Excluding slave segment /sys_ps8/SAXIGP4/HP2_DDR_HIGH from address space /axi_ad9680_dma/m_dest_axi.
Excluding slave segment /sys_ps8/SAXIGP5/HP3_DDR_HIGH from address space /axi_ad9680_xcvr/m_axi.
Excluding slave segment /sys_ps8/SAXIGP3/HP1_DDR_HIGH from address space /axi_ad9152_dma/m_src_axi.
Excluding slave segment /sys_ps8/SAXIGP4/HP2_DDR_HIGH from address space /axi_ad9680_dma/m_dest_axi.
Excluding slave segment /sys_ps8/SAXIGP5/HP3_DDR_HIGH from address space /axi_ad9680_xcvr/m_axi.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dma_clk_wiz clk_wiz propagate
CRITICAL WARNING: [xilinx.com:ip:ddr4:2.2-1] /axi_ddr_cntrl Clock frequency of the connected clock (/axi_ddr_cntrl/C0_SYS_CLK) is 100.000000 MHz while "Reference Input Clock Speed" is 300.120 MHz. Please either reconfigure the parameter "Reference Input Clock Speed (CONFIG.C0.DDR4_InputClockPeriod)" of IP or change frequency of the connected clock (CONFIG.FREQ_HZ) within the range of 299670362.601 to 300571085.062 Hz.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_ddr_cntrl/C0_DDR4_S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_ddr_cntrl/C0_DDR4_S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_ddr_cntrl/C0_DDR4_S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_ddr_cntrl/C0_DDR4_S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_ddr_cntrl/C0_DDR4_S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP1_FPD(1) and /axi_hp1_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP1_FPD(1) and /axi_hp1_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP2_FPD(1) and /axi_hp2_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP2_FPD(1) and /axi_hp2_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP3_FPD(1) and /axi_hp3_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP3_FPD(1) and /axi_hp3_interconnect/M00_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_ddr_cntrl/sys_rst

validate_bd_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2693.633 ; gain = 177.539
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_ddr_cntrl/sys_rst

WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:\reilly\proj\floodlight\hdl-main\projects\daq3\zcu106\daq3_zcu106.srcs\sources_1\bd\system\system.bd> 
Verilog Output written to : C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] system_sys_ps8_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_250m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_500m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi0_csn_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi1_csn_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(180) to pin: '/s00_nodes/S_SC_AR_payld'(176) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(180) to pin: '/s00_nodes/S_SC_AW_payld'(176) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_r_node/s_sc_payld'(57) to pin: '/m04_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_b_node/s_sc_payld'(11) to pin: '/m04_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_r_node/s_sc_payld'(57) to pin: '/m05_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_b_node/s_sc_payld'(11) to pin: '/m05_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_nodes/m06_r_node/s_sc_payld'(57) to pin: '/m06_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_nodes/m06_b_node/s_sc_payld'(11) to pin: '/m06_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m07_nodes/m07_r_node/s_sc_payld'(57) to pin: '/m07_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m07_nodes/m07_b_node/s_sc_payld'(11) to pin: '/m07_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m08_nodes/m08_r_node/s_sc_payld'(57) to pin: '/m08_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m08_nodes/m08_b_node/s_sc_payld'(11) to pin: '/m08_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m09_nodes/m09_r_node/s_sc_payld'(57) to pin: '/m09_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m09_nodes/m09_b_node/s_sc_payld'(11) to pin: '/m09_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(176) to pin: '/m00_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(176) to pin: '/m00_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(176) to pin: '/m01_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(176) to pin: '/m01_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(176) to pin: '/m02_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(176) to pin: '/m02_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(176) to pin: '/m03_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(176) to pin: '/m03_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_ar_payld'(176) to pin: '/m04_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_aw_payld'(176) to pin: '/m04_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_ar_payld'(176) to pin: '/m05_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_aw_payld'(176) to pin: '/m05_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_sc2axi/s_sc_ar_payld'(176) to pin: '/m06_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_sc2axi/s_sc_aw_payld'(176) to pin: '/m06_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m07_sc2axi/s_sc_ar_payld'(176) to pin: '/m07_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m07_sc2axi/s_sc_aw_payld'(176) to pin: '/m07_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m08_sc2axi/s_sc_ar_payld'(176) to pin: '/m08_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m08_sc2axi/s_sc_aw_payld'(176) to pin: '/m08_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m09_sc2axi/s_sc_ar_payld'(176) to pin: '/m09_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m09_sc2axi/s_sc_aw_payld'(176) to pin: '/m09_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(180) to pin: '/s00_nodes/S_SC_AR_payld'(176) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(180) to pin: '/s00_nodes/S_SC_AW_payld'(176) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_r_node/s_sc_payld'(57) to pin: '/m04_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_b_node/s_sc_payld'(11) to pin: '/m04_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_r_node/s_sc_payld'(57) to pin: '/m05_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_b_node/s_sc_payld'(11) to pin: '/m05_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_nodes/m06_r_node/s_sc_payld'(57) to pin: '/m06_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_nodes/m06_b_node/s_sc_payld'(11) to pin: '/m06_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m07_nodes/m07_r_node/s_sc_payld'(57) to pin: '/m07_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m07_nodes/m07_b_node/s_sc_payld'(11) to pin: '/m07_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m08_nodes/m08_r_node/s_sc_payld'(57) to pin: '/m08_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m08_nodes/m08_b_node/s_sc_payld'(11) to pin: '/m08_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m09_nodes/m09_r_node/s_sc_payld'(57) to pin: '/m09_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m09_nodes/m09_b_node/s_sc_payld'(11) to pin: '/m09_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(176) to pin: '/m00_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(176) to pin: '/m00_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(176) to pin: '/m01_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(176) to pin: '/m01_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(176) to pin: '/m02_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(176) to pin: '/m02_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(176) to pin: '/m03_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(176) to pin: '/m03_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_ar_payld'(176) to pin: '/m04_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_aw_payld'(176) to pin: '/m04_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_ar_payld'(176) to pin: '/m05_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_aw_payld'(176) to pin: '/m05_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_sc2axi/s_sc_ar_payld'(176) to pin: '/m06_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_sc2axi/s_sc_aw_payld'(176) to pin: '/m06_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m07_sc2axi/s_sc_ar_payld'(176) to pin: '/m07_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m07_sc2axi/s_sc_aw_payld'(176) to pin: '/m07_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m08_sc2axi/s_sc_ar_payld'(176) to pin: '/m08_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m08_sc2axi/s_sc_aw_payld'(176) to pin: '/m08_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m09_sc2axi/s_sc_ar_payld'(176) to pin: '/m09_nodes/M_SC_AR_payld'(180) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m09_sc2axi/s_sc_aw_payld'(176) to pin: '/m09_nodes/M_SC_AW_payld'(180) - Only lower order bits will be connected.
Exporting to file c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/hw_handoff/system_axi_hpm0_lpd_interconnect_0.hwh
Generated Hardware Definition File c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/synth/system_axi_hpm0_lpd_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_jesd/tx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_jesd/tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_tpl_core/dac_tpl_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_tpl_core/data_concat0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_tpl_core/enable_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_tpl_core/valid_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_tpl_core/enable_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_tpl_core/valid_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd/rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/adc_tpl_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/data_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/enable_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/valid_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/data_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/enable_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/valid_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_cpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block qregs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_rstgen .
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Exporting to file c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/hw_handoff/system_axi_ddr_cntrl_0_microblaze_mcs.hwh
Generated Hardware Definition File c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/system_axi_ddr_cntrl_0_microblaze_mcs.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ddr_cntrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_daq3_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_jesd_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd_rstgen .
Exporting to file c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0.hwh
Generated Hardware Definition File c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/system_axi_hp1_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp1_interconnect .
Exporting to file c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0.hwh
Generated Hardware Definition File c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/system_axi_hp2_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect .
Exporting to file c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/hw_handoff/system_axi_hp3_interconnect_0.hwh
Generated Hardware Definition File c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/system_axi_hp3_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp3_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dma_clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_dma_rstgen .
Exporting to file C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 2828.758 ; gain = 135.125
INFO: [Project 1-1716] Could not find the wrapper file daq3_zcu106.srcs/sources_1/bd/system/hdl/system_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12391] Found file daq3_zcu106.gen/sources_1/bd/system/hdl/system_wrapper.v, importing it to Project
# adi_project_files daq3_zcu106 [list \
#   "../common/daq3_spi.v" \
#   "system_top.v" \
#   "system_constr.xdc"\
#   "$ad_hdl_dir/library/common/ad_iobuf.v" \
#   "$ad_hdl_dir/projects/common/zcu106/zcu106_system_constr.xdc" ]
# adi_project_run daq3_zcu106
dan: adi_project_run
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_ps8_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_250m_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_500m_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_sysid_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rom_sys_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hpm0_lpd_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dac_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_upack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_adc_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_cpack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_qregs_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ddr_cntrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_daq3_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp1_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp2_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp3_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dma_clk_wiz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_dma_rstgen_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_adc_tpl_core_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_jesd_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_upack_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_xcvr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_cpack_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_jesd_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_xcvr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ddr_cntrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hp1_interconnect_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hp2_interconnect_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hp3_interconnect_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hpm0_lpd_interconnect_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_sysid_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_dac_tpl_core_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_dma_clk_wiz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_qregs_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rom_sys_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rx_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rx_axi_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_250m_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_500m_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_dma_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_ps8_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_tx_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_tx_axi_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_daq3_xcvr_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_adc_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp3_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hpm0_lpd_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_250m_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_500m_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_dma_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_ps8_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_upack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ddr_cntrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp1_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dma_clk_wiz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_qregs_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_sysid_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_cpack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp2_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dac_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_daq3_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rom_sys_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.

ECHO is off.
ECHO is off.
[Mon Dec  2 16:17:14 2024] Launched system_sys_ps8_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_250m_rstgen_0_synth_1, system_sys_500m_rstgen_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_axi_hpm0_lpd_interconnect_0_synth_1, system_axi_ad9152_xcvr_0_synth_1, system_tx_axi_0_synth_1, system_tx_0_synth_1, system_dac_tpl_core_0_synth_1, system_axi_ad9152_upack_0_synth_1, system_axi_ad9152_dma_0_synth_1, system_axi_ad9152_fifo_0_synth_1, system_axi_ad9680_xcvr_0_synth_1, system_rx_axi_0_synth_1, system_rx_0_synth_1, system_adc_tpl_core_0_synth_1, system_axi_ad9680_cpack_0_synth_1, system_axi_ad9680_dma_0_synth_1, system_qregs_0_synth_1, system_axi_rstgen_0_synth_1, system_axi_ddr_cntrl_0_synth_1, system_axi_ad9680_fifo_0_synth_1, system_util_daq3_xcvr_0_synth_1, system_axi_ad9152_jesd_rstgen_0_synth_1, system_axi_ad9680_jesd_rstgen_0_synth_1, system_axi_hp1_interconnect_0_synth_1, system_axi_hp2_interconnect_0_synth_1, system_axi_hp3_interconnect_0_synth_1, system_dma_clk_wiz_0_synth_1, system_sys_dma_rstgen_0_synth_1...
Run output will be captured here:
system_sys_ps8_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_ps8_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_250m_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_250m_rstgen_0_synth_1/runme.log
system_sys_500m_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_500m_rstgen_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_rom_sys_0_0_synth_1/runme.log
system_axi_hpm0_lpd_interconnect_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_hpm0_lpd_interconnect_0_synth_1/runme.log
system_axi_ad9152_xcvr_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_xcvr_0_synth_1/runme.log
system_tx_axi_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_tx_axi_0_synth_1/runme.log
system_tx_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_tx_0_synth_1/runme.log
system_dac_tpl_core_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_dac_tpl_core_0_synth_1/runme.log
system_axi_ad9152_upack_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_upack_0_synth_1/runme.log
system_axi_ad9152_dma_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_dma_0_synth_1/runme.log
system_axi_ad9152_fifo_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_fifo_0_synth_1/runme.log
system_axi_ad9680_xcvr_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_xcvr_0_synth_1/runme.log
system_rx_axi_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_rx_axi_0_synth_1/runme.log
system_rx_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_rx_0_synth_1/runme.log
system_adc_tpl_core_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_adc_tpl_core_0_synth_1/runme.log
system_axi_ad9680_cpack_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_cpack_0_synth_1/runme.log
system_axi_ad9680_dma_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_dma_0_synth_1/runme.log
system_qregs_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_qregs_0_synth_1/runme.log
system_axi_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_rstgen_0_synth_1/runme.log
system_axi_ddr_cntrl_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ddr_cntrl_0_synth_1/runme.log
system_axi_ad9680_fifo_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_fifo_0_synth_1/runme.log
system_util_daq3_xcvr_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_util_daq3_xcvr_0_synth_1/runme.log
system_axi_ad9152_jesd_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_jesd_rstgen_0_synth_1/runme.log
system_axi_ad9680_jesd_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_jesd_rstgen_0_synth_1/runme.log
system_axi_hp1_interconnect_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_hp1_interconnect_0_synth_1/runme.log
system_axi_hp2_interconnect_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_hp2_interconnect_0_synth_1/runme.log
system_axi_hp3_interconnect_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_hp3_interconnect_0_synth_1/runme.log
system_dma_clk_wiz_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_dma_clk_wiz_0_synth_1/runme.log
system_sys_dma_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_dma_rstgen_0_synth_1/runme.log
[Mon Dec  2 16:17:14 2024] Launched system_sys_ps8_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_250m_rstgen_0_synth_1, system_sys_500m_rstgen_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_axi_hpm0_lpd_interconnect_0_synth_1, system_axi_ad9152_xcvr_0_synth_1, system_tx_axi_0_synth_1, system_tx_0_synth_1, system_dac_tpl_core_0_synth_1, system_axi_ad9152_upack_0_synth_1, system_axi_ad9152_dma_0_synth_1, system_axi_ad9152_fifo_0_synth_1, system_axi_ad9680_xcvr_0_synth_1, system_rx_axi_0_synth_1, system_rx_0_synth_1, system_adc_tpl_core_0_synth_1, system_axi_ad9680_cpack_0_synth_1, system_axi_ad9680_dma_0_synth_1, system_qregs_0_synth_1, system_axi_rstgen_0_synth_1, system_axi_ddr_cntrl_0_synth_1, system_axi_ad9680_fifo_0_synth_1, system_util_daq3_xcvr_0_synth_1, system_axi_ad9152_jesd_rstgen_0_synth_1, system_axi_ad9680_jesd_rstgen_0_synth_1, system_axi_hp1_interconnect_0_synth_1, system_axi_hp2_interconnect_0_synth_1, system_axi_hp3_interconnect_0_synth_1, system_dma_clk_wiz_0_synth_1, system_sys_dma_rstgen_0_synth_1, synth_1...
Run output will be captured here:
system_sys_ps8_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_ps8_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_250m_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_250m_rstgen_0_synth_1/runme.log
system_sys_500m_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_500m_rstgen_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_rom_sys_0_0_synth_1/runme.log
system_axi_hpm0_lpd_interconnect_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_hpm0_lpd_interconnect_0_synth_1/runme.log
system_axi_ad9152_xcvr_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_xcvr_0_synth_1/runme.log
system_tx_axi_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_tx_axi_0_synth_1/runme.log
system_tx_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_tx_0_synth_1/runme.log
system_dac_tpl_core_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_dac_tpl_core_0_synth_1/runme.log
system_axi_ad9152_upack_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_upack_0_synth_1/runme.log
system_axi_ad9152_dma_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_dma_0_synth_1/runme.log
system_axi_ad9152_fifo_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_fifo_0_synth_1/runme.log
system_axi_ad9680_xcvr_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_xcvr_0_synth_1/runme.log
system_rx_axi_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_rx_axi_0_synth_1/runme.log
system_rx_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_rx_0_synth_1/runme.log
system_adc_tpl_core_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_adc_tpl_core_0_synth_1/runme.log
system_axi_ad9680_cpack_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_cpack_0_synth_1/runme.log
system_axi_ad9680_dma_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_dma_0_synth_1/runme.log
system_qregs_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_qregs_0_synth_1/runme.log
system_axi_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_rstgen_0_synth_1/runme.log
system_axi_ddr_cntrl_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ddr_cntrl_0_synth_1/runme.log
system_axi_ad9680_fifo_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_fifo_0_synth_1/runme.log
system_util_daq3_xcvr_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_util_daq3_xcvr_0_synth_1/runme.log
system_axi_ad9152_jesd_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_jesd_rstgen_0_synth_1/runme.log
system_axi_ad9680_jesd_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_jesd_rstgen_0_synth_1/runme.log
system_axi_hp1_interconnect_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_hp1_interconnect_0_synth_1/runme.log
system_axi_hp2_interconnect_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_hp2_interconnect_0_synth_1/runme.log
system_axi_hp3_interconnect_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_hp3_interconnect_0_synth_1/runme.log
system_dma_clk_wiz_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_dma_clk_wiz_0_synth_1/runme.log
system_sys_dma_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_dma_rstgen_0_synth_1/runme.log
synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2828.758 ; gain = 0.000
[Mon Dec  2 16:17:14 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\CompileCluster\AppData\Roaming/Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2016.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2023.2/strategies/VDI2016.psg'
source system_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 478.215 ; gain = 178.441
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/reilly/proj/floodlight/hdl-main/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 573.914 ; gain = 76.242
Command: synth_design -top system_top -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12100
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2127.246 ; gain = 386.633
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'gpio_bd' is not allowed [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:123]
INFO: [Synth 8-6157] synthesizing module 'system_top' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73823]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73823]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93073]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93073]
INFO: [Synth 8-6157] synthesizing module 'daq3_spi' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/common/daq3_spi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'daq3_spi' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/common/daq3_spi.v:38]
WARNING: [Synth 8-6104] Input port 'gpio_bd' has an internal driver [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:224]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/imports/hdl/system_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'system' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:1047]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_VCC_1_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_VCC_1_0/synth/system_VCC_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_VCC_1_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_VCC_1_0/synth/system_VCC_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9152_dma_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9152_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9152_dma_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9152_dma_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_strb' of module 'system_axi_ad9152_dma_0' is unconnected for instance 'axi_ad9152_dma' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:1930]
WARNING: [Synth 8-7071] port 'm_axis_keep' of module 'system_axi_ad9152_dma_0' is unconnected for instance 'axi_ad9152_dma' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:1930]
WARNING: [Synth 8-7071] port 'm_axis_user' of module 'system_axi_ad9152_dma_0' is unconnected for instance 'axi_ad9152_dma' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:1930]
WARNING: [Synth 8-7071] port 'm_axis_id' of module 'system_axi_ad9152_dma_0' is unconnected for instance 'axi_ad9152_dma' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:1930]
WARNING: [Synth 8-7071] port 'm_axis_dest' of module 'system_axi_ad9152_dma_0' is unconnected for instance 'axi_ad9152_dma' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:1930]
WARNING: [Synth 8-7023] instance 'axi_ad9152_dma' of module 'system_axi_ad9152_dma_0' has 48 connections declared, but only 43 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:1930]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9152_fifo_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9152_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9152_fifo_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9152_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9152_jesd_imp_1TR82EC' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_tx_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_tx_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_tx_0_stub.v:6]
WARNING: [Synth 8-7071] port 'lmfc_edge' of module 'system_tx_0' is unconnected for instance 'tx' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:209]
WARNING: [Synth 8-7071] port 'lmfc_clk' of module 'system_tx_0' is unconnected for instance 'tx' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:209]
WARNING: [Synth 8-7071] port 'tx_eof' of module 'system_tx_0' is unconnected for instance 'tx' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:209]
WARNING: [Synth 8-7071] port 'tx_sof' of module 'system_tx_0' is unconnected for instance 'tx' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:209]
WARNING: [Synth 8-7071] port 'tx_somf' of module 'system_tx_0' is unconnected for instance 'tx' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:209]
WARNING: [Synth 8-7071] port 'tx_eomf' of module 'system_tx_0' is unconnected for instance 'tx' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:209]
WARNING: [Synth 8-7023] instance 'tx' of module 'system_tx_0' has 45 connections declared, but only 39 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:209]
INFO: [Synth 8-6157] synthesizing module 'system_tx_axi_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_tx_axi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_tx_axi_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_tx_axi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9152_jesd_imp_1TR82EC' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9152_jesd_rstgen_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9152_jesd_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9152_jesd_rstgen_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9152_jesd_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_axi_ad9152_jesd_rstgen_0' is unconnected for instance 'axi_ad9152_jesd_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2034]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_axi_ad9152_jesd_rstgen_0' is unconnected for instance 'axi_ad9152_jesd_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2034]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_axi_ad9152_jesd_rstgen_0' is unconnected for instance 'axi_ad9152_jesd_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2034]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'system_axi_ad9152_jesd_rstgen_0' is unconnected for instance 'axi_ad9152_jesd_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2034]
WARNING: [Synth 8-7023] instance 'axi_ad9152_jesd_rstgen' of module 'system_axi_ad9152_jesd_rstgen_0' has 10 connections declared, but only 6 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2034]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9152_tpl_core_imp_1AGX3PR' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:306]
INFO: [Synth 8-6157] synthesizing module 'system_dac_tpl_core_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_dac_tpl_core_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dac_tpl_core_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_dac_tpl_core_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dac_rst' of module 'system_dac_tpl_core_0' is unconnected for instance 'dac_tpl_core' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:440]
WARNING: [Synth 8-7023] instance 'dac_tpl_core' of module 'system_dac_tpl_core_0' has 30 connections declared, but only 29 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:440]
INFO: [Synth 8-6157] synthesizing module 'system_data_concat0_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_data_concat0_0/synth/system_data_concat0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'system_data_concat0_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_data_concat0_0/synth/system_data_concat0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_0_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_enable_slice_0_0/synth/system_enable_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_0_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_enable_slice_0_0/synth/system_enable_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_1_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_enable_slice_1_0/synth/system_enable_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_1_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_enable_slice_1_0/synth/system_enable_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_0_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_valid_slice_0_0/synth/system_valid_slice_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_0_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_valid_slice_0_0/synth/system_valid_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_1_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_valid_slice_1_0/synth/system_valid_slice_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_1_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_valid_slice_1_0/synth/system_valid_slice_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9152_tpl_core_imp_1AGX3PR' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:306]
WARNING: [Synth 8-7071] port 'dac_valid_1' of module 'axi_ad9152_tpl_core_imp_1AGX3PR' is unconnected for instance 'axi_ad9152_tpl_core' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2041]
WARNING: [Synth 8-7023] instance 'axi_ad9152_tpl_core' of module 'axi_ad9152_tpl_core_imp_1AGX3PR' has 32 connections declared, but only 31 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2041]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9152_upack_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9152_upack_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9152_upack_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9152_upack_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fifo_rd_valid' of module 'system_axi_ad9152_upack_0' is unconnected for instance 'axi_ad9152_upack' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2073]
WARNING: [Synth 8-7071] port 'fifo_rd_underflow' of module 'system_axi_ad9152_upack_0' is unconnected for instance 'axi_ad9152_upack' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2073]
WARNING: [Synth 8-7023] instance 'axi_ad9152_upack' of module 'system_axi_ad9152_upack_0' has 12 connections declared, but only 10 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2073]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9152_xcvr_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9152_xcvr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9152_xcvr_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9152_xcvr_0_stub.v:6]
WARNING: [Synth 8-7071] port 'up_ch_prbscntreset_0' of module 'system_axi_ad9152_xcvr_0' is unconnected for instance 'axi_ad9152_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2084]
WARNING: [Synth 8-7071] port 'up_ch_bufstatus_rst_0' of module 'system_axi_ad9152_xcvr_0' is unconnected for instance 'axi_ad9152_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2084]
WARNING: [Synth 8-7071] port 'up_ch_prbscntreset_1' of module 'system_axi_ad9152_xcvr_0' is unconnected for instance 'axi_ad9152_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2084]
WARNING: [Synth 8-7071] port 'up_ch_bufstatus_rst_1' of module 'system_axi_ad9152_xcvr_0' is unconnected for instance 'axi_ad9152_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2084]
WARNING: [Synth 8-7071] port 'up_ch_prbscntreset_2' of module 'system_axi_ad9152_xcvr_0' is unconnected for instance 'axi_ad9152_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2084]
WARNING: [Synth 8-7071] port 'up_ch_bufstatus_rst_2' of module 'system_axi_ad9152_xcvr_0' is unconnected for instance 'axi_ad9152_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2084]
WARNING: [Synth 8-7071] port 'up_ch_prbscntreset_3' of module 'system_axi_ad9152_xcvr_0' is unconnected for instance 'axi_ad9152_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2084]
WARNING: [Synth 8-7071] port 'up_ch_bufstatus_rst_3' of module 'system_axi_ad9152_xcvr_0' is unconnected for instance 'axi_ad9152_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2084]
WARNING: [Synth 8-7071] port 'up_status' of module 'system_axi_ad9152_xcvr_0' is unconnected for instance 'axi_ad9152_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2084]
WARNING: [Synth 8-7023] instance 'axi_ad9152_xcvr' of module 'system_axi_ad9152_xcvr_0' has 125 connections declared, but only 116 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2084]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_cpack_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9680_cpack_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_cpack_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9680_cpack_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fifo_wr_overflow' of module 'system_axi_ad9680_cpack_0' is unconnected for instance 'axi_ad9680_cpack' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2201]
WARNING: [Synth 8-7071] port 'packed_sync' of module 'system_axi_ad9680_cpack_0' is unconnected for instance 'axi_ad9680_cpack' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2201]
WARNING: [Synth 8-7023] instance 'axi_ad9680_cpack' of module 'system_axi_ad9680_cpack_0' has 12 connections declared, but only 10 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2201]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_dma_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9680_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_dma_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9680_dma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_fifo_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9680_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_fifo_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9680_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dbg_adc_en' of module 'system_axi_ad9680_fifo_0' is unconnected for instance 'axi_ad9680_fifo' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2264]
WARNING: [Synth 8-7071] port 'dma_xfer_status' of module 'system_axi_ad9680_fifo_0' is unconnected for instance 'axi_ad9680_fifo' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2264]
WARNING: [Synth 8-7071] port 'axi_awuser' of module 'system_axi_ad9680_fifo_0' is unconnected for instance 'axi_ad9680_fifo' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2264]
WARNING: [Synth 8-7071] port 'axi_wuser' of module 'system_axi_ad9680_fifo_0' is unconnected for instance 'axi_ad9680_fifo' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2264]
WARNING: [Synth 8-7071] port 'axi_aruser' of module 'system_axi_ad9680_fifo_0' is unconnected for instance 'axi_ad9680_fifo' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2264]
WARNING: [Synth 8-7023] instance 'axi_ad9680_fifo' of module 'system_axi_ad9680_fifo_0' has 58 connections declared, but only 53 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2264]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680_jesd_imp_9H50XX' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:488]
INFO: [Synth 8-6157] synthesizing module 'system_rx_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_rx_0_stub.v:6]
WARNING: [Synth 8-7071] port 'lmfc_edge' of module 'system_rx_0' is unconnected for instance 'rx' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:747]
WARNING: [Synth 8-7071] port 'lmfc_clk' of module 'system_rx_0' is unconnected for instance 'rx' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:747]
WARNING: [Synth 8-7071] port 'rx_eomf' of module 'system_rx_0' is unconnected for instance 'rx' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:747]
WARNING: [Synth 8-7071] port 'rx_somf' of module 'system_rx_0' is unconnected for instance 'rx' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:747]
WARNING: [Synth 8-7023] instance 'rx' of module 'system_rx_0' has 55 connections declared, but only 51 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:747]
INFO: [Synth 8-6157] synthesizing module 'system_rx_axi_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_rx_axi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_axi_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_rx_axi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680_jesd_imp_9H50XX' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:488]
WARNING: [Synth 8-7071] port 'rx_eof' of module 'axi_ad9680_jesd_imp_9H50XX' is unconnected for instance 'axi_ad9680_jesd' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2318]
WARNING: [Synth 8-7023] instance 'axi_ad9680_jesd' of module 'axi_ad9680_jesd_imp_9H50XX' has 55 connections declared, but only 54 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2318]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_jesd_rstgen_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9680_jesd_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_jesd_rstgen_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9680_jesd_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_axi_ad9680_jesd_rstgen_0' is unconnected for instance 'axi_ad9680_jesd_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2373]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_axi_ad9680_jesd_rstgen_0' is unconnected for instance 'axi_ad9680_jesd_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2373]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_axi_ad9680_jesd_rstgen_0' is unconnected for instance 'axi_ad9680_jesd_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2373]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'system_axi_ad9680_jesd_rstgen_0' is unconnected for instance 'axi_ad9680_jesd_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2373]
WARNING: [Synth 8-7023] instance 'axi_ad9680_jesd_rstgen' of module 'system_axi_ad9680_jesd_rstgen_0' has 10 connections declared, but only 6 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2373]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680_tpl_core_imp_1MMKHSQ' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:863]
INFO: [Synth 8-6157] synthesizing module 'system_adc_tpl_core_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_adc_tpl_core_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_adc_tpl_core_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_adc_tpl_core_0_stub.v:6]
WARNING: [Synth 8-7071] port 'link_ready' of module 'system_adc_tpl_core_0' is unconnected for instance 'adc_tpl_core' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:997]
WARNING: [Synth 8-7071] port 'adc_rst' of module 'system_adc_tpl_core_0' is unconnected for instance 'adc_tpl_core' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:997]
WARNING: [Synth 8-7023] instance 'adc_tpl_core' of module 'system_adc_tpl_core_0' has 31 connections declared, but only 29 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:997]
INFO: [Synth 8-6157] synthesizing module 'system_data_slice_0_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_data_slice_0_0/synth/system_data_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized1' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized1' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_data_slice_0_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_data_slice_0_0/synth/system_data_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_data_slice_1_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_data_slice_1_0/synth/system_data_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized2' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized2' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_data_slice_1_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_data_slice_1_0/synth/system_data_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_0_1' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_enable_slice_0_1/synth/system_enable_slice_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_0_1' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_enable_slice_0_1/synth/system_enable_slice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_enable_slice_1_1' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_enable_slice_1_1/synth/system_enable_slice_1_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_enable_slice_1_1' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_enable_slice_1_1/synth/system_enable_slice_1_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_0_1' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_valid_slice_0_1/synth/system_valid_slice_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_0_1' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_valid_slice_0_1/synth/system_valid_slice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_valid_slice_1_1' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_valid_slice_1_1/synth/system_valid_slice_1_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_valid_slice_1_1' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_valid_slice_1_1/synth/system_valid_slice_1_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680_tpl_core_imp_1MMKHSQ' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:863]
WARNING: [Synth 8-7071] port 'adc_valid_1' of module 'axi_ad9680_tpl_core_imp_1MMKHSQ' is unconnected for instance 'axi_ad9680_tpl_core' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2380]
WARNING: [Synth 8-7023] instance 'axi_ad9680_tpl_core' of module 'axi_ad9680_tpl_core_imp_1MMKHSQ' has 32 connections declared, but only 31 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2380]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9680_xcvr_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9680_xcvr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9680_xcvr_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ad9680_xcvr_0_stub.v:6]
WARNING: [Synth 8-7071] port 'up_ch_prbsforceerr_0' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_tx_diffctrl_0' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_tx_postcursor_0' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_tx_precursor_0' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_prbsforceerr_1' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_tx_diffctrl_1' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_tx_postcursor_1' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_tx_precursor_1' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_prbsforceerr_2' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_tx_diffctrl_2' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_tx_postcursor_2' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_tx_precursor_2' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_prbsforceerr_3' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_tx_diffctrl_3' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_tx_postcursor_3' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_ch_tx_precursor_3' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7071] port 'up_status' of module 'system_axi_ad9680_xcvr_0' is unconnected for instance 'axi_ad9680_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
WARNING: [Synth 8-7023] instance 'axi_ad9680_xcvr' of module 'system_axi_ad9680_xcvr_0' has 166 connections declared, but only 149 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2412]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ddr_cntrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_ddr_cntrl_0_stub.v:6]
WARNING: [Synth 8-7071] port 'c0_init_calib_complete' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2562]
WARNING: [Synth 8-7071] port 'c0_ddr4_ui_clk_sync_rst' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2562]
WARNING: [Synth 8-7071] port 'addn_ui_clkout1' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2562]
WARNING: [Synth 8-7071] port 'dbg_clk' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2562]
WARNING: [Synth 8-7071] port 'dbg_bus' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2562]
WARNING: [Synth 8-7023] instance 'axi_ddr_cntrl' of module 'system_axi_ddr_cntrl_0' has 61 connections declared, but only 56 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2562]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp1_interconnect_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_hp1_interconnect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp1_interconnect_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_hp1_interconnect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp2_interconnect_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_hp2_interconnect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp2_interconnect_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_hp2_interconnect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp3_interconnect_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_hp3_interconnect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp3_interconnect_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_hp3_interconnect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hpm0_lpd_interconnect_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_hpm0_lpd_interconnect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hpm0_lpd_interconnect_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_hpm0_lpd_interconnect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_rstgen_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_rstgen_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_axi_rstgen_0' is unconnected for instance 'axi_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2978]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_axi_rstgen_0' is unconnected for instance 'axi_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2978]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_axi_rstgen_0' is unconnected for instance 'axi_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2978]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_axi_rstgen_0' is unconnected for instance 'axi_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2978]
WARNING: [Synth 8-7023] instance 'axi_rstgen' of module 'system_axi_rstgen_0' has 10 connections declared, but only 6 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:2978]
INFO: [Synth 8-6157] synthesizing module 'system_axi_sysid_0_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_sysid_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_sysid_0_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_axi_sysid_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_dma_clk_wiz_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_dma_clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dma_clk_wiz_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_dma_clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_qregs_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_qregs_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_qregs_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_qregs_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_rom_sys_0_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_rom_sys_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rom_sys_0_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_rom_sys_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_spi0_csn_concat_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_spi0_csn_concat_0/synth/system_spi0_csn_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'system_spi0_csn_concat_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_spi0_csn_concat_0/synth/system_spi0_csn_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_spi1_csn_concat_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_spi1_csn_concat_0/synth/system_spi1_csn_concat_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_spi1_csn_concat_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_spi1_csn_concat_0/synth/system_spi1_csn_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_sys_250m_rstgen_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_sys_250m_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_250m_rstgen_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_sys_250m_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_250m_rstgen_0' is unconnected for instance 'sys_250m_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3053]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_250m_rstgen_0' is unconnected for instance 'sys_250m_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3053]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_250m_rstgen_0' is unconnected for instance 'sys_250m_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3053]
WARNING: [Synth 8-7023] instance 'sys_250m_rstgen' of module 'system_sys_250m_rstgen_0' has 10 connections declared, but only 7 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3053]
INFO: [Synth 8-6157] synthesizing module 'system_sys_500m_rstgen_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_sys_500m_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_500m_rstgen_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_sys_500m_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_500m_rstgen_0' is unconnected for instance 'sys_500m_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3061]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_500m_rstgen_0' is unconnected for instance 'sys_500m_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3061]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_500m_rstgen_0' is unconnected for instance 'sys_500m_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3061]
WARNING: [Synth 8-7023] instance 'sys_500m_rstgen' of module 'system_sys_500m_rstgen_0' has 10 connections declared, but only 7 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3061]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_concat_intc_0_0/synth/system_sys_concat_intc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized1' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized1' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_concat_intc_0_0/synth/system_sys_concat_intc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_1_0' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_concat_intc_1_0/synth/system_sys_concat_intc_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_1_0' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_concat_intc_1_0/synth/system_sys_concat_intc_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_sys_dma_rstgen_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_sys_dma_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_dma_rstgen_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_sys_dma_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_dma_rstgen_0' is unconnected for instance 'sys_dma_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3089]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_dma_rstgen_0' is unconnected for instance 'sys_dma_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3089]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_dma_rstgen_0' is unconnected for instance 'sys_dma_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3089]
WARNING: [Synth 8-7023] instance 'sys_dma_rstgen' of module 'system_sys_dma_rstgen_0' has 10 connections declared, but only 7 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3089]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ps8_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_sys_ps8_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ps8_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_sys_ps8_0_stub.v:6]
WARNING: [Synth 8-7071] port 'saxigp3_awready' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp3_wready' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp3_bid' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp3_bresp' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp3_bvalid' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp3_rid' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp4_bid' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp4_arready' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp4_rid' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp4_rdata' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp4_rresp' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp4_rlast' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp4_rvalid' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp5_bid' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'saxigp5_rid' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'emio_spi0_sclk_t' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'emio_spi0_mo_t' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'emio_spi0_s_o' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'emio_spi0_so_t' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'emio_spi0_ss_n_t' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'emio_spi1_sclk_t' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'emio_spi1_mo_t' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'emio_spi1_s_o' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'emio_spi1_so_t' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7071] port 'emio_spi1_ss_n_t' of module 'system_sys_ps8_0' is unconnected for instance 'sys_ps8' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
WARNING: [Synth 8-7023] instance 'sys_ps8' of module 'system_sys_ps8_0' has 197 connections declared, but only 172 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
INFO: [Synth 8-6157] synthesizing module 'system_sys_rstgen_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_sys_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_rstgen_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_sys_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3270]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3270]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3270]
WARNING: [Synth 8-7023] instance 'sys_rstgen' of module 'system_sys_rstgen_0' has 10 connections declared, but only 7 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3270]
INFO: [Synth 8-6157] synthesizing module 'system_util_daq3_xcvr_0' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_util_daq3_xcvr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_daq3_xcvr_0' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/.Xil/Vivado-25448-EntangledPC/realtime/system_util_daq3_xcvr_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rx_out_clk_1' of module 'system_util_daq3_xcvr_0' is unconnected for instance 'util_daq3_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3278]
WARNING: [Synth 8-7071] port 'tx_out_clk_1' of module 'system_util_daq3_xcvr_0' is unconnected for instance 'util_daq3_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3278]
WARNING: [Synth 8-7071] port 'rx_out_clk_2' of module 'system_util_daq3_xcvr_0' is unconnected for instance 'util_daq3_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3278]
WARNING: [Synth 8-7071] port 'tx_out_clk_2' of module 'system_util_daq3_xcvr_0' is unconnected for instance 'util_daq3_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3278]
WARNING: [Synth 8-7071] port 'rx_out_clk_3' of module 'system_util_daq3_xcvr_0' is unconnected for instance 'util_daq3_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3278]
WARNING: [Synth 8-7071] port 'tx_out_clk_3' of module 'system_util_daq3_xcvr_0' is unconnected for instance 'util_daq3_xcvr' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3278]
WARNING: [Synth 8-7023] instance 'util_daq3_xcvr' of module 'system_util_daq3_xcvr_0' has 278 connections declared, but only 272 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3278]
INFO: [Synth 8-6155] done synthesizing module 'system' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:1047]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (0#1) [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/imports/hdl/system_wrapper.v:13]
WARNING: [Synth 8-7071] port 'spi1_csn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:231]
WARNING: [Synth 8-7071] port 'spi1_mosi' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:231]
WARNING: [Synth 8-7071] port 'spi1_sclk' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:231]
WARNING: [Synth 8-7023] instance 'i_system_wrapper' of module 'system_wrapper' has 49 connections declared, but only 46 given [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:231]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (0#1) [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_JESD_M
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_JESD_L
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_JESD_S
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_JESD_M
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_JESD_L
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_JESD_S
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_5_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_3_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_3_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[63] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[62] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[61] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[60] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[59] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[58] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[57] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[56] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[55] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[54] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[53] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[52] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[51] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[50] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[49] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[48] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[47] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[46] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[45] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[44] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[43] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[42] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[41] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[40] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[39] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[38] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[37] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[36] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[35] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[34] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[33] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[32] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_3_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[127] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[126] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[125] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[124] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[123] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[122] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[121] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[120] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[119] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[118] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[117] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[116] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[115] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[114] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[113] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[112] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[111] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[110] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[109] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[108] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[107] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[106] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[105] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[104] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[103] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[102] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[101] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[100] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[99] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[98] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[97] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[96] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[95] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[94] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[93] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[92] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[91] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[90] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[89] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[88] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[87] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[86] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[85] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[84] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[83] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[82] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[81] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[80] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[79] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[78] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[77] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[76] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[75] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[74] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[73] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[72] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[71] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[70] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[69] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[68] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[67] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[66] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[65] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[64] in module xlslice_v1_0_3_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_fdb in module system_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_fda in module system_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_irq in module system_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkd_status[1] in module system_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkd_status[0] in module system_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_pd in module system_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_txen in module system_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2257.020 ; gain = 516.406
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[20] with 1st driver pin 'i_system_wrapper/system_i/sys_ps8/emio_gpio_o[20]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[20] with 2nd driver pin 'gpio_bd[20]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[19] with 1st driver pin 'i_system_wrapper/system_i/sys_ps8/emio_gpio_o[19]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[19] with 2nd driver pin 'gpio_bd[19]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[18] with 1st driver pin 'i_system_wrapper/system_i/sys_ps8/emio_gpio_o[18]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[18] with 2nd driver pin 'gpio_bd[18]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[17] with 1st driver pin 'i_system_wrapper/system_i/sys_ps8/emio_gpio_o[17]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[17] with 2nd driver pin 'gpio_bd[17]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[16] with 1st driver pin 'i_system_wrapper/system_i/sys_ps8/emio_gpio_o[16]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[16] with 2nd driver pin 'gpio_bd[16]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[15] with 1st driver pin 'i_system_wrapper/system_i/sys_ps8/emio_gpio_o[15]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[15] with 2nd driver pin 'gpio_bd[15]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[14] with 1st driver pin 'i_system_wrapper/system_i/sys_ps8/emio_gpio_o[14]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[14] with 2nd driver pin 'gpio_bd[14]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[13] with 1st driver pin 'i_system_wrapper/system_i/sys_ps8/emio_gpio_o[13]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/synth/system.v:3097]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpio_bd[13] with 2nd driver pin 'gpio_bd[13]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2257.020 ; gain = 516.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2257.020 ; gain = 516.406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2257.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0/system_sys_ps8_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ps8'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.250 ; gain = 32.441
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0/system_sys_ps8_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ps8'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0/system_sys_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0/system_sys_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0/system_axi_sysid_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0/system_axi_sysid_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0/system_rom_sys_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/rom_sys_0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0/system_rom_sys_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/rom_sys_0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/system_axi_hpm0_lpd_interconnect_0/system_axi_hpm0_lpd_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/system_axi_hpm0_lpd_interconnect_0/system_axi_hpm0_lpd_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_xcvr_0/system_axi_ad9152_xcvr_0/system_axi_ad9152_xcvr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_xcvr'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_xcvr_0/system_axi_ad9152_xcvr_0/system_axi_ad9152_xcvr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_xcvr'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_axi_0/system_tx_axi_0/system_tx_axi_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_axi_0/system_tx_axi_0/system_tx_axi_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0/system_tx_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0/system_tx_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dac_tpl_core_0/system_dac_tpl_core_0/system_dac_tpl_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dac_tpl_core_0/system_dac_tpl_core_0/system_dac_tpl_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_upack_0/system_axi_ad9152_upack_0/system_axi_ad9152_upack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_upack'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_upack_0/system_axi_ad9152_upack_0/system_axi_ad9152_upack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_upack'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_dma_0/system_axi_ad9152_dma_0/system_axi_ad9152_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_dma'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_dma_0/system_axi_ad9152_dma_0/system_axi_ad9152_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_dma'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/system_axi_ad9152_fifo_0/system_axi_ad9152_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/system_axi_ad9152_fifo_0/system_axi_ad9152_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/system_axi_ad9680_xcvr_0/system_axi_ad9680_xcvr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_xcvr'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/system_axi_ad9680_xcvr_0/system_axi_ad9680_xcvr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_xcvr'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_axi_0/system_rx_axi_0/system_rx_axi_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_axi_0/system_rx_axi_0/system_rx_axi_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0/system_rx_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0/system_rx_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_adc_tpl_core_0/system_adc_tpl_core_0/system_adc_tpl_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_adc_tpl_core_0/system_adc_tpl_core_0/system_adc_tpl_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/system_axi_ad9680_cpack_0/system_axi_ad9680_cpack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_cpack'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/system_axi_ad9680_cpack_0/system_axi_ad9680_cpack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_cpack'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_qregs_0/system_qregs_0/system_qregs_0_in_context.xdc] for cell 'i_system_wrapper/system_i/qregs'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_qregs_0/system_qregs_0/system_qregs_0_in_context.xdc] for cell 'i_system_wrapper/system_i/qregs'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0/system_axi_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0/system_axi_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/system_axi_ad9680_fifo_0/system_axi_ad9680_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/system_axi_ad9680_fifo_0/system_axi_ad9680_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_daq3_xcvr'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_daq3_xcvr'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd_rstgen'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd_rstgen'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/system_axi_hp1_interconnect_0/system_axi_hp1_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/system_axi_hp1_interconnect_0/system_axi_hp1_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/system_axi_hp2_interconnect_0/system_axi_hp2_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/system_axi_hp2_interconnect_0/system_axi_hp2_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/system_axi_hp3_interconnect_0/system_axi_hp3_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/system_axi_hp3_interconnect_0/system_axi_hp3_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0/system_dma_clk_wiz_0_in_context.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0/system_dma_clk_wiz_0_in_context.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysref_p'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sysref_n'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:32]
WARNING: [Vivado 12-508] No pins matched 'i_system_wrapper/system_i/util_daq3_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:75]
WARNING: [Vivado 12-508] No pins matched 'i_system_wrapper/system_i/util_daq3_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:76]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc]
WARNING: [Vivado 12-508] No pins matched '*/EMIOSPI0SCLKO'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:46]
WARNING: [Vivado 12-508] No pins matched '*/EMIOSPI1SCLKO'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:47]
Finished Parsing XDC File [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2707.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.250 ; gain = 966.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.250 ; gain = 966.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_act_n. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_act_n. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[10]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[10]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[11]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[11]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[12]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[12]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[13]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[13]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[14]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[14]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[15]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[15]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[16]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[16]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[4]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[4]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[5]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[5]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[6]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[6]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[7]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[7]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[8]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[8]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[9]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[9]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ba[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ba[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ba[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ba[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_bg. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_bg. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ck_c. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ck_c. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ck_t. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ck_t. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_cke. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_cke. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_cs_n. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_cs_n. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[10]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[10]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[11]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[11]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[12]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[12]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[13]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[13]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[14]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[14]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[15]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[15]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[16]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[16]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[17]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[17]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[18]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[18]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[19]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[19]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[20]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[20]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[21]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[21]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[22]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[22]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[23]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[23]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[24]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[24]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[25]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[25]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[26]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[26]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[27]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[27]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[28]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[28]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[29]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[29]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[30]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[30]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[31]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[31]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[32]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[32]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[33]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[33]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[34]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[34]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[35]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[35]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[36]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[36]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[37]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[37]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[38]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[38]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[39]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[39]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[40]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[40]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[41]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[41]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[42]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[42]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[43]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[43]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[44]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[44]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[45]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[45]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[46]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[46]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[47]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[47]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[48]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[48]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[49]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[49]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[4]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[4]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[50]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[50]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[51]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[51]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[52]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[52]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[53]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[53]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[54]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[54]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[55]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[55]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[56]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[56]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[57]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[57]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[58]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[58]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[59]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[59]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[5]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[5]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[60]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[60]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[61]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[61]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[62]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[62]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[63]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[63]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[6]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[6]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[7]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[7]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[8]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[8]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[9]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[9]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[4]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[4]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[5]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[5]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[6]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[6]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[7]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[7]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[4]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[4]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[5]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[5]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[6]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[6]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[7]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[7]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_odt. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_odt. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_reset_n. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_reset_n. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_n[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_n[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_p[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_p[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_n[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_n[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_p[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_p[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_n[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_n[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_p[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_p[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_n[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_n[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_p[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_p[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_n[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_n[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_p[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_p[0]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_n[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_n[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_p[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_p[1]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_n[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_n[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_p[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_p[2]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_n[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_n[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_p[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_p[3]. (constraint file  c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0_in_context.xdc, line 32).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_ps8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_250m_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_500m_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/spi0_csn_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/VCC_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/spi1_csn_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_sysid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/rom_sys_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hpm0_lpd_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_concat_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_concat_intc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_xcvr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_jesd/tx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_tpl_core/data_concat0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_tpl_core/enable_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_tpl_core/valid_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_tpl_core/enable_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_tpl_core/valid_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_upack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_xcvr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_jesd/rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl_core/data_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl_core/enable_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl_core/valid_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl_core/data_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl_core/enable_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_tpl_core/valid_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_cpack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/qregs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ddr_cntrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_daq3_xcvr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9152_jesd_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9680_jesd_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp3_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/dma_clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_dma_rstgen. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.250 ; gain = 966.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2707.250 ; gain = 966.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Din[0] in module system_valid_slice_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_valid_slice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_enable_slice_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_enable_slice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[63] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[62] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[61] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[60] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[59] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[58] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[57] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[56] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[55] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[54] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[53] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[52] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[51] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[50] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[49] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[48] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[47] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[46] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[45] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[44] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[43] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[42] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[41] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[40] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[39] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[38] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[37] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[36] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[35] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[34] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[33] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[32] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_data_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[127] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[126] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[125] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[124] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[123] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[122] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[121] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[120] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[119] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[118] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[117] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[116] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[115] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[114] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[113] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[112] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[111] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[110] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[109] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[108] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[107] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[106] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[105] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[104] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[103] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[102] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[101] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[100] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[99] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[98] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[97] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[96] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[95] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[94] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[93] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[92] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[91] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[90] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[89] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[88] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[87] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[86] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[85] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[84] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[83] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[82] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[81] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[80] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[79] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[78] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[77] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[76] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[75] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[74] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[73] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[72] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[71] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[70] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[69] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[68] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[67] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[66] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[65] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[64] in module system_data_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_valid_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_valid_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_enable_slice_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_enable_slice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_fdb in module system_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_fda in module system_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_irq in module system_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkd_status[1] in module system_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkd_status[0] in module system_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_pd in module system_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_txen in module system_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2707.250 ; gain = 966.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2818.441 ; gain = 1077.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2819.879 ; gain = 1079.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2832.488 ; gain = 1091.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5753] loadless multi-driven net gpio_bd[20] with 1st driver pin 'gpio_bd[20]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
WARNING: [Synth 8-5753] loadless multi-driven net i_system_wrapper/system_i_n_27 with 2nd driver pin 'i_system_wrapper/system_i/gpio_o[20]' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/imports/hdl/system_wrapper.v:163]
WARNING: [Synth 8-5753] loadless multi-driven net gpio_bd[19] with 1st driver pin 'gpio_bd[19]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
WARNING: [Synth 8-5753] loadless multi-driven net i_system_wrapper/system_i_n_28 with 2nd driver pin 'i_system_wrapper/system_i/gpio_o[19]' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/imports/hdl/system_wrapper.v:163]
WARNING: [Synth 8-5753] loadless multi-driven net gpio_bd[18] with 1st driver pin 'gpio_bd[18]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
WARNING: [Synth 8-5753] loadless multi-driven net i_system_wrapper/system_i_n_29 with 2nd driver pin 'i_system_wrapper/system_i/gpio_o[18]' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/imports/hdl/system_wrapper.v:163]
WARNING: [Synth 8-5753] loadless multi-driven net gpio_bd[17] with 1st driver pin 'gpio_bd[17]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
WARNING: [Synth 8-5753] loadless multi-driven net i_system_wrapper/system_i_n_30 with 2nd driver pin 'i_system_wrapper/system_i/gpio_o[17]' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/imports/hdl/system_wrapper.v:163]
WARNING: [Synth 8-5753] loadless multi-driven net gpio_bd[16] with 1st driver pin 'gpio_bd[16]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
WARNING: [Synth 8-5753] loadless multi-driven net i_system_wrapper/system_i_n_31 with 2nd driver pin 'i_system_wrapper/system_i/gpio_o[16]' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/imports/hdl/system_wrapper.v:163]
WARNING: [Synth 8-5753] loadless multi-driven net gpio_bd[15] with 1st driver pin 'gpio_bd[15]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
WARNING: [Synth 8-5753] loadless multi-driven net i_system_wrapper/system_i_n_32 with 2nd driver pin 'i_system_wrapper/system_i/gpio_o[15]' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/imports/hdl/system_wrapper.v:163]
WARNING: [Synth 8-5753] loadless multi-driven net gpio_bd[14] with 1st driver pin 'gpio_bd[14]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
WARNING: [Synth 8-5753] loadless multi-driven net i_system_wrapper/system_i_n_33 with 2nd driver pin 'i_system_wrapper/system_i/gpio_o[14]' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/imports/hdl/system_wrapper.v:163]
WARNING: [Synth 8-5753] loadless multi-driven net gpio_bd[13] with 1st driver pin 'gpio_bd[13]' [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_top.v:38]
WARNING: [Synth 8-5753] loadless multi-driven net i_system_wrapper/system_i_n_34 with 2nd driver pin 'i_system_wrapper/system_i/gpio_o[13]' [C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.srcs/sources_1/imports/hdl/system_wrapper.v:163]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2847.262 ; gain = 1106.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2847.262 ; gain = 1106.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2847.262 ; gain = 1106.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2847.262 ; gain = 1106.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2847.262 ; gain = 1106.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2847.262 ; gain = 1106.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |system_axi_ad9152_dma_0            |         1|
|2     |system_axi_ad9152_fifo_0           |         1|
|3     |system_axi_ad9152_jesd_rstgen_0    |         1|
|4     |system_axi_ad9152_upack_0          |         1|
|5     |system_axi_ad9152_xcvr_0           |         1|
|6     |system_axi_ad9680_cpack_0          |         1|
|7     |system_axi_ad9680_dma_0            |         1|
|8     |system_axi_ad9680_fifo_0           |         1|
|9     |system_axi_ad9680_jesd_rstgen_0    |         1|
|10    |system_axi_ad9680_xcvr_0           |         1|
|11    |system_axi_ddr_cntrl_0             |         1|
|12    |system_axi_hp1_interconnect_0      |         1|
|13    |system_axi_hp2_interconnect_0      |         1|
|14    |system_axi_hp3_interconnect_0      |         1|
|15    |system_axi_hpm0_lpd_interconnect_0 |         1|
|16    |system_axi_rstgen_0                |         1|
|17    |system_axi_sysid_0_0               |         1|
|18    |system_dma_clk_wiz_0               |         1|
|19    |system_qregs_0                     |         1|
|20    |system_rom_sys_0_0                 |         1|
|21    |system_sys_250m_rstgen_0           |         1|
|22    |system_sys_500m_rstgen_0           |         1|
|23    |system_sys_dma_rstgen_0            |         1|
|24    |system_sys_ps8_0                   |         1|
|25    |system_sys_rstgen_0                |         1|
|26    |system_util_daq3_xcvr_0            |         1|
|27    |system_tx_0                        |         1|
|28    |system_tx_axi_0                    |         1|
|29    |system_dac_tpl_core_0              |         1|
|30    |system_rx_0                        |         1|
|31    |system_rx_axi_0                    |         1|
|32    |system_adc_tpl_core_0              |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |system_adc_tpl_core              |     1|
|2     |system_axi_ad9152_dma            |     1|
|3     |system_axi_ad9152_fifo           |     1|
|4     |system_axi_ad9152_jesd_rstgen    |     1|
|5     |system_axi_ad9152_upack          |     1|
|6     |system_axi_ad9152_xcvr           |     1|
|7     |system_axi_ad9680_cpack          |     1|
|8     |system_axi_ad9680_dma            |     1|
|9     |system_axi_ad9680_fifo           |     1|
|10    |system_axi_ad9680_jesd_rstgen    |     1|
|11    |system_axi_ad9680_xcvr           |     1|
|12    |system_axi_ddr_cntrl             |     1|
|13    |system_axi_hp1_interconnect      |     1|
|14    |system_axi_hp2_interconnect      |     1|
|15    |system_axi_hp3_interconnect      |     1|
|16    |system_axi_hpm0_lpd_interconnect |     1|
|17    |system_axi_rstgen                |     1|
|18    |system_axi_sysid_0               |     1|
|19    |system_dac_tpl_core              |     1|
|20    |system_dma_clk_wiz               |     1|
|21    |system_qregs                     |     1|
|22    |system_rom_sys_0                 |     1|
|23    |system_rx                        |     1|
|24    |system_rx_axi                    |     1|
|25    |system_sys_250m_rstgen           |     1|
|26    |system_sys_500m_rstgen           |     1|
|27    |system_sys_dma_rstgen            |     1|
|28    |system_sys_ps8                   |     1|
|29    |system_sys_rstgen                |     1|
|30    |system_tx                        |     1|
|31    |system_tx_axi                    |     1|
|32    |system_util_daq3_xcvr            |     1|
|33    |IBUFDS_GTE4                      |     2|
|34    |LUT1                             |     2|
|35    |LUT2                             |     1|
|36    |LUT3                             |     5|
|37    |LUT4                             |     2|
|38    |LUT5                             |     1|
|39    |LUT6                             |     4|
|40    |FDCE                             |     8|
|41    |IBUF                             |    13|
|42    |IBUFDS                           |     4|
|43    |IOBUF                            |     1|
|44    |OBUF                             |    13|
|45    |OBUFDS                           |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2847.262 ; gain = 1106.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 160 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 2847.262 ; gain = 656.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2847.262 ; gain = 1106.648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2855.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 

The system cannot find the path specified.
Synth Design complete | Checksum: 5081c7a9
INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 829 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 2905.695 ; gain = 2331.781
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2905.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/synth_1/system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 16:25:39 2024...
[Mon Dec  2 16:25:44 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:08:31 . Memory (MB): peak = 2828.758 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_dma_0/system_axi_ad9152_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/system_axi_ad9152_fifo_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_jesd_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_upack_0/system_axi_ad9152_upack_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_upack'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_xcvr_0/system_axi_ad9152_xcvr_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_xcvr'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/system_axi_ad9680_cpack_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_cpack'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/system_axi_ad9680_fifo_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/system_axi_ad9680_xcvr_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_xcvr'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0.dcp' for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/system_axi_hp1_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp1_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/system_axi_hp2_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp2_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/system_axi_hp3_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp3_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/system_axi_hpm0_lpd_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_sysid_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0.dcp' for cell 'i_system_wrapper/system_i/dma_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_qregs_0/system_qregs_0.dcp' for cell 'i_system_wrapper/system_i/qregs'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0.dcp' for cell 'i_system_wrapper/system_i/rom_sys_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_250m_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_500m_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_dma_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.dcp' for cell 'i_system_wrapper/system_i/sys_ps8'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0.dcp' for cell 'i_system_wrapper/system_i/util_daq3_xcvr'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_axi_0/system_tx_axi_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dac_tpl_core_0/system_dac_tpl_core_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_axi_0/system_rx_axi_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_adc_tpl_core_0/system_adc_tpl_core_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core'
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3099.469 ; gain = 10.883
INFO: [Netlist 29-17] Analyzing 3421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: i_system_wrapper/system_i/axi_ddr_cntrl UUID: eee73436-17de-5b02-a280-6ecfd14a1583 
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3454.336 ; gain = 34.625
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_1/bd_e725_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_1/bd_e725_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_1/bd_e725_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_1/bd_e725_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_r_node/inst'
INFO: [Common 17-14] Message 'Vivado 12-180' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:76]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:76]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_80/bd_e725_m07bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_b_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_80/bd_e725_m07bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_83/bd_e725_m08arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_ar_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_83/bd_e725_m08arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_84/bd_e725_m08rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_r_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_84/bd_e725_m08rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_85/bd_e725_m08awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_aw_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_85/bd_e725_m08awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_86/bd_e725_m08wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_w_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_86/bd_e725_m08wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_87/bd_e725_m08bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_b_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_87/bd_e725_m08bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_90/bd_e725_m09arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_ar_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_90/bd_e725_m09arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_91/bd_e725_m09rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_r_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_91/bd_e725_m09rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_92/bd_e725_m09awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_aw_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_92/bd_e725_m09awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_93/bd_e725_m09wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_w_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_93/bd_e725_m09wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_94/bd_e725_m09bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_b_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_94/bd_e725_m09bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/smartconnect.xdc:10]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/dac_lastaddr_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/dac_lastaddr_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d1_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d1_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/dac_lastaddr_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/dac_lastaddr_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d0_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d0_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0/inst/dac_lastaddr_thru'
WARNING: [Vivado 12-584] No ports matched 'out_data*'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports out_data*]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0/inst/dac_lastaddr_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/pulse_bridge.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/rd_pulse_bridge'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/pulse_bridge.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/rd_pulse_bridge'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/pulse_bridge.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/xfer_req_pb'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/pulse_bridge.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/xfer_req_pb'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst'
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/util_dacfifo_constr.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/bd_02d8_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/bd_02d8_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/bd_02d8_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/bd_02d8_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/bd_02d8_iomodule_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/bd_02d8_iomodule_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/system_axi_ddr_cntrl_0_microblaze_mcs_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/system_axi_ddr_cntrl_0_microblaze_mcs_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:150]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:157]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:180]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:193]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:211]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:227]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:245]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:246]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'SLEW', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:268]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IBUF_LOW_PWR', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:269]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'ODT', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:270]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'EQUALIZATION', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:271]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PRE_EMPHASIS', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:272]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'DATA_RATE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:273]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-4365] The following ports on current instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst' could not be traversed to top level ports, the result will not contain these ports '{c0_ddr4_dm_dbi_n[1] c0_ddr4_dm_dbi_n[5] c0_ddr4_dm_dbi_n[4] c0_ddr4_dm_dbi_n[7] c0_ddr4_dm_dbi_n[3] c0_ddr4_dm_dbi_n[6] c0_ddr4_dm_dbi_n[0] c0_ddr4_dm_dbi_n[2]}'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:315]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross'
WARNING: [Vivado 12-508] No pins matched 'tog_r_p/D'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_pins tog_r_p/D]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'tog_f_p/D'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_pins tog_f_p/D]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'clk_in_bad'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'd_in_0[*]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'd_in_1[*]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets {{d_in_0[*]} {d_in_1[*]}}]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/dac_lastaddr_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/dac_lastaddr_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d1_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d1_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/dac_lastaddr_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/dac_lastaddr_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d0_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d0_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0/inst/dac_lastaddr_thru'
WARNING: [Vivado 12-584] No ports matched 'out_data*'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports out_data*]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0/inst/dac_lastaddr_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/axi_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/axi_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq3_xcvr/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq3_xcvr/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_6/bd_31bd_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_6/bd_31bd_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_7/bd_31bd_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_7/bd_31bd_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_6/bd_c0fd_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_6/bd_c0fd_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_7/bd_c0fd_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_7/bd_c0fd_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_8/bd_c0fd_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_8/bd_c0fd_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_6/bd_503c_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_6/bd_503c_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_7/bd_503c_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_7/bd_503c_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_8/bd_503c_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_8/bd_503c_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_9/bd_503c_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_9/bd_503c_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_10/bd_503c_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_10/bd_503c_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0_board.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0_board.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysref_p'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysref_n'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:75]
INFO: [Timing 38-2] Deriving generated clocks [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:75]
create_generated_clock: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 4020.016 ; gain = 565.680
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc]
Parsing XDC File [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc]
Finished Parsing XDC File [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc]
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_dma_0/system_axi_ad9152_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_dma/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_dma_0/system_axi_ad9152_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_dma/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0_late.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0_late.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz/inst'
INFO: [Project 1-1714] 175 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9152_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9152_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'system_top'...
Generating merged BMM file for the design top 'system_axi_ddr_cntrl_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-1687] 3110 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 4020.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 549 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 5 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 211 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 85 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 80 instances

The system cannot find the path specified.
open_run: Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 4020.016 ; gain = 1191.258
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:20 ; elapsed = 00:01:01 . Memory (MB): peak = 5625.691 ; gain = 1605.676
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_adc_tpl_core_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_jesd_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_upack_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_xcvr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_cpack_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_jesd_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_xcvr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ddr_cntrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hp1_interconnect_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hp2_interconnect_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hp3_interconnect_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hpm0_lpd_interconnect_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_sysid_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_dac_tpl_core_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_dma_clk_wiz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_qregs_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rom_sys_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rx_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rx_axi_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_250m_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_500m_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_dma_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_ps8_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_tx_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_tx_axi_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_daq3_xcvr_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_adc_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dma_clk_wiz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_qregs_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ddr_cntrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp2_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rom_sys_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_upack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dac_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_250m_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_500m_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_dma_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_ps8_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hpm0_lpd_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_daq3_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_cpack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp3_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_sysid_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hp1_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_0
WARNING: [Project 1-478] Design 'design_1' is stale and will not be used when launching 'impl_1'

ECHO is off.
ECHO is off.
[Mon Dec  2 16:28:27 2024] Launched system_sys_ps8_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_250m_rstgen_0_synth_1, system_sys_500m_rstgen_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_axi_hpm0_lpd_interconnect_0_synth_1, system_axi_ad9152_xcvr_0_synth_1, system_tx_axi_0_synth_1, system_tx_0_synth_1, system_dac_tpl_core_0_synth_1, system_axi_ad9152_upack_0_synth_1, system_axi_ad9152_dma_0_synth_1, system_axi_ad9152_fifo_0_synth_1, system_axi_ad9680_xcvr_0_synth_1, system_rx_axi_0_synth_1, system_rx_0_synth_1, system_adc_tpl_core_0_synth_1, system_axi_ad9680_cpack_0_synth_1, system_axi_ad9680_dma_0_synth_1, system_qregs_0_synth_1, system_axi_rstgen_0_synth_1, system_axi_ddr_cntrl_0_synth_1, system_axi_ad9680_fifo_0_synth_1, system_util_daq3_xcvr_0_synth_1, system_axi_ad9152_jesd_rstgen_0_synth_1, system_axi_ad9680_jesd_rstgen_0_synth_1, system_axi_hp1_interconnect_0_synth_1, system_axi_hp2_interconnect_0_synth_1, system_axi_hp3_interconnect_0_synth_1, system_dma_clk_wiz_0_synth_1, system_sys_dma_rstgen_0_synth_1...
Run output will be captured here:
system_sys_ps8_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_ps8_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_250m_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_250m_rstgen_0_synth_1/runme.log
system_sys_500m_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_500m_rstgen_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_rom_sys_0_0_synth_1/runme.log
system_axi_hpm0_lpd_interconnect_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_hpm0_lpd_interconnect_0_synth_1/runme.log
system_axi_ad9152_xcvr_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_xcvr_0_synth_1/runme.log
system_tx_axi_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_tx_axi_0_synth_1/runme.log
system_tx_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_tx_0_synth_1/runme.log
system_dac_tpl_core_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_dac_tpl_core_0_synth_1/runme.log
system_axi_ad9152_upack_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_upack_0_synth_1/runme.log
system_axi_ad9152_dma_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_dma_0_synth_1/runme.log
system_axi_ad9152_fifo_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_fifo_0_synth_1/runme.log
system_axi_ad9680_xcvr_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_xcvr_0_synth_1/runme.log
system_rx_axi_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_rx_axi_0_synth_1/runme.log
system_rx_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_rx_0_synth_1/runme.log
system_adc_tpl_core_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_adc_tpl_core_0_synth_1/runme.log
system_axi_ad9680_cpack_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_cpack_0_synth_1/runme.log
system_axi_ad9680_dma_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_dma_0_synth_1/runme.log
system_qregs_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_qregs_0_synth_1/runme.log
system_axi_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_rstgen_0_synth_1/runme.log
system_axi_ddr_cntrl_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ddr_cntrl_0_synth_1/runme.log
system_axi_ad9680_fifo_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_fifo_0_synth_1/runme.log
system_util_daq3_xcvr_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_util_daq3_xcvr_0_synth_1/runme.log
system_axi_ad9152_jesd_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9152_jesd_rstgen_0_synth_1/runme.log
system_axi_ad9680_jesd_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_ad9680_jesd_rstgen_0_synth_1/runme.log
system_axi_hp1_interconnect_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_hp1_interconnect_0_synth_1/runme.log
system_axi_hp2_interconnect_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_hp2_interconnect_0_synth_1/runme.log
system_axi_hp3_interconnect_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_axi_hp3_interconnect_0_synth_1/runme.log
system_dma_clk_wiz_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_dma_clk_wiz_0_synth_1/runme.log
system_sys_dma_rstgen_0_synth_1: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/system_sys_dma_rstgen_0_synth_1/runme.log
[Mon Dec  2 16:28:27 2024] Launched impl_1...
Run output will be captured here: C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 5648.547 ; gain = 0.000
[Mon Dec  2 16:28:27 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\CompileCluster\AppData\Roaming/Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2016.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2023.2/strategies/VDI2016.psg'
source system_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 479.848 ; gain = 178.160
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/reilly/proj/floodlight/hdl-main/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 599.180 ; gain = 99.754
Command: link_design -top system_top -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_dma_0/system_axi_ad9152_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/system_axi_ad9152_fifo_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_jesd_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_upack_0/system_axi_ad9152_upack_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_upack'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_xcvr_0/system_axi_ad9152_xcvr_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_xcvr'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/system_axi_ad9680_cpack_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_cpack'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/system_axi_ad9680_fifo_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/system_axi_ad9680_xcvr_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_xcvr'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0.dcp' for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/system_axi_hp1_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp1_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/system_axi_hp2_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp2_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/system_axi_hp3_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp3_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/system_axi_hpm0_lpd_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_sysid_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0.dcp' for cell 'i_system_wrapper/system_i/dma_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_qregs_0/system_qregs_0.dcp' for cell 'i_system_wrapper/system_i/qregs'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0.dcp' for cell 'i_system_wrapper/system_i/rom_sys_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_250m_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_500m_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_dma_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.dcp' for cell 'i_system_wrapper/system_i/sys_ps8'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/system_util_daq3_xcvr_0.dcp' for cell 'i_system_wrapper/system_i/util_daq3_xcvr'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_axi_0/system_tx_axi_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dac_tpl_core_0/system_dac_tpl_core_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_axi_0/system_rx_axi_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_adc_tpl_core_0/system_adc_tpl_core_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core'
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2074.570 ; gain = 11.652
INFO: [Netlist 29-17] Analyzing 3421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: i_system_wrapper/system_i/axi_ddr_cntrl UUID: eee73436-17de-5b02-a280-6ecfd14a1583 
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2918.664 ; gain = 32.719
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_1/bd_e725_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_1/bd_e725_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_1/bd_e725_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_1/bd_e725_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_12/bd_e725_arni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_13/bd_e725_rni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_14/bd_e725_awni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_15/bd_e725_wni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_16/bd_e725_bni_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/switchboards/i_nodes/i_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_21/bd_e725_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_22/bd_e725_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_23/bd_e725_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_24/bd_e725_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_25/bd_e725_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_27/bd_e725_m00arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_28/bd_e725_m00rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_29/bd_e725_m00awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_30/bd_e725_m00wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_31/bd_e725_m00bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_34/bd_e725_m01arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_35/bd_e725_m01rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_36/bd_e725_m01awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_37/bd_e725_m01wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_38/bd_e725_m01bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_41/bd_e725_m02arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_42/bd_e725_m02rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_43/bd_e725_m02awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_44/bd_e725_m02wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_45/bd_e725_m02bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m02_nodes/m02_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_48/bd_e725_m03arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_49/bd_e725_m03rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_50/bd_e725_m03awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_51/bd_e725_m03wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_52/bd_e725_m03bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m03_nodes/m03_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_55/bd_e725_m04arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_56/bd_e725_m04rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_57/bd_e725_m04awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_58/bd_e725_m04wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_59/bd_e725_m04bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m04_nodes/m04_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_62/bd_e725_m05arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_63/bd_e725_m05rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_64/bd_e725_m05awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_65/bd_e725_m05wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_66/bd_e725_m05bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m05_nodes/m05_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_69/bd_e725_m06arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_70/bd_e725_m06rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_71/bd_e725_m06awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_72/bd_e725_m06wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_73/bd_e725_m06bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m06_nodes/m06_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_76/bd_e725_m07arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_r_node/inst'
INFO: [Common 17-14] Message 'Vivado 12-180' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_77/bd_e725_m07rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_78/bd_e725_m07awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:76]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc:76]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_79/bd_e725_m07wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_80/bd_e725_m07bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_b_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_80/bd_e725_m07bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m07_nodes/m07_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_83/bd_e725_m08arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_ar_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_83/bd_e725_m08arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_84/bd_e725_m08rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_r_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_84/bd_e725_m08rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_85/bd_e725_m08awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_aw_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_85/bd_e725_m08awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_86/bd_e725_m08wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_w_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_86/bd_e725_m08wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_87/bd_e725_m08bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_b_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_87/bd_e725_m08bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m08_nodes/m08_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_90/bd_e725_m09arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_ar_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_90/bd_e725_m09arn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_91/bd_e725_m09rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_r_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_91/bd_e725_m09rn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_92/bd_e725_m09awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_aw_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_92/bd_e725_m09awn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_93/bd_e725_m09wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_w_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_93/bd_e725_m09wn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_94/bd_e725_m09bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_b_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/bd_0/ip/ip_94/bd_e725_m09bn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst/m09_nodes/m09_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/smartconnect.xdc:10]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hpm0_lpd_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hpm0_lpd_interconnect/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/dac_lastaddr_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/dac_lastaddr_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d1_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d1_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/dac_lastaddr_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/dac_lastaddr_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d0_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d0_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0/inst/dac_lastaddr_thru'
WARNING: [Vivado 12-584] No ports matched 'out_data*'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports out_data*]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/common/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0/inst/dac_lastaddr_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/pulse_bridge.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/rd_pulse_bridge'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/pulse_bridge.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/rd_pulse_bridge'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/pulse_bridge.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/xfer_req_pb'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/pulse_bridge.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/xfer_req_pb'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst'
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/util_dacfifo_constr.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_tpl_core/adc_tpl_core/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_rstgen_0/system_axi_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/bd_02d8_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/bd_02d8_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/bd_02d8_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/bd_02d8_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/bd_02d8_iomodule_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/bd_02d8_iomodule_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/system_axi_ddr_cntrl_0_microblaze_mcs_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/system_axi_ddr_cntrl_0_microblaze_mcs_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'OUTPUT_IMPEDANCE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:150]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:157]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:180]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:193]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:211]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:227]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:245]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:246]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'SLEW', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:268]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IBUF_LOW_PWR', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:269]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'ODT', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:270]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'EQUALIZATION', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:271]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PRE_EMPHASIS', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:272]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'DATA_RATE', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:273]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-4365] The following ports on current instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst' could not be traversed to top level ports, the result will not contain these ports '{c0_ddr4_dm_dbi_n[1] c0_ddr4_dm_dbi_n[5] c0_ddr4_dm_dbi_n[4] c0_ddr4_dm_dbi_n[7] c0_ddr4_dm_dbi_n[3] c0_ddr4_dm_dbi_n[6] c0_ddr4_dm_dbi_n[0] c0_ddr4_dm_dbi_n[2]}'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:315]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross'
WARNING: [Vivado 12-508] No pins matched 'tog_r_p/D'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_pins tog_r_p/D]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'tog_f_p/D'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_pins tog_f_p/D]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'clk_in_bad'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'd_in_0[*]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'd_in_1[*]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets {{d_in_0[*]} {d_in_1[*]}}]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_sync_cross.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/dac_lastaddr_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_fifo/inst/dac_lastaddr_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d1_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d1_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/dac_lastaddr_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/dac_lastaddr_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d0_thru'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst/xfer_req_cross/d0_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0/inst/dac_lastaddr_thru'
WARNING: [Vivado 12-584] No ports matched 'out_data*'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports out_data*]'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/cdc_thru.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0/inst/dac_lastaddr_thru'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/axi_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/axi_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq3_xcvr/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_util_daq3_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq3_xcvr/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0/system_axi_ad9152_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_6/bd_31bd_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_6/bd_31bd_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_7/bd_31bd_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_7/bd_31bd_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_6/bd_c0fd_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_6/bd_c0fd_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_7/bd_c0fd_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_7/bd_c0fd_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_8/bd_c0fd_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_8/bd_c0fd_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_6/bd_503c_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_6/bd_503c_sarn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_7/bd_503c_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_7/bd_503c_srn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_8/bd_503c_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_8/bd_503c_sawn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_9/bd_503c_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_9/bd_503c_swn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_10/bd_503c_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_10/bd_503c_sbn_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/smartconnect.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0_board.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0_board.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysref_p'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:31]
2Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysref_n'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:75]
INFO: [Timing 38-2] Deriving generated clocks [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc:75]
create_generated_clock: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3486.648 ; gain = 567.984
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/system_constr.xdc]
Parsing XDC File [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc]
Finished Parsing XDC File [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc]
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx_axi/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_jesd/tx/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_dma_0/system_axi_ad9152_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_dma/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9152_dma_0/system_axi_ad9152_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9152_dma/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0_late.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz/inst'
Finished Parsing XDC File [c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_dma_clk_wiz_0/system_dma_clk_wiz_0_late.xdc] for cell 'i_system_wrapper/system_i/dma_clk_wiz/inst'
INFO: [Project 1-1714] 175 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9152_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9152_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'system_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-1687] 3110 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3486.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 549 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 5 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 211 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 85 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 80 instances

The system cannot find the path specified.
54 Infos, 2016 Warnings, 38 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:55 . Memory (MB): peak = 3486.648 ; gain = 2887.469
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 8 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3486.648 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a789e6f5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3579.559 ; gain = 92.910

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize MIG Cores
INFO: [Mig 66-454] Using cached IP synthesis design for IP xilinx.com:ip:ddr4_phy:2.2, cache-ID = aae4eca8b7869a68.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 4011.477 ; gain = 0.000
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:50]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:50]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:51]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:51]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:52]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:52]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:53]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:53]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:54]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:54]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:55]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:55]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:56]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:56]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:57]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [C:/reilly/proj/floodlight/hdl-main/projects/common/zcu106/zcu106_system_constr.xdc:57]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port,port,bd_intf_net,bd_intf_pin,bd_pin,diagram,bd_intf_port,bd_port,bd_intf_tlm_port,bd_tlm_port,bd_net
create_generated_clock: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 4011.477 ; gain = 0.000
read_xdc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 4011.477 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 4023.949 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize MIG Cores | Checksum: 1f46d3568

Time (s): cpu = 00:00:57 ; elapsed = 00:00:52 . Memory (MB): peak = 4023.949 ; gain = 39.387

Phase 1.1.2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = cae569c251913fc8.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 4053.477 ; gain = 0.000
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4053.477 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 4053.477 ; gain = 0.000
Phase 1.1.2 Generate And Synthesize Debug Cores | Checksum: 102be720a

Time (s): cpu = 00:01:19 ; elapsed = 00:01:51 . Memory (MB): peak = 4053.477 ; gain = 68.914
Phase 1.1 Core Generation And Design Setup | Checksum: 102be720a

Time (s): cpu = 00:01:19 ; elapsed = 00:01:51 . Memory (MB): peak = 4053.477 ; gain = 68.914

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 102be720a

Time (s): cpu = 00:01:19 ; elapsed = 00:01:51 . Memory (MB): peak = 4053.477 ; gain = 68.914
Phase 1 Initialization | Checksum: 102be720a

Time (s): cpu = 00:01:19 ; elapsed = 00:01:51 . Memory (MB): peak = 4053.477 ; gain = 68.914

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 102be720a

Time (s): cpu = 00:01:25 ; elapsed = 00:01:55 . Memory (MB): peak = 4099.070 ; gain = 114.508

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 102be720a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:56 . Memory (MB): peak = 4099.070 ; gain = 114.508
Phase 2 Timer Update And Timing Data Collection | Checksum: 102be720a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:56 . Memory (MB): peak = 4099.070 ; gain = 114.508

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 23 inverters resulting in an inversion of 224 pins
INFO: [Opt 31-138] Pushed 248 inverter(s) to 8791 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1346c2d3c

Time (s): cpu = 00:01:31 ; elapsed = 00:02:01 . Memory (MB): peak = 4099.070 ; gain = 114.508
Retarget | Checksum: 1346c2d3c
INFO: [Opt 31-389] Phase Retarget created 898 cells and removed 5920 cells
INFO: [Opt 31-1021] In phase Retarget, 377 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 17 inverter(s) to 33 load pin(s).
Phase 4 Constant propagation | Checksum: c42e10ef

Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 4099.070 ; gain = 114.508
Constant propagation | Checksum: c42e10ef
INFO: [Opt 31-389] Phase Constant propagation created 5299 cells and removed 8385 cells
INFO: [Opt 31-1021] In phase Constant propagation, 382 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Opt 31-120] Instance i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (system_axi_hp3_interconnect_0_sc_node_v1_0_15_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 5 Sweep | Checksum: 1135a2b38

Time (s): cpu = 00:01:42 ; elapsed = 00:02:12 . Memory (MB): peak = 4099.070 ; gain = 114.508
Sweep | Checksum: 1135a2b38
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3965 cells
INFO: [Opt 31-1021] In phase Sweep, 2432 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1cfd93318

Time (s): cpu = 00:01:47 ; elapsed = 00:02:14 . Memory (MB): peak = 4099.070 ; gain = 114.508
BUFG optimization | Checksum: 1cfd93318
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 2 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][100]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][101]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][102]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][103]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][104]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][105]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][106]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][107]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][108]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][109]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][110]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][111]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][112]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][113]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][114]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][115]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][116]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][117]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][118]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][119]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][120]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][121]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][122]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][123]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][124]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][125]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][126]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][127]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][128]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][129]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][130]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][131]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][132]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][133]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][134]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][135]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][136]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][137]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][138]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][139]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][140]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][141]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][142]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][143]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][144]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][145]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][146]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][147]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][148]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][149]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][150]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][151]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][152]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][153]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][154]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][155]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][156]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][157]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][158]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][159]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][160]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][161]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][162]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][163]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][164]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][165]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][166]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][167]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][168]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][169]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][170]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][171]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][172]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][173]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][174]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][175]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][176]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][177]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][178]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][179]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][180]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][181]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][182]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][183]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][184]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][185]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][186]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][187]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][188]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][189]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][190]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][191]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][192]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][193]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][194]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][195]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][196]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][197]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][198]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][199]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][200]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][201]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][202]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][203]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][204]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][205]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][206]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][207]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][208]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][209]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][210]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][211]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][212]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][213]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][214]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][215]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][216]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][217]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][218]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][219]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][220]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][221]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][222]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][223]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][224]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][225]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][226]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][227]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][228]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][229]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][230]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][231]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][232]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][233]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][234]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][235]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][236]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][237]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][238]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][239]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][240]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][241]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][242]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][243]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][244]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][245]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][246]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][247]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][248]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][249]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][250]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][251]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][252]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][253]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][254]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][255]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][256]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][257]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][258]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][259]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][260]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][261]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][262]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][263]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][264]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][265]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][266]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][267]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][268]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][269]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][270]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][271]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][272]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][273]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][274]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][275]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][276]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][277]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][278]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][279]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][280]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][281]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][282]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][283]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][284]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][285]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][286]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][287]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][288]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][289]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][290]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][291]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][292]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][293]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][294]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][295]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][296]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][297]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][298]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][299]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][300]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][301]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][302]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][303]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][304]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][305]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][306]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][307]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][308]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][309]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][310]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][311]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][312]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][313]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][314]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][315]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][316]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][317]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][318]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][319]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][320]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][321]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][322]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][323]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][324]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][325]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][326]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][327]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][328]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][329]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][330]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][331]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][332]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][333]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][334]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][335]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][336]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][337]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][338]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][339]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][340]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][341]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][342]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][343]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][344]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][345]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][346]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][347]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][348]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][349]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][34]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][350]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][351]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][352]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][353]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][354]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][355]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][356]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][357]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][358]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][359]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][35]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][360]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][361]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][362]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][363]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][364]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][365]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][366]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][367]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][368]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][369]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][36]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][370]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][371]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][372]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][373]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][374]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][375]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][376]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][377]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][378]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][379]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][37]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][380]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][381]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][382]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][383]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][384]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][385]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][386]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][387]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][388]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][389]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][38]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][390]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][391]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][392]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][393]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][394]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][395]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][396]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][397]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][398]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][399]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][39]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][400]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][401]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][402]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][403]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][404]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][405]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][406]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][407]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][408]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][409]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][40]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][410]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][411]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][412]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][413]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][414]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][415]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][416]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][417]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][418]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][419]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][41]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][420]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][421]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][422]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][423]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][424]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][425]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][426]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][427]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][428]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][429]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][42]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][430]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][431]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][432]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][433]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][434]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][435]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][436]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][437]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][438]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][439]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][43]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][440]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][441]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][442]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][443]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][444]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][445]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][446]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][447]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][448]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][449]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][44]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][450]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][451]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][452]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][453]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][454]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][455]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][456]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][457]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][458]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][459]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][45]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][460]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][461]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][462]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][463]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][464]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][465]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][466]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][467]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][468]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][469]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][46]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][470]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][471]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][472]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][473]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][474]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][475]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][476]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][477]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][478]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][479]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][47]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][480]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][481]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][482]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][483]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][484]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][485]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][486]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][487]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][488]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][489]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][48]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][490]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][491]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][492]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][493]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][494]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][495]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][496]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][497]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][498]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][499]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][49]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][500]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][501]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][502]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][503]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][504]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][505]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][506]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][507]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][508]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][509]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][50]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][510]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][511]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][51]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][52]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][53]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][54]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][55]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][56]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][57]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][58]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][59]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][60]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][61]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][62]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][63]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][64]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][65]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][66]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][67]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][68]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][69]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][70]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][71]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][72]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][73]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][74]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][75]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][76]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][77]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][78]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][79]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][80]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][81]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][82]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][83]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][84]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][85]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][86]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][87]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][88]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][89]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][90]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][91]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][92]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][93]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][94]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][95]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][96]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][97]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][98]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][99]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/memory_reg[29][2]_srl30 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][35]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][37]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][48]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][35]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][37]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][47]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][48]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[18].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[100].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[101].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[102].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[103].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[104].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[105].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[106].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[107].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[108].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[109].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[110].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[111].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[112].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[113].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[114].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[115].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[116].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[117].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[118].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[119].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[120].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[121].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[122].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[123].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[124].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[125].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[126].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[127].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[128].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[129].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[130].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[131].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[132].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[133].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[134].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[135].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[136].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[137].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[138].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[139].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[140].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[141].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[142].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[143].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[18].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[19].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[20].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[21].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[22].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[23].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[24].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[25].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[26].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[27].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[28].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[29].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[30].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[31].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[33].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[34].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[36].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[37].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[41].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[42].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[43].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[44].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[45].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[46].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[47].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[48].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[49].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[50].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[51].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[52].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[53].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[54].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[55].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[56].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[57].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[58].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[59].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[60].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[61].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[62].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[63].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[64].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[65].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[66].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[67].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[68].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[69].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[70].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[71].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[72].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[73].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[74].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[75].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[76].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[77].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[78].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[79].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[80].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[82].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[83].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[84].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[85].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[86].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[87].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[88].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[89].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[90].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[91].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[92].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[93].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[94].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[96].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[97].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[98].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[99].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[100].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[101].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[102].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[104].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[105].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[106].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[107].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[108].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[109].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[110].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[111].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[112].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[113].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[114].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[115].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[116].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[117].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[118].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[119].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[120].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[121].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[122].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[123].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[124].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[125].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[126].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[127].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[128].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[129].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[130].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[131].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[132].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[133].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[134].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[135].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[136].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[137].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[138].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[139].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[140].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[141].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[142].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[72].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[73].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[74].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[75].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[76].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[77].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[78].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[79].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[80].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[82].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[83].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[84].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[85].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[86].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[87].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[88].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[89].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[90].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[91].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[92].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[93].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[94].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[96].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][20]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][22]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][24]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][26]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][18]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][21]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][22]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][23]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][33]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][34]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][35]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][36]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][37]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][38]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][39]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][9]_srl3 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1cfd93318

Time (s): cpu = 00:01:48 ; elapsed = 00:02:15 . Memory (MB): peak = 4099.070 ; gain = 114.508
Shift Register Optimization | Checksum: 1cfd93318
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 7 pins
Phase 8 Post Processing Netlist | Checksum: 14dd95c3f

Time (s): cpu = 00:01:48 ; elapsed = 00:02:15 . Memory (MB): peak = 4099.070 ; gain = 114.508
Post Processing Netlist | Checksum: 14dd95c3f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 505 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 18eafcbcf

Time (s): cpu = 00:01:53 ; elapsed = 00:02:20 . Memory (MB): peak = 4099.070 ; gain = 114.508

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 4099.070 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 18eafcbcf

Time (s): cpu = 00:01:53 ; elapsed = 00:02:20 . Memory (MB): peak = 4099.070 ; gain = 114.508
Phase 9 Finalization | Checksum: 18eafcbcf

Time (s): cpu = 00:01:53 ; elapsed = 00:02:20 . Memory (MB): peak = 4099.070 ; gain = 114.508
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             898  |            5920  |                                            377  |
|  Constant propagation         |            5299  |            8385  |                                            382  |
|  Sweep                        |               0  |            3965  |                                           2432  |
|  BUFG optimization            |               1  |               2  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               6  |                                            505  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18eafcbcf

Time (s): cpu = 00:01:53 ; elapsed = 00:02:20 . Memory (MB): peak = 4099.070 ; gain = 114.508
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 4099.070 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 82 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 47 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 100 Total Ports: 164
Ending PowerOpt Patch Enables Task | Checksum: 139b51100

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 6171.883 ; gain = 0.000
Ending Power Optimization Task | Checksum: 139b51100

Time (s): cpu = 00:02:05 ; elapsed = 00:01:29 . Memory (MB): peak = 6171.883 ; gain = 2072.812

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19edaeaeb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 6171.883 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 19edaeaeb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 6171.883 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 6171.883 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19edaeaeb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 2959 Warnings, 54 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:58 ; elapsed = 00:04:35 . Memory (MB): peak = 6171.883 ; gain = 2685.234
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.274 . Memory (MB): peak = 6171.883 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6171.883 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.459 . Memory (MB): peak = 6171.883 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.698 . Memory (MB): peak = 6171.883 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 6171.883 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.045 . Memory (MB): peak = 6171.883 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c838a225

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 6171.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ccc6349c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18a94c7a4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
MIG CONSTR ADDED 1
MIG Constraint : added 1
Phase 1.4 Constrain Clocks/Macros | Checksum: 18a94c7a4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18a94c7a4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: fbfec703

Time (s): cpu = 00:02:03 ; elapsed = 00:01:24 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 159ec16ce

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1b41bfd8d

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1b41bfd8d

Time (s): cpu = 00:02:33 ; elapsed = 00:01:42 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1c4d702b3

Time (s): cpu = 00:02:34 ; elapsed = 00:01:43 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1343fea2e

Time (s): cpu = 00:02:40 ; elapsed = 00:01:48 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1343fea2e

Time (s): cpu = 00:02:41 ; elapsed = 00:01:48 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1343fea2e

Time (s): cpu = 00:02:41 ; elapsed = 00:01:48 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1343fea2e

Time (s): cpu = 00:02:41 ; elapsed = 00:01:48 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1343fea2e

Time (s): cpu = 00:02:41 ; elapsed = 00:01:49 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 110cc640f

Time (s): cpu = 00:02:41 ; elapsed = 00:01:49 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e6bf10c2

Time (s): cpu = 00:07:32 ; elapsed = 00:04:37 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 11 LUTNM shape to break, 2560 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 7, total 11, new lutff created 15
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1118 nets or LUTs. Breaked 11 LUTs, combined 1107 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 28 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 21 nets.  Re-placed 194 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 0 new cell, deleted 15 existing cells and moved 194 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.895 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET. Replicated 9 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_rstgen/U0/peripheral_aresetn[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 7 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wready_d3. Replicated 7 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/rcnt_reg_n_0_[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/rcnt_reg_n_0_[0]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 45 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 45 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.355 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 6171.883 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           11  |           1107  |                  1118  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             15  |                    21  |           0  |           1  |  00:00:06  |
|  Very High Fanout                                 |           45  |              0  |                     6  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           56  |           1122  |                  1145  |           0  |          10  |  00:00:10  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 144f7ee52

Time (s): cpu = 00:07:51 ; elapsed = 00:04:55 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1b970ad1e

Time (s): cpu = 00:08:53 ; elapsed = 00:05:30 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b970ad1e

Time (s): cpu = 00:08:53 ; elapsed = 00:05:30 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 177a3fb58

Time (s): cpu = 00:09:24 ; elapsed = 00:05:48 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18a4f5966

Time (s): cpu = 00:09:38 ; elapsed = 00:05:58 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1983ca57b

Time (s): cpu = 00:10:53 ; elapsed = 00:06:42 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1d1d4221c

Time (s): cpu = 00:11:32 ; elapsed = 00:07:05 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 3.3.2 Slice Area Swap | Checksum: 1d1d4221c

Time (s): cpu = 00:11:32 ; elapsed = 00:07:06 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 27b5e762e

Time (s): cpu = 00:13:00 ; elapsed = 00:07:52 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1e6b74e36

Time (s): cpu = 00:13:06 ; elapsed = 00:07:58 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1b819549d

Time (s): cpu = 00:13:06 ; elapsed = 00:07:59 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 205e7ba5e

Time (s): cpu = 00:14:05 ; elapsed = 00:08:32 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 205e7ba5e

Time (s): cpu = 00:14:05 ; elapsed = 00:08:33 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13c4e3ea5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.099 | TNS=-1.102 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b9e1cc9a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b9e1cc9a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 13c4e3ea5

Time (s): cpu = 00:15:59 ; elapsed = 00:09:50 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.040. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12006ccd7

Time (s): cpu = 00:16:29 ; elapsed = 00:10:19 . Memory (MB): peak = 6171.883 ; gain = 0.000

Time (s): cpu = 00:16:29 ; elapsed = 00:10:19 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12006ccd7

Time (s): cpu = 00:16:29 ; elapsed = 00:10:20 . Memory (MB): peak = 6171.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20c332b6c

Time (s): cpu = 00:17:17 ; elapsed = 00:10:52 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|              16x16|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                4x4|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20c332b6c

Time (s): cpu = 00:17:18 ; elapsed = 00:10:53 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 20c332b6c

Time (s): cpu = 00:17:18 ; elapsed = 00:10:53 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 6171.883 ; gain = 0.000

Time (s): cpu = 00:17:18 ; elapsed = 00:10:53 . Memory (MB): peak = 6171.883 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2718087ab

Time (s): cpu = 00:17:19 ; elapsed = 00:10:54 . Memory (MB): peak = 6171.883 ; gain = 0.000
Ending Placer Task | Checksum: 2011a2c0f

Time (s): cpu = 00:17:19 ; elapsed = 00:10:54 . Memory (MB): peak = 6171.883 ; gain = 0.000
159 Infos, 2959 Warnings, 54 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:17:31 ; elapsed = 00:11:02 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.352 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.466 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.695 . Memory (MB): peak = 6171.883 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 6171.883 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6171.883 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.894 . Memory (MB): peak = 6171.883 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 6171.883 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 6171.883 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 6171.883 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 6171.883 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:58 ; elapsed = 00:00:33 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 2959 Warnings, 54 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.667 . Memory (MB): peak = 6171.883 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 6171.883 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6171.883 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.365 . Memory (MB): peak = 6171.883 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.237 . Memory (MB): peak = 6171.883 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 6171.883 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/impl_1/system_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 6171.883 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 26fb8b91 ConstDB: 0 ShapeSum: edf241e9 RouteDB: ec2c5e95
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6171.883 ; gain = 0.000
Post Restoration Checksum: NetGraph: 513623de | NumContArr: f5330ffc | Constraints: 4b4931f6 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2545b606d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2545b606d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2545b606d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 15db89702

Time (s): cpu = 00:01:20 ; elapsed = 00:00:36 . Memory (MB): peak = 6171.883 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15d9e298b

Time (s): cpu = 00:01:55 ; elapsed = 00:00:54 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.019  | TNS=0.000  | WHS=-0.236 | THS=-35.879|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1df6b9fec

Time (s): cpu = 00:03:30 ; elapsed = 00:01:48 . Memory (MB): peak = 6171.883 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.019  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 14fd31ace

Time (s): cpu = 00:03:30 ; elapsed = 00:01:48 . Memory (MB): peak = 6171.883 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00152515 %
  Global Horizontal Routing Utilization  = 0.000882661 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 93829
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 84256
  Number of Partially Routed Nets     = 9573
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 160df298f

Time (s): cpu = 00:03:40 ; elapsed = 00:01:52 . Memory (MB): peak = 6179.074 ; gain = 7.191

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 160df298f

Time (s): cpu = 00:03:40 ; elapsed = 00:01:52 . Memory (MB): peak = 6179.074 ; gain = 7.191

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 20b8251e3

Time (s): cpu = 00:04:38 ; elapsed = 00:02:10 . Memory (MB): peak = 6179.074 ; gain = 7.191
Phase 3 Initial Routing | Checksum: 2272a356c

Time (s): cpu = 00:04:41 ; elapsed = 00:02:10 . Memory (MB): peak = 6179.074 ; gain = 7.191

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.42|   16x16|      1.38|     2x2|      0.14|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     2x2|      0.13|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.06|     8x8|      0.13|     2x2|      0.08|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     2x2|      0.06|     2x2|      0.08|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X40Y96->INT_X43Y163 (XIPHY_BYTE_L_X40Y90->DSP_X43Y160)
	INT_X40Y144->INT_X47Y151 (CMT_L_X40Y120->CLEL_R_X47Y151)
	INT_X40Y136->INT_X47Y143 (CMT_L_X40Y120->CLEL_R_X47Y143)
	INT_X40Y151->INT_X47Y158 (RCLK_HPIO_L_X39Y149->CLEL_R_X47Y158)
	INT_X40Y135->INT_X47Y142 (CMT_L_X40Y120->CLEL_R_X47Y142)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14123
 Number of Nodes with overlaps = 1167
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.017 | THS=-0.064 |

Phase 4.1 Global Iteration 0 | Checksum: 1463b29a8

Time (s): cpu = 00:10:01 ; elapsed = 00:04:13 . Memory (MB): peak = 6179.074 ; gain = 7.191

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 181426af1

Time (s): cpu = 00:10:28 ; elapsed = 00:04:26 . Memory (MB): peak = 6179.074 ; gain = 7.191
Phase 4 Rip-up And Reroute | Checksum: 181426af1

Time (s): cpu = 00:10:28 ; elapsed = 00:04:26 . Memory (MB): peak = 6179.074 ; gain = 7.191

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: dc8fbbfd

Time (s): cpu = 00:11:06 ; elapsed = 00:04:44 . Memory (MB): peak = 6179.074 ; gain = 7.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 213bcda04

Time (s): cpu = 00:11:29 ; elapsed = 00:04:57 . Memory (MB): peak = 6179.074 ; gain = 7.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 189e4078c

Time (s): cpu = 00:11:30 ; elapsed = 00:04:57 . Memory (MB): peak = 6179.074 ; gain = 7.191

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 189e4078c

Time (s): cpu = 00:11:31 ; elapsed = 00:04:57 . Memory (MB): peak = 6179.074 ; gain = 7.191
Phase 5 Delay and Skew Optimization | Checksum: 189e4078c

Time (s): cpu = 00:11:31 ; elapsed = 00:04:57 . Memory (MB): peak = 6179.074 ; gain = 7.191

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21a174196

Time (s): cpu = 00:11:54 ; elapsed = 00:05:10 . Memory (MB): peak = 6179.074 ; gain = 7.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 153f7b2ed

Time (s): cpu = 00:11:55 ; elapsed = 00:05:11 . Memory (MB): peak = 6179.074 ; gain = 7.191
Phase 6 Post Hold Fix | Checksum: 153f7b2ed

Time (s): cpu = 00:11:56 ; elapsed = 00:05:11 . Memory (MB): peak = 6179.074 ; gain = 7.191

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.23012 %
  Global Horizontal Routing Utilization  = 5.52167 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 153f7b2ed

Time (s): cpu = 00:11:58 ; elapsed = 00:05:11 . Memory (MB): peak = 6179.074 ; gain = 7.191

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 153f7b2ed

Time (s): cpu = 00:11:59 ; elapsed = 00:05:11 . Memory (MB): peak = 6179.074 ; gain = 7.191

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq3_xcvr/inst/i_xch_0/i_gthe4_channel/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y12/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq3_xcvr/inst/i_xch_1/i_gthe4_channel/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y14/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq3_xcvr/inst/i_xch_2/i_gthe4_channel/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y15/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq3_xcvr/inst/i_xch_3/i_gthe4_channel/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y13/SOUTHREFCLK1
Phase 9 Depositing Routes | Checksum: 153f7b2ed

Time (s): cpu = 00:12:11 ; elapsed = 00:05:17 . Memory (MB): peak = 6179.074 ; gain = 7.191

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1119fa796

Time (s): cpu = 00:12:12 ; elapsed = 00:05:18 . Memory (MB): peak = 6179.074 ; gain = 7.191

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 1f360880e

Time (s): cpu = 00:12:35 ; elapsed = 00:05:31 . Memory (MB): peak = 6179.074 ; gain = 7.191
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.000  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1f360880e

Time (s): cpu = 00:12:36 ; elapsed = 00:05:32 . Memory (MB): peak = 6179.074 ; gain = 7.191
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 12a48e637

Time (s): cpu = 00:12:40 ; elapsed = 00:05:35 . Memory (MB): peak = 6179.074 ; gain = 7.191
Ending Routing Task | Checksum: 12a48e637

Time (s): cpu = 00:12:42 ; elapsed = 00:05:38 . Memory (MB): peak = 6179.074 ; gain = 7.191

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
191 Infos, 2959 Warnings, 54 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:59 ; elapsed = 00:05:48 . Memory (MB): peak = 6179.074 ; gain = 7.191
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 6179.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:49 ; elapsed = 00:00:59 . Memory (MB): peak = 6221.203 ; gain = 42.129
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
201 Infos, 2960 Warnings, 54 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:46 ; elapsed = 00:01:01 . Memory (MB): peak = 6239.602 ; gain = 18.398
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 6239.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 6239.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.767 . Memory (MB): peak = 6344.578 ; gain = 67.562
Wrote PlaceDB: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 6374.211 ; gain = 77.391
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6374.211 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 6374.223 ; gain = 0.012
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 6374.223 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 6374.223 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 6374.223 ; gain = 97.207
INFO: [Common 17-1381] The checkpoint 'C:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 6374.223 ; gain = 134.621
WARNING: [Memdata 28-361] Design is having concatenated BRAM controllers(heterogenous memory), this configuration is not supported by Updatemem for current device part. Only the first BRAM controller will be added to .MMI and used by Updatemem to update the bitstream with new data.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC MIG-55] Pin Constraint Warning: [i_system_wrapper/system_i/axi_ddr_cntrl] The memory interface port  Slew rate has changed from the recommended value of FAST to the new value of SLOW.
WARNING: [DRC MIG-55] Pin Constraint Warning: [i_system_wrapper/system_i/axi_ddr_cntrl] The memory interface port  Slew rate has changed from the recommended value of FAST to the new value of SLOW.
WARNING: [DRC MIG-55] Pin Constraint Warning: [i_system_wrapper/system_i/axi_ddr_cntrl] The memory interface port  Slew rate has changed from the recommended value of FAST to the new value of SLOW.
WARNING: [DRC MIG-55] Pin Constraint Warning: [i_system_wrapper/system_i/axi_ddr_cntrl] The memory interface port  Slew rate has changed from the recommended value of FAST to the new value of SLOW.
WARNING: [DRC MIG-55] Pin Constraint Warning: [i_system_wrapper/system_i/axi_ddr_cntrl] The memory interface port  Slew rate has changed from the recommended value of FAST to the new value of SLOW.
WARNING: [DRC MIG-55] Pin Constraint Warning: [i_system_wrapper/system_i/axi_ddr_cntrl] The memory interface port  Slew rate has changed from the recommended value of FAST to the new value of SLOW.
WARNING: [DRC MIG-55] Pin Constraint Warning: [i_system_wrapper/system_i/axi_ddr_cntrl] The memory interface port  Slew rate has changed from the recommended value of FAST to the new value of SLOW.
WARNING: [DRC MIG-55] Pin Constraint Warning: [i_system_wrapper/system_i/axi_ddr_cntrl] The memory interface port  Slew rate has changed from the recommended value of FAST to the new value of SLOW.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A4)+(A3*(~A4)*(~A2))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A4)+(A3*(~A4)*(~A2))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9152_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9152_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 178 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[2].sync_reg[1]... and (the first 15 of 176 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9152_tpl_core/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 16 Warnings, 32 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'system_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:38 ; elapsed = 00:01:12 . Memory (MB): peak = 6651.270 ; gain = 277.047
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 17:12:11 2024...
[Mon Dec  2 17:12:24 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:43:58 . Memory (MB): peak = 5648.547 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5703.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/sys_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.529 . Memory (MB): peak = 5767.492 ; gain = 13.473
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 6115.746 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 6115.746 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6135.508 ; gain = 19.762
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6135.508 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 6168.469 ; gain = 32.961
Read Physdb Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6168.469 ; gain = 52.723
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6168.469 ; gain = 52.723
Generating merged BMM file for the design top 'system_top'...
Generating merged BMM file for the design top 'system_axi_ddr_cntrl_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.054 . Memory (MB): peak = 6209.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 525 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 211 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 75 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 80 instances

The system cannot find the path specified.
open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 6209.293 ; gain = 560.746
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 7102.746 ; gain = 893.453
GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set
GENERATE_PORTS_REPORTS: IP ports properties and nets report files won't be generated because ADI_EXTRACT_PORTS env var is not set
GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 7108.023 ; gain = 5.277
INFO: [Project 1-1918] Creating Hardware Platform: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.sdk/system_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: c:/reilly/proj/floodlight/hdl-main/projects/daq3/zcu106/daq3_zcu106.sdk/system_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.2/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 7447.832 ; gain = 339.809
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 17:14:21 2024...
