// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
// Date        : Wed Sep 30 18:49:16 2015
// Host        : SP-W7X64-VM running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim {c:/Users/Sam/Vivado
//               Projects/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/axi_dma_0/axi_dma_0_funcsim.v}
// Design      : axi_dma_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_dma,Vivado 2014.2" *) (* CHECK_LICENSE_TYPE = "axi_dma_0,axi_dma,{}" *) 
(* core_generation_info = "axi_dma_0,axi_dma,{x_ipProduct=Vivado 2014.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_dma,x_ipVersion=7.1,x_ipCoreRevision=3,x_ipLanguage=VERILOG,C_S_AXI_LITE_ADDR_WIDTH=10,C_S_AXI_LITE_DATA_WIDTH=32,C_DLYTMR_RESOLUTION=125,C_PRMRY_IS_ACLK_ASYNC=0,C_ENABLE_MULTI_CHANNEL=0,C_NUM_MM2S_CHANNELS=1,C_NUM_S2MM_CHANNELS=1,C_INCLUDE_SG=1,C_SG_INCLUDE_STSCNTRL_STRM=1,C_SG_USE_STSAPP_LENGTH=0,C_SG_LENGTH_WIDTH=14,C_M_AXI_SG_ADDR_WIDTH=32,C_M_AXI_SG_DATA_WIDTH=32,C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH=32,C_S_AXIS_S2MM_STS_TDATA_WIDTH=32,C_MICRO_DMA=0,C_INCLUDE_MM2S=1,C_INCLUDE_MM2S_DRE=0,C_INCLUDE_MM2S_SF=1,C_MM2S_BURST_SIZE=16,C_M_AXI_MM2S_ADDR_WIDTH=32,C_M_AXI_MM2S_DATA_WIDTH=32,C_M_AXIS_MM2S_TDATA_WIDTH=32,C_INCLUDE_S2MM=1,C_INCLUDE_S2MM_DRE=0,C_INCLUDE_S2MM_SF=1,C_S2MM_BURST_SIZE=16,C_M_AXI_S2MM_ADDR_WIDTH=32,C_M_AXI_S2MM_DATA_WIDTH=32,C_S_AXIS_S2MM_TDATA_WIDTH=32,C_FAMILY=kintex7}" *) 
(* NotValidForBitStream *)
module axi_dma_0
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_SG_CLK CLK" *) input m_axi_sg_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_CLK CLK" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_CLK CLK" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID" *) output m_axi_sg_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY" *) input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST" *) output m_axi_sg_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID" *) output m_axi_sg_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY" *) input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID" *) input m_axi_sg_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY" *) output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID" *) output m_axi_sg_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY" *) input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST" *) input m_axi_sg_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID" *) input m_axi_sg_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY" *) output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 MM2S_PRMRY_RESET_OUT_N RST" *) output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 MM2S_CNTRL_RESET_OUT_N RST" *) output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_CNTRL TVALID" *) output m_axis_mm2s_cntrl_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_CNTRL TREADY" *) input m_axis_mm2s_cntrl_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_CNTRL TLAST" *) output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST" *) output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S2MM_STS_RESET_OUT_N RST" *) output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_STS TVALID" *) input s_axis_s2mm_sts_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_STS TREADY" *) output s_axis_s2mm_sts_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_STS TLAST" *) input s_axis_s2mm_sts_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) output mm2s_introut;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire [31:0]axi_dma_tstvec;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awcache;
  wire [7:0]m_axi_s2mm_awlen;
  wire [2:0]m_axi_s2mm_awprot;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arcache;
  wire [7:0]m_axi_sg_arlen;
  wire [2:0]m_axi_sg_arprot;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [3:0]m_axi_sg_awcache;
  wire [7:0]m_axi_sg_awlen;
  wire [2:0]m_axi_sg_awprot;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:0]m_axi_sg_wstrb;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire [3:0]m_axis_mm2s_cntrl_tkeep;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_introut;
  wire mm2s_prmry_reset_out_n;
  wire s2mm_introut;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_sts_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [31:0]s_axis_s2mm_sts_tdata;
  wire [3:0]s_axis_s2mm_sts_tkeep;
  wire s_axis_s2mm_sts_tlast;
  wire s_axis_s2mm_sts_tready;
  wire s_axis_s2mm_sts_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire [3:0]NLW_U0_m_axi_mm2s_aruser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awuser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_aruser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awuser_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tdest_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tid_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;

(* C_DLYTMR_RESOLUTION = "125" *) 
   (* C_ENABLE_MULTI_CHANNEL = "0" *) 
   (* C_FAMILY = "kintex7" *) 
   (* C_INCLUDE_MM2S = "1" *) 
   (* C_INCLUDE_MM2S_DRE = "0" *) 
   (* C_INCLUDE_MM2S_SF = "1" *) 
   (* C_INCLUDE_S2MM = "1" *) 
   (* C_INCLUDE_S2MM_DRE = "0" *) 
   (* C_INCLUDE_S2MM_SF = "1" *) 
   (* C_INCLUDE_SG = "1" *) 
   (* C_INSTANCE = "axi_dma" *) 
   (* C_MICRO_DMA = "0" *) 
   (* C_MM2S_BURST_SIZE = "16" *) 
   (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
   (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
   (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
   (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
   (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
   (* C_NUM_MM2S_CHANNELS = "1" *) 
   (* C_NUM_S2MM_CHANNELS = "1" *) 
   (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
   (* C_S2MM_BURST_SIZE = "16" *) 
   (* C_SG_INCLUDE_STSCNTRL_STRM = "1" *) 
   (* C_SG_LENGTH_WIDTH = "14" *) 
   (* C_SG_USE_STSAPP_LENGTH = "0" *) 
   (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
   (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
   (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) 
   (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   axi_dma_0_axi_dma__parameterized0 U0
       (.axi_dma_tstvec(axi_dma_tstvec),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_aruser(NLW_U0_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awcache(m_axi_s2mm_awcache),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(m_axi_s2mm_awprot),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awuser(NLW_U0_m_axi_s2mm_awuser_UNCONNECTED[3:0]),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arcache(m_axi_sg_arcache),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arprot(m_axi_sg_arprot),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_aruser(NLW_U0_m_axi_sg_aruser_UNCONNECTED[3:0]),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awcache(m_axi_sg_awcache),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awprot(m_axi_sg_awprot),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awuser(NLW_U0_m_axi_sg_awuser_UNCONNECTED[3:0]),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wstrb(m_axi_sg_wstrb),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tkeep(m_axis_mm2s_cntrl_tkeep),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tdest(NLW_U0_m_axis_mm2s_tdest_UNCONNECTED[4:0]),
        .m_axis_mm2s_tid(NLW_U0_m_axis_mm2s_tid_UNCONNECTED[4:0]),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[3:0]),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_sts_tdata(s_axis_s2mm_sts_tdata),
        .s_axis_s2mm_sts_tkeep(s_axis_s2mm_sts_tkeep),
        .s_axis_s2mm_sts_tlast(s_axis_s2mm_sts_tlast),
        .s_axis_s2mm_sts_tready(s_axis_s2mm_sts_tready),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tdest({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module axi_dma_0_axi_datamover
   (m_axis_mm2s_tvalid,
    sig_rst2all_stop_request,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tlast,
    s_axis_mm2s_cmd_tready,
    m_axi_s2mm_wvalid,
    out,
    s_axis_s2mm_tready,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wlast,
    DI,
    sig_s_h_halt_reg,
    s_axis_s2mm_cmd_tready,
    mm2s_decerr_i,
    m_axis_mm2s_sts_tvalid_int,
    mm2s_interr_i,
    mm2s_slverr_i,
    O1,
    s2mm_decerr_i,
    m_axis_s2mm_sts_tvalid_int,
    s2mm_interr_i,
    s2mm_slverr_i,
    D,
    O2,
    m_axi_mm2s_rready,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    s2mm_halt_cmplt,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    Q,
    O3,
    EN,
    m_axi_s2mm_bready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    dm_mm2s_scndry_resetn,
    I1,
    m_axi_s2mm_aclk,
    dm_s2mm_scndry_resetn,
    I2,
    p_7_out,
    p_13_out,
    s2mm_scndry_resetn,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    m_axis_mm2s_tready,
    m_axi_mm2s_arready,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_sts_tready,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    m_axi_s2mm_awready,
    E,
    I3,
    m_axi_s2mm_bresp,
    p_0_out,
    I4,
    s_axis_s2mm_tdata,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep);
  output m_axis_mm2s_tvalid;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tlast;
  output s_axis_mm2s_cmd_tready;
  output m_axi_s2mm_wvalid;
  output [31:0]out;
  output s_axis_s2mm_tready;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wlast;
  output [8:0]DI;
  output sig_s_h_halt_reg;
  output s_axis_s2mm_cmd_tready;
  output mm2s_decerr_i;
  output m_axis_mm2s_sts_tvalid_int;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output O1;
  output s2mm_decerr_i;
  output m_axis_s2mm_sts_tvalid_int;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]D;
  output O2;
  output m_axi_mm2s_rready;
  output mm2s_halt_cmplt;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output s2mm_halt_cmplt;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output [2:0]Q;
  output [2:0]O3;
  output EN;
  output m_axi_s2mm_bready;
  input m_axi_mm2s_aclk;
  input [31:0]m_axi_mm2s_rdata;
  input dm_mm2s_scndry_resetn;
  input I1;
  input m_axi_s2mm_aclk;
  input dm_s2mm_scndry_resetn;
  input I2;
  input p_7_out;
  input p_13_out;
  input s2mm_scndry_resetn;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_arready;
  input s_axis_mm2s_cmd_tvalid_split;
  input m_axis_mm2s_sts_tready;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input m_axi_s2mm_awready;
  input [0:0]E;
  input [48:0]I3;
  input [1:0]m_axi_s2mm_bresp;
  input [8:0]p_0_out;
  input [47:0]I4;
  input [31:0]s_axis_s2mm_tdata;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tkeep;

  wire [13:0]D;
  wire [8:0]DI;
  wire [0:0]E;
  wire EN;
  wire I1;
  wire I2;
  wire [48:0]I3;
  wire [47:0]I4;
  wire O1;
  wire O2;
  wire [2:0]O3;
  wire [2:0]Q;
  wire dm_mm2s_scndry_resetn;
  wire dm_s2mm_scndry_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_decerr_i;
  wire mm2s_halt_cmplt;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire [31:0]out;
  wire [8:0]p_0_out;
  wire p_13_out;
  wire p_7_out;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr_i;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg;

axi_dma_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.E(E),
        .I1(I1),
        .I3(I3),
        .O1(m_axis_mm2s_sts_tvalid_int),
        .O2(O1),
        .dm_mm2s_scndry_resetn(dm_mm2s_scndry_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_7_out(p_7_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_rst2all_stop_request(sig_rst2all_stop_request));
axi_dma_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(D),
        .DI(DI),
        .E(EN),
        .I2(I2),
        .I4(I4),
        .O1(s_axis_s2mm_cmd_tready),
        .O2(m_axis_s2mm_sts_tvalid_int),
        .O3(O2),
        .O4(O3),
        .Q(Q),
        .dm_s2mm_scndry_resetn(dm_s2mm_scndry_resetn),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(out),
        .p_0_out(p_0_out),
        .p_13_out(p_13_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_s_h_halt_reg(sig_s_h_halt_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module axi_dma_0_axi_datamover_addr_cntl
   (O1,
    sig_addr2data_addr_posted,
    sig_addr2rsc_calc_error,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_addr2rsc_cmd_fifo_empty,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    sig_push_addr_reg1_out,
    mm2s_err,
    m_axi_mm2s_aclk,
    sig_input_burst_type_reg,
    I1,
    I2,
    m_axi_mm2s_arready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D,
    I3);
  output O1;
  output sig_addr2data_addr_posted;
  output sig_addr2rsc_calc_error;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_addr2rsc_cmd_fifo_empty;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  input sig_push_addr_reg1_out;
  input mm2s_err;
  input m_axi_mm2s_aclk;
  input sig_input_burst_type_reg;
  input I1;
  input I2;
  input m_axi_mm2s_arready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [31:0]D;
  input [3:0]I3;

  wire [31:0]D;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire mm2s_err;
  wire n_0_sig_addr_reg_empty_i_1;
  wire n_0_sig_addr_reg_full_i_1;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_input_burst_type_reg;
  wire sig_next_addr_reg0;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;

  assign O1 = sig_posted_to_axi_2;
  assign sig_addr2data_addr_posted = sig_posted_to_axi;
LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
     sig_addr_reg_empty_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(m_axi_mm2s_arready),
        .I4(sig_addr_reg_full),
        .I5(sig_addr2rsc_calc_error),
        .O(n_0_sig_addr_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_empty_i_1),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .R(1'b0));
LUT5 #(
    .INIT(32'hCC880C88)) 
     sig_addr_reg_full_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(m_axi_mm2s_arready),
        .I3(sig_addr_reg_full),
        .I4(sig_addr2rsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I1),
        .Q(m_axi_mm2s_arvalid),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(mm2s_err),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
LUT4 #(
    .INIT(16'h40FF)) 
     \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_mm2s_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[0]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[10]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[11]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[12]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[13]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[14]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[15]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[16]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[17]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[18]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[19]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[1]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[20]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[21]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[22]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[23]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[24]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[25]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[26]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[27]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[28]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[29]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[2]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[30]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[31]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[3]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[4]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[5]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[6]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[7]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[8]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[9]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_input_burst_type_reg),
        .Q(m_axi_mm2s_arburst),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I3[0]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I3[1]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I3[2]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I3[3]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_mm2s_arlen[4]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_mm2s_arlen[5]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_mm2s_arlen[6]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_mm2s_arlen[7]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_mm2s_arsize[0]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_mm2s_arsize[1]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_mm2s_arsize[2]),
        .R(sig_next_addr_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module axi_dma_0_axi_datamover_addr_cntl__parameterized0
   (sig_addr2data_addr_posted,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_addr2wsc_cmd_fifo_empty,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    I1,
    sig_xfer_calc_err_reg,
    m_axi_s2mm_aclk,
    sig_xfer_type_reg,
    I2,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_s2mm_awready,
    D,
    I4);
  output sig_addr2data_addr_posted;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_addr2wsc_cmd_fifo_empty;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  input I1;
  input sig_xfer_calc_err_reg;
  input m_axi_s2mm_aclk;
  input sig_xfer_type_reg;
  input I2;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_s2mm_awready;
  input [31:0]D;
  input [7:0]I4;

  wire [31:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire [7:0]I4;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire n_0_sig_addr_reg_empty_i_1__0;
  wire n_0_sig_addr_reg_full_i_1__0;
  wire \n_0_sig_next_addr_reg[31]_i_1__0 ;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi_2;
  wire sig_xfer_calc_err_reg;
  wire sig_xfer_type_reg;

  assign sig_addr2data_addr_posted = sig_posted_to_axi;
LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
     sig_addr_reg_empty_i_1__0
       (.I0(I1),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(m_axi_s2mm_awready),
        .I4(sig_addr_reg_full),
        .I5(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_empty_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_empty_i_1__0),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .R(1'b0));
LUT5 #(
    .INIT(32'hCC880C88)) 
     sig_addr_reg_full_i_1__0
       (.I0(I1),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(m_axi_s2mm_awready),
        .I3(sig_addr_reg_full),
        .I4(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_full_i_1__0),
        .Q(sig_addr_reg_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I2),
        .Q(m_axi_s2mm_awvalid),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(sig_xfer_calc_err_reg),
        .Q(sig_addr2wsc_calc_error),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
LUT4 #(
    .INIT(16'h40FF)) 
     \sig_next_addr_reg[31]_i_1__0 
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_s2mm_awready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[0]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[10]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[11]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[12]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[13]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[14]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[15]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[16]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[17]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[18]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[19]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[1]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[20]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[21]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[22]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[23]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[24]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[25]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[26]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[27]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[28]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[29]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[2]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[30]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[31]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[3]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[4]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[5]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[6]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[7]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[8]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(D[9]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(sig_xfer_type_reg),
        .Q(m_axi_s2mm_awburst),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[0]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[1]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[2]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[3]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[4]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[5]),
        .Q(m_axi_s2mm_awlen[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[6]),
        .Q(m_axi_s2mm_awlen[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[7]),
        .Q(m_axi_s2mm_awlen[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(1'b0),
        .Q(m_axi_s2mm_awsize[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(1'b1),
        .Q(m_axi_s2mm_awsize[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(1'b0),
        .Q(m_axi_s2mm_awsize[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module axi_dma_0_axi_datamover_cmd_status
   (sig_init_reg2,
    s_axis_mm2s_cmd_tready,
    sig_stat2rsc_status_ready,
    mm2s_decerr_i,
    O1,
    mm2s_interr_i,
    mm2s_slverr_i,
    O2,
    sig_rd_sts_tag_reg0,
    sig_calc_error_reg,
    Q,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    SR,
    sig_reset_reg,
    m_axi_mm2s_aclk,
    I1,
    p_7_out,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axis_mm2s_sts_tready,
    E,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    I2,
    D,
    I3);
  output sig_init_reg2;
  output s_axis_mm2s_cmd_tready;
  output sig_stat2rsc_status_ready;
  output mm2s_decerr_i;
  output O1;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output O2;
  output sig_rd_sts_tag_reg0;
  output sig_calc_error_reg;
  output [48:0]Q;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  input [0:0]SR;
  input sig_reset_reg;
  input m_axi_mm2s_aclk;
  input I1;
  input p_7_out;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axis_mm2s_sts_tready;
  input [0:0]E;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input sig_calc_error_pushed;
  input [0:0]I2;
  input [3:0]D;
  input [48:0]I3;

  wire [3:0]D;
  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire [48:0]I3;
  wire O1;
  wire O2;
  wire [48:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire p_7_out;
  wire s_axis_mm2s_cmd_tready;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_rd_sts_tag_reg0;
  wire sig_reset_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire sig_stat2rsc_status_ready;

axi_dma_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .I2(I2),
        .O1(sig_stat2rsc_status_ready),
        .O2(O1),
        .O3(O2),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_7_out(p_7_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
axi_dma_0_axi_datamover_fifo_8 I_CMD_FIFO
       (.E(E),
        .I1(I1),
        .I3(I3),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module axi_dma_0_axi_datamover_cmd_status__parameterized0
   (sig_init_reg2,
    O1,
    sig_stat2wsc_status_ready,
    s2mm_decerr_i,
    O2,
    s2mm_interr_i,
    s2mm_slverr_i,
    D,
    O3,
    sig_calc_error_reg,
    Q,
    sig_cmd2mstr_cmd_valid,
    SR,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    p_13_out,
    s2mm_scndry_resetn,
    I1,
    s_axis_s2mm_cmd_tvalid_split,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    sig_input_reg_empty,
    sig_psm_halt,
    I2,
    I4);
  output sig_init_reg2;
  output O1;
  output sig_stat2wsc_status_ready;
  output s2mm_decerr_i;
  output O2;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]D;
  output O3;
  output sig_calc_error_reg;
  output [47:0]Q;
  output sig_cmd2mstr_cmd_valid;
  input [0:0]SR;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input p_13_out;
  input s2mm_scndry_resetn;
  input I1;
  input s_axis_s2mm_cmd_tvalid_split;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input [17:0]I2;
  input [47:0]I4;

  wire [13:0]D;
  wire I1;
  wire [17:0]I2;
  wire [47:0]I4;
  wire O1;
  wire O2;
  wire O3;
  wire [47:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire p_13_out;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_reset_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;

axi_dma_0_axi_datamover_fifo__parameterized2 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .I2(I2),
        .O1(sig_stat2wsc_status_ready),
        .O2(O2),
        .O3(O3),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_13_out(p_13_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(s2mm_slverr_i),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_reset_reg(sig_reset_reg),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_dma_0_axi_datamover_fifo I_CMD_FIFO
       (.I1(I1),
        .I4(I4),
        .O1(O1),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(sig_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0_axi_datamover_fifo
   (sig_init_reg2,
    O1,
    sig_calc_error_reg,
    Q,
    sig_cmd2mstr_cmd_valid,
    SR,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    I1,
    s_axis_s2mm_cmd_tvalid_split,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_input_reg_empty,
    sig_psm_halt,
    I4);
  output sig_init_reg2;
  output O1;
  output sig_calc_error_reg;
  output [47:0]Q;
  output sig_cmd2mstr_cmd_valid;
  input [0:0]SR;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input I1;
  input s_axis_s2mm_cmd_tvalid_split;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input [47:0]I4;

  wire I1;
  wire [47:0]I4;
  wire O1;
  wire [47:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 ;
  wire n_0_sig_calc_error_reg_i_3__0;
  wire n_0_sig_calc_error_reg_i_4__0;
  wire n_0_sig_init_done_i_1__0;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_push_regfifo;
  wire sig_reset_reg;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(O1),
        .I1(s_axis_s2mm_cmd_tvalid_split),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[10]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[11]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[12]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[13]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[14]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[15]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[16]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[17]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[18]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[19]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[20]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[21]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[22]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[23]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[24]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[25]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[26]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[27]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[28]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[29]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[30]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[31]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[32]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[33]),
        .Q(Q[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[34]),
        .Q(Q[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[35]),
        .Q(Q[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[36]),
        .Q(Q[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[37]),
        .Q(Q[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[38]),
        .Q(Q[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[39]),
        .Q(Q[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[40]),
        .Q(Q[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[41]),
        .Q(Q[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[42]),
        .Q(Q[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[43]),
        .Q(Q[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[44]),
        .Q(Q[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[45]),
        .Q(Q[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[46]),
        .Q(Q[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[47]),
        .Q(Q[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[7]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[8]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I4[9]),
        .Q(Q[9]),
        .R(SR));
LUT5 #(
    .INIT(32'hFFAE0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(I1),
        .I1(O1),
        .I2(s_axis_s2mm_cmd_tvalid_split),
        .I3(sig_init_done),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hF080F0800080F080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(s_axis_s2mm_cmd_tvalid_split),
        .I1(O1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_psm_halt),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
LUT5 #(
    .INIT(32'h01000000)) 
     sig_calc_error_reg_i_2__0
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(n_0_sig_calc_error_reg_i_3__0),
        .I4(n_0_sig_calc_error_reg_i_4__0),
        .O(sig_calc_error_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_3__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(sig_reset_reg),
        .I4(Q[11]),
        .I5(Q[0]),
        .O(n_0_sig_calc_error_reg_i_3__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_4__0
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(Q[10]),
        .I3(Q[5]),
        .I4(Q[13]),
        .I5(Q[9]),
        .O(n_0_sig_calc_error_reg_i_4__0));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1__0),
        .Q(sig_init_done),
        .R(1'b0));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0_axi_datamover_fifo_8
   (sig_init_reg2,
    s_axis_mm2s_cmd_tready,
    sig_calc_error_reg,
    Q,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    SR,
    sig_reset_reg,
    m_axi_mm2s_aclk,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    E,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    I3);
  output sig_init_reg2;
  output s_axis_mm2s_cmd_tready;
  output sig_calc_error_reg;
  output [48:0]Q;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  input [0:0]SR;
  input sig_reset_reg;
  input m_axi_mm2s_aclk;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]E;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input sig_calc_error_pushed;
  input [48:0]I3;

  wire [0:0]E;
  wire I1;
  wire [48:0]I3;
  wire [48:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_calc_error_reg_i_3;
  wire n_0_sig_calc_error_reg_i_4;
  wire n_0_sig_init_done_i_1;
  wire s_axis_mm2s_cmd_tready;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_reset_reg;
  wire sig_sm_halt_reg;

FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[10]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[11]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[12]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[13]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[14]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[15]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[16]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[17]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[18]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[19]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[20]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[21]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[22]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[23]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[24]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[25]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[26]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[27]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[28]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[29]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[30]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[31]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[32]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[33]),
        .Q(Q[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[34]),
        .Q(Q[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[35]),
        .Q(Q[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[36]),
        .Q(Q[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[37]),
        .Q(Q[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[38]),
        .Q(Q[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[39]),
        .Q(Q[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[40]),
        .Q(Q[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[41]),
        .Q(Q[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[42]),
        .Q(Q[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[43]),
        .Q(Q[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[44]),
        .Q(Q[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[45]),
        .Q(Q[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[46]),
        .Q(Q[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[47]),
        .Q(Q[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[48]),
        .Q(Q[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[7]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[8]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I3[9]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(s_axis_mm2s_cmd_tready),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCCCCC0CC88888888)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(E),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_calc_error_pushed),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
LUT5 #(
    .INIT(32'h01000000)) 
     sig_calc_error_reg_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(n_0_sig_calc_error_reg_i_3),
        .I4(n_0_sig_calc_error_reg_i_4),
        .O(sig_calc_error_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_3
       (.I0(Q[9]),
        .I1(Q[12]),
        .I2(Q[8]),
        .I3(sig_reset_reg),
        .I4(Q[10]),
        .I5(Q[7]),
        .O(n_0_sig_calc_error_reg_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_4
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[13]),
        .I3(Q[11]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(n_0_sig_calc_error_reg_i_4));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0_axi_datamover_fifo__parameterized0
   (O1,
    mm2s_decerr_i,
    O2,
    mm2s_interr_i,
    mm2s_slverr_i,
    O3,
    sig_rd_sts_tag_reg0,
    m_axi_mm2s_aclk,
    p_7_out,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axis_mm2s_sts_tready,
    sig_init_reg2,
    sig_reset_reg,
    SR,
    I2,
    D);
  output O1;
  output mm2s_decerr_i;
  output O2;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output O3;
  output sig_rd_sts_tag_reg0;
  input m_axi_mm2s_aclk;
  input p_7_out;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axis_mm2s_sts_tready;
  input sig_init_reg2;
  input sig_reset_reg;
  input [0:0]SR;
  input [0:0]I2;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [6:0]m_axis_mm2s_sts_tdata_int;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_7_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_rd_sts_tag_reg0;
  wire sig_reset_reg;
  wire sig_rsc2stat_status_valid;

FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(I2),
        .D(D[0]),
        .Q(m_axis_mm2s_sts_tdata_int[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(I2),
        .D(D[1]),
        .Q(m_axis_mm2s_sts_tdata_int[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(I2),
        .D(D[2]),
        .Q(m_axis_mm2s_sts_tdata_int[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(I2),
        .D(D[3]),
        .Q(m_axis_mm2s_sts_tdata_int[6]),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAA20AA20AA20)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_rsc2stat_status_valid),
        .I2(O1),
        .I3(sig_init_done),
        .I4(O2),
        .I5(m_axis_mm2s_sts_tready),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT5 #(
    .INIT(32'h0080F080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(O1),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(O2),
        .I4(m_axis_mm2s_sts_tready),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(O2),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT3 #(
    .INIT(8'h40)) 
     mm2s_decerr_i_i_1
       (.I0(p_7_out),
        .I1(O2),
        .I2(m_axis_mm2s_sts_tdata_int[5]),
        .O(mm2s_decerr_i));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT3 #(
    .INIT(8'h40)) 
     mm2s_interr_i_i_1
       (.I0(p_7_out),
        .I1(O2),
        .I2(m_axis_mm2s_sts_tdata_int[4]),
        .O(mm2s_interr_i));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT3 #(
    .INIT(8'h40)) 
     mm2s_slverr_i_i_1
       (.I0(p_7_out),
        .I1(O2),
        .I2(m_axis_mm2s_sts_tdata_int[6]),
        .O(mm2s_slverr_i));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \mm2s_tag[0]_i_1 
       (.I0(p_7_out),
        .I1(O2),
        .I2(m_axis_mm2s_sts_tdata_int[0]),
        .O(O3));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     sig_rd_sts_interr_reg_i_1
       (.I0(O1),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0_axi_datamover_fifo__parameterized1
   (sig_rd_empty,
    O1,
    O2,
    O3,
    S,
    SR,
    m_axi_mm2s_aclk,
    sig_mstr2sf_cmd_valid,
    I1,
    DOBDO,
    I2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg2,
    sig_reset_reg);
  output sig_rd_empty;
  output O1;
  output O2;
  output O3;
  input S;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_mstr2sf_cmd_valid;
  input I1;
  input [0:0]DOBDO;
  input I2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg2;
  input sig_reset_reg;

  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire S;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_mstr2sf_cmd_valid;
  wire sig_rd_empty;
  wire sig_reset_reg;

axi_dma_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.DOBDO(DOBDO),
        .I1(O2),
        .I2(I1),
        .I3(I2),
        .O1(O1),
        .O3(O3),
        .S(S),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_rd_empty(sig_rd_empty));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(O2),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(O2),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0_axi_datamover_fifo__parameterized2
   (O1,
    s2mm_decerr_i,
    O2,
    s2mm_interr_i,
    s2mm_slverr_i,
    D,
    O3,
    m_axi_s2mm_aclk,
    p_13_out,
    s2mm_scndry_resetn,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    sig_reset_reg,
    sig_init_reg2,
    SR,
    I2);
  output O1;
  output s2mm_decerr_i;
  output O2;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]D;
  output O3;
  input m_axi_s2mm_aclk;
  input p_13_out;
  input s2mm_scndry_resetn;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input sig_reset_reg;
  input sig_init_reg2;
  input [0:0]SR;
  input [17:0]I2;

  wire [13:0]D;
  wire [17:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [31:4]m_axis_s2mm_sts_tdata_int;
  wire m_axis_s2mm_sts_tready;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 ;
  wire n_0_sig_init_done_i_1__0;
  wire p_13_out;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_push_regfifo;
  wire sig_reset_reg;
  wire sig_wsc2stat_status_valid;

(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[8]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[18]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[10]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[19]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[11]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[20]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[12]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[21]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[13]));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[9]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[10]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[11]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[12]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[4]));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[13]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[14]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[6]));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[15]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[7]));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[16]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[8]));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[17]),
        .I1(p_13_out),
        .I2(O2),
        .O(D[9]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[5]),
        .I1(p_13_out),
        .I2(O2),
        .O(s2mm_decerr_i));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[4]),
        .I1(p_13_out),
        .I2(O2),
        .O(s2mm_interr_i));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT5 #(
    .INIT(32'h00E00000)) 
     \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[31]),
        .I1(m_axis_s2mm_sts_tdata_int[4]),
        .I2(O2),
        .I3(p_13_out),
        .I4(s2mm_scndry_resetn),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[6]),
        .I1(p_13_out),
        .I2(O2),
        .O(s2mm_slverr_i));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[31]_i_1 
       (.I0(O1),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[5]),
        .Q(m_axis_s2mm_sts_tdata_int[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[6]),
        .Q(m_axis_s2mm_sts_tdata_int[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[7]),
        .Q(m_axis_s2mm_sts_tdata_int[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[8]),
        .Q(m_axis_s2mm_sts_tdata_int[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[9]),
        .Q(m_axis_s2mm_sts_tdata_int[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[10]),
        .Q(m_axis_s2mm_sts_tdata_int[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[11]),
        .Q(m_axis_s2mm_sts_tdata_int[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[12]),
        .Q(m_axis_s2mm_sts_tdata_int[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[13]),
        .Q(m_axis_s2mm_sts_tdata_int[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[14]),
        .Q(m_axis_s2mm_sts_tdata_int[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[15]),
        .Q(m_axis_s2mm_sts_tdata_int[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[16]),
        .Q(m_axis_s2mm_sts_tdata_int[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[17]),
        .Q(m_axis_s2mm_sts_tdata_int[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[0]),
        .Q(m_axis_s2mm_sts_tdata_int[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[1]),
        .Q(m_axis_s2mm_sts_tdata_int[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[2]),
        .Q(m_axis_s2mm_sts_tdata_int[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[3]),
        .Q(m_axis_s2mm_sts_tdata_int[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[4]),
        .Q(m_axis_s2mm_sts_tdata_int[9]),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(O1),
        .I2(sig_wsc2stat_status_valid),
        .I3(m_axis_s2mm_sts_tready),
        .I4(O2),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00F08080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(O1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(m_axis_s2mm_sts_tready),
        .I4(O2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 ),
        .Q(O2),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1__0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0_axi_datamover_fifo__parameterized3
   (sig_rd_empty,
    sig_wr_fifo,
    O1,
    O2,
    m_axi_s2mm_bready,
    S,
    SR,
    m_axi_s2mm_aclk,
    Dout,
    I2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_empty_0,
    sig_coelsc_reg_empty,
    I1,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp,
    sig_reset_reg,
    sig_init_reg2);
  output sig_rd_empty;
  output sig_wr_fifo;
  output O1;
  output O2;
  output m_axi_s2mm_bready;
  input S;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]Dout;
  input [1:0]I2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rd_empty_0;
  input sig_coelsc_reg_empty;
  input I1;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;
  input sig_reset_reg;
  input sig_init_reg2;

  wire [0:0]Dout;
  wire I1;
  wire [1:0]I2;
  wire O1;
  wire O2;
  wire S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_reset_reg;
  wire sig_wr_fifo;

axi_dma_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.Clken(sig_wr_fifo),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0_axi_datamover_fifo__parameterized4
   (sig_rd_empty,
    Clken,
    O1,
    O2,
    Dout,
    S,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n,
    p_4_out,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    sig_data2wsc_valid,
    I2,
    Din,
    sig_reset_reg,
    sig_init_reg2);
  output sig_rd_empty;
  output Clken;
  output O1;
  output O2;
  output [16:0]Dout;
  output S;
  output sig_push_coelsc_reg;
  output sig_inhibit_rdy_n;
  output p_4_out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input sig_data2wsc_valid;
  input [0:0]I2;
  input [16:0]Din;
  input sig_reset_reg;
  input sig_init_reg2;

  wire Clken;
  wire [16:0]Din;
  wire [16:0]Dout;
  wire [0:0]I2;
  wire O1;
  wire O2;
  wire S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_reset_reg;

axi_dma_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.Din(Din),
        .Dout(Dout),
        .I2(I2),
        .O1(sig_rd_empty),
        .O2(Clken),
        .O3(O1),
        .O4(O2),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_empty_0(sig_rd_empty_0));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0_axi_datamover_fifo__parameterized5
   (sig_rd_empty,
    O1,
    sig_inhibit_rdy_n,
    lsig_cmd_set_fetch_pause,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    Dout,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    Q,
    p_7_out,
    I1,
    I2,
    I3,
    I4,
    I5,
    Din,
    sig_reset_reg,
    sig_init_reg2);
  output sig_rd_empty;
  output O1;
  output sig_inhibit_rdy_n;
  output lsig_cmd_set_fetch_pause;
  output [4:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [14:0]Dout;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input [6:0]Q;
  input p_7_out;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [16:0]Din;
  input sig_reset_reg;
  input sig_init_reg2;

  wire [4:0]D;
  wire [16:0]Din;
  wire [14:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [6:0]Q;
  wire [0:0]SR;
  wire lsig_cmd_set_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire p_7_out;
  wire p_9_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;

axi_dma_0_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(sig_rd_empty),
        .O2(O1),
        .Q(Q),
        .SR(SR),
        .lsig_cmd_set_fetch_pause(lsig_cmd_set_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0_axi_datamover_fifo__parameterized6
   (sig_rd_empty,
    sig_eop_sent_reg0,
    O1,
    O2,
    sig_inhibit_rdy_n,
    O3,
    O4,
    O5,
    O6,
    SR,
    out,
    O7,
    O8,
    sig_eop_sent,
    O9,
    O10,
    O11,
    O12,
    I14,
    O13,
    O15,
    m_axi_s2mm_aclk,
    Q,
    I1,
    slice_insert_valid,
    sig_tstrb_fifo_rdy,
    sig_eop_halt_xfer,
    I2,
    sig_btt_eq_0,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    lsig_absorb2tlast,
    I3,
    I4,
    I5,
    lsig_cmd_fetch_pause,
    sig_sm_pop_cmd_fifo,
    sig_need_cmd_flush,
    DI,
    I6,
    I7,
    I8,
    O14,
    DIBDI,
    I9,
    I10,
    p_1_in,
    p_2_in,
    I11,
    sig_eop_sent_reg,
    I12);
  output sig_rd_empty;
  output sig_eop_sent_reg0;
  output O1;
  output O2;
  output sig_inhibit_rdy_n;
  output O3;
  output O4;
  output O5;
  output O6;
  output [0:0]SR;
  output [8:0]out;
  output O7;
  output O8;
  output sig_eop_sent;
  output O9;
  output O10;
  output O11;
  output O12;
  output [0:0]I14;
  output O13;
  output O15;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input I1;
  input slice_insert_valid;
  input sig_tstrb_fifo_rdy;
  input sig_eop_halt_xfer;
  input I2;
  input sig_btt_eq_0;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input lsig_absorb2tlast;
  input I3;
  input I4;
  input I5;
  input lsig_cmd_fetch_pause;
  input sig_sm_pop_cmd_fifo;
  input sig_need_cmd_flush;
  input [2:0]DI;
  input I6;
  input I7;
  input I8;
  input [3:0]O14;
  input [0:0]DIBDI;
  input I9;
  input I10;
  input p_1_in;
  input p_2_in;
  input I11;
  input sig_eop_sent_reg;
  input [8:0]I12;

  wire [2:0]DI;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [8:0]I12;
  wire [0:0]I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire [3:0]O14;
  wire O15;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [8:0]out;
  wire p_1_in;
  wire p_2_in;
  wire sig_btt_eq_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_sm_pop_cmd_fifo;
  wire sig_tstrb_fifo_rdy;
  wire slice_insert_valid;

axi_dma_0_srl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.DI(DI),
        .DIBDI(DIBDI),
        .E(E),
        .I1(sig_inhibit_rdy_n),
        .I10(O14),
        .I11(I9),
        .I12(I10),
        .I13(I11),
        .I14(I14),
        .I15(I12),
        .I2(I1),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(I7),
        .I9(I8),
        .O1(sig_rd_empty),
        .O10(O8),
        .O11(O9),
        .O12(O10),
        .O13(O11),
        .O14(O12),
        .O15(O13),
        .O16(O15),
        .O2(sig_eop_sent_reg0),
        .O3(O1),
        .O4(O2),
        .O5(O3),
        .O6(O4),
        .O7(O5),
        .O8(O6),
        .O9(O7),
        .Q(Q),
        .SR(SR),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .slice_insert_valid(slice_insert_valid));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(sig_eop_sent_reg0));
LUT5 #(
    .INIT(32'h00000800)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_eop_sent_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_eop_sent_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg0),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_ibttcc" *) 
module axi_dma_0_axi_datamover_ibttcc
   (out,
    sig_reset_reg,
    p_32_out,
    sig_csm_pop_child_cmd,
    sig_psm_halt,
    Din,
    sig_xfer_calc_err_reg,
    sig_xfer_type_reg,
    sig_xfer_is_seq_reg,
    sig_xfer_cmd_cmplt_reg,
    sig_child_qual_first_of_2,
    sig_input_reg_empty,
    O1,
    D,
    O2,
    O3,
    p_9_out,
    O4,
    p_22_out,
    O5,
    O6,
    O7,
    p_11_out,
    sig_single_dbeat2_out,
    O8,
    SR,
    m_axi_s2mm_aclk,
    Q,
    I1,
    sig_calc_error_reg,
    sig_cmd2mstr_cmd_valid,
    O9,
    sig_inhibit_rdy_n,
    I2,
    sig_addr2wsc_cmd_fifo_empty,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    sig_data2mstr_cmd_ready,
    I10,
    I11,
    I12,
    I13);
  output [31:0]out;
  output sig_reset_reg;
  output p_32_out;
  output sig_csm_pop_child_cmd;
  output sig_psm_halt;
  output [16:0]Din;
  output sig_xfer_calc_err_reg;
  output sig_xfer_type_reg;
  output sig_xfer_is_seq_reg;
  output sig_xfer_cmd_cmplt_reg;
  output sig_child_qual_first_of_2;
  output sig_input_reg_empty;
  output [1:0]O1;
  output [2:0]D;
  output [31:0]O2;
  output O3;
  output p_9_out;
  output O4;
  output p_22_out;
  output O5;
  output [7:0]O6;
  output O7;
  output p_11_out;
  output sig_single_dbeat2_out;
  output O8;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [47:0]Q;
  input I1;
  input sig_calc_error_reg;
  input sig_cmd2mstr_cmd_valid;
  input [8:0]O9;
  input sig_inhibit_rdy_n;
  input I2;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input sig_data2mstr_cmd_ready;
  input I10;
  input I11;
  input I12;
  input [4:0]I13;

  wire [2:0]D;
  wire [16:0]Din;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [4:0]I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [1:0]O1;
  wire [31:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire [7:0]O6;
  wire O7;
  wire O8;
  wire [8:0]O9;
  wire [47:0]Q;
  wire [0:0]SR;
  wire [15:0]data;
  wire m_axi_s2mm_aclk;
  wire \n_0_FSM_onehot_sig_csm_state[2]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[2]_i_3 ;
  wire \n_0_FSM_onehot_sig_csm_state[3]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[3]_i_2 ;
  wire \n_0_FSM_onehot_sig_csm_state[4]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[4]_i_2 ;
  wire \n_0_FSM_onehot_sig_csm_state[4]_i_3 ;
  wire \n_0_FSM_onehot_sig_csm_state[5]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[5]_i_3 ;
  wire \n_0_FSM_onehot_sig_csm_state[5]_i_4 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_2 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_3 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_4 ;
  wire \n_0_FSM_onehot_sig_csm_state[7]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[7]_i_2 ;
  wire \n_0_FSM_onehot_sig_csm_state[7]_i_3 ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[0] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[1] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[2] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[3] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[4] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[5] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[6] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[7] ;
  wire \n_0_FSM_onehot_sig_psm_state[2]_i_1 ;
  wire \n_0_FSM_onehot_sig_psm_state[2]_i_2 ;
  wire \n_0_FSM_onehot_sig_psm_state[2]_i_3 ;
  wire \n_0_FSM_onehot_sig_psm_state[2]_i_4 ;
  wire \n_0_FSM_onehot_sig_psm_state[2]_i_5 ;
  wire \n_0_FSM_onehot_sig_psm_state[2]_i_6 ;
  wire \n_0_FSM_onehot_sig_psm_state[3]_i_1 ;
  wire \n_0_FSM_onehot_sig_psm_state[3]_i_2 ;
  wire \n_0_FSM_onehot_sig_psm_state[3]_i_3 ;
  wire \n_0_FSM_onehot_sig_psm_state[4]_i_1 ;
  wire \n_0_FSM_onehot_sig_psm_state[4]_i_2 ;
  wire \n_0_FSM_onehot_sig_psm_state[5]_i_1 ;
  wire \n_0_FSM_onehot_sig_psm_state[6]_i_1 ;
  wire \n_0_FSM_onehot_sig_psm_state[6]_i_2 ;
  wire \n_0_FSM_onehot_sig_psm_state[6]_i_3 ;
  wire \n_0_FSM_onehot_sig_psm_state[6]_i_4 ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[0] ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[1] ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[2] ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[3] ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[4] ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[5] ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[6] ;
  wire \n_0_sig_btt_cntr[0]_i_1 ;
  wire \n_0_sig_btt_cntr[10]_i_1 ;
  wire \n_0_sig_btt_cntr[11]_i_1 ;
  wire \n_0_sig_btt_cntr[11]_i_3 ;
  wire \n_0_sig_btt_cntr[11]_i_4 ;
  wire \n_0_sig_btt_cntr[11]_i_5 ;
  wire \n_0_sig_btt_cntr[11]_i_6 ;
  wire \n_0_sig_btt_cntr[12]_i_1 ;
  wire \n_0_sig_btt_cntr[13]_i_1 ;
  wire \n_0_sig_btt_cntr[13]_i_2 ;
  wire \n_0_sig_btt_cntr[13]_i_4__0 ;
  wire \n_0_sig_btt_cntr[13]_i_5 ;
  wire \n_0_sig_btt_cntr[1]_i_1 ;
  wire \n_0_sig_btt_cntr[2]_i_1 ;
  wire \n_0_sig_btt_cntr[3]_i_1 ;
  wire \n_0_sig_btt_cntr[3]_i_3 ;
  wire \n_0_sig_btt_cntr[3]_i_4 ;
  wire \n_0_sig_btt_cntr[3]_i_5 ;
  wire \n_0_sig_btt_cntr[3]_i_6 ;
  wire \n_0_sig_btt_cntr[4]_i_1 ;
  wire \n_0_sig_btt_cntr[5]_i_1 ;
  wire \n_0_sig_btt_cntr[6]_i_1 ;
  wire \n_0_sig_btt_cntr[7]_i_1 ;
  wire \n_0_sig_btt_cntr[7]_i_3 ;
  wire \n_0_sig_btt_cntr[7]_i_4 ;
  wire \n_0_sig_btt_cntr[7]_i_5 ;
  wire \n_0_sig_btt_cntr[7]_i_6 ;
  wire \n_0_sig_btt_cntr[8]_i_1 ;
  wire \n_0_sig_btt_cntr[9]_i_1 ;
  wire \n_0_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_0_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_0_sig_btt_cntr_reg[7]_i_2 ;
  wire n_0_sig_calc_error_reg_i_1__0;
  wire \n_0_sig_child_addr_cntr_lsh[0]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh[0]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh[10]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[11]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[12]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[13]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[14]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[15]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[1]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[2]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[3]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[4]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[5]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[6]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[7]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[8]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[9]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[0]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[10]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[10]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[11]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[11]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[12]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[12]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[13]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[13]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[14]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[14]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[15]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[1]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[1]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[2]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[2]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[3]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[3]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[4]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[4]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[5]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[5]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[6]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[6]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[7]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[7]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[8]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[8]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[9]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[9]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh[0]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh[0]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh[10]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[11]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[12]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[13]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[14]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[15]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[1]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[1]_i_4 ;
  wire \n_0_sig_child_addr_cntr_msh[2]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[3]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[4]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[5]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[6]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[7]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[8]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[9]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[0]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[10]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[10]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[11]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[11]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[12]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[12]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[13]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[13]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[14]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[14]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[15]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[1]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[1]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[2]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[2]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[3]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[3]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[4]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[4]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[5]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[5]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[6]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[6]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[7]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[7]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[8]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[8]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[9]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[9]_i_3 ;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_10;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_11;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_12;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_14;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_15;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_16;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_17;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_18;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_19;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_20;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_21;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_4;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_5;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_6;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_7;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_9;
  wire n_0_sig_child_addr_lsh_rollover_reg_reg_i_13;
  wire n_0_sig_child_addr_lsh_rollover_reg_reg_i_3;
  wire n_0_sig_child_addr_lsh_rollover_reg_reg_i_8;
  wire \n_0_sig_child_addr_reg_reg[0] ;
  wire \n_0_sig_child_addr_reg_reg[10] ;
  wire \n_0_sig_child_addr_reg_reg[11] ;
  wire \n_0_sig_child_addr_reg_reg[12] ;
  wire \n_0_sig_child_addr_reg_reg[13] ;
  wire \n_0_sig_child_addr_reg_reg[14] ;
  wire \n_0_sig_child_addr_reg_reg[15] ;
  wire \n_0_sig_child_addr_reg_reg[1] ;
  wire \n_0_sig_child_addr_reg_reg[2] ;
  wire \n_0_sig_child_addr_reg_reg[3] ;
  wire \n_0_sig_child_addr_reg_reg[4] ;
  wire \n_0_sig_child_addr_reg_reg[5] ;
  wire \n_0_sig_child_addr_reg_reg[6] ;
  wire \n_0_sig_child_addr_reg_reg[7] ;
  wire \n_0_sig_child_addr_reg_reg[8] ;
  wire \n_0_sig_child_addr_reg_reg[9] ;
  wire n_0_sig_child_cmd_reg_full_i_1;
  wire n_0_sig_child_qual_burst_type_i_1;
  wire n_0_sig_child_qual_error_reg_i_1;
  wire n_0_sig_child_qual_first_of_2_i_1;
  wire n_0_sig_cmd2addr_valid_i_1;
  wire n_0_sig_cmd2data_valid_i_1;
  wire n_0_sig_csm_ld_xfer_i_2;
  wire n_0_sig_first_dbeat_i_3;
  wire n_0_sig_first_realigner_cmd_i_1;
  wire n_0_sig_input_reg_empty_i_1__0;
  wire n_0_sig_needed_2_realign_cmds_i_1;
  wire n_0_sig_psm_halt_i_2;
  wire n_0_sig_psm_ld_realigner_reg_i_2;
  wire n_0_sig_realign_cmd_cmplt_reg_i_10;
  wire n_0_sig_realign_cmd_cmplt_reg_i_11;
  wire n_0_sig_realign_cmd_cmplt_reg_i_12;
  wire n_0_sig_realign_cmd_cmplt_reg_i_13;
  wire n_0_sig_realign_cmd_cmplt_reg_i_14;
  wire n_0_sig_realign_cmd_cmplt_reg_i_15;
  wire n_0_sig_realign_cmd_cmplt_reg_i_16;
  wire n_0_sig_realign_cmd_cmplt_reg_i_17;
  wire n_0_sig_realign_cmd_cmplt_reg_i_18;
  wire n_0_sig_realign_cmd_cmplt_reg_i_19;
  wire n_0_sig_realign_cmd_cmplt_reg_i_2;
  wire n_0_sig_realign_cmd_cmplt_reg_i_20;
  wire n_0_sig_realign_cmd_cmplt_reg_i_5;
  wire n_0_sig_realign_cmd_cmplt_reg_i_7;
  wire n_0_sig_realign_cmd_cmplt_reg_i_8;
  wire n_0_sig_realign_cmd_cmplt_reg_i_9;
  wire n_0_sig_realign_cmd_cmplt_reg_reg_i_6;
  wire n_0_sig_realign_eof_reg_i_2;
  wire n_0_sig_realign_eof_reg_i_3;
  wire n_0_sig_realign_reg_empty_i_1;
  wire n_0_sig_realign_reg_full_i_1;
  wire \n_0_sig_realigner_btt2[10]_i_1 ;
  wire \n_0_sig_realigner_btt2[11]_i_1 ;
  wire \n_0_sig_realigner_btt2[12]_i_1 ;
  wire \n_0_sig_realigner_btt2[13]_i_1 ;
  wire \n_0_sig_realigner_btt2[2]_i_2 ;
  wire \n_0_sig_realigner_btt2[2]_i_3 ;
  wire \n_0_sig_realigner_btt2[3]_i_2 ;
  wire \n_0_sig_realigner_btt2[4]_i_2 ;
  wire \n_0_sig_realigner_btt2[5]_i_2 ;
  wire \n_0_sig_realigner_btt2[7]_i_1 ;
  wire \n_0_sig_realigner_btt2[8]_i_1 ;
  wire \n_0_sig_realigner_btt2[9]_i_1 ;
  wire n_0_sig_skip_align2mbaa_s_h_i_1;
  wire n_0_sig_skip_align2mbaa_s_h_i_3;
  wire \n_0_sig_xfer_len_reg[5]_i_1 ;
  wire \n_0_sig_xfer_len_reg[6]_i_1 ;
  wire \n_0_sig_xfer_len_reg[7]_i_1 ;
  wire \n_1_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_1_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_1_sig_btt_cntr_reg[7]_i_2 ;
  wire n_1_sig_child_addr_lsh_rollover_reg_reg_i_13;
  wire n_1_sig_child_addr_lsh_rollover_reg_reg_i_2;
  wire n_1_sig_child_addr_lsh_rollover_reg_reg_i_3;
  wire n_1_sig_child_addr_lsh_rollover_reg_reg_i_8;
  wire n_1_sig_realign_cmd_cmplt_reg_reg_i_4;
  wire n_1_sig_realign_cmd_cmplt_reg_reg_i_6;
  wire \n_2_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_2_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_2_sig_btt_cntr_reg[7]_i_2 ;
  wire n_2_sig_child_addr_lsh_rollover_reg_reg_i_13;
  wire n_2_sig_child_addr_lsh_rollover_reg_reg_i_2;
  wire n_2_sig_child_addr_lsh_rollover_reg_reg_i_3;
  wire n_2_sig_child_addr_lsh_rollover_reg_reg_i_8;
  wire n_2_sig_realign_cmd_cmplt_reg_reg_i_4;
  wire n_2_sig_realign_cmd_cmplt_reg_reg_i_6;
  wire \n_3_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_3_sig_btt_cntr_reg[13]_i_3 ;
  wire \n_3_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_3_sig_btt_cntr_reg[7]_i_2 ;
  wire n_3_sig_child_addr_lsh_rollover_reg_reg_i_13;
  wire n_3_sig_child_addr_lsh_rollover_reg_reg_i_2;
  wire n_3_sig_child_addr_lsh_rollover_reg_reg_i_3;
  wire n_3_sig_child_addr_lsh_rollover_reg_reg_i_8;
  wire n_3_sig_realign_cmd_cmplt_reg_reg_i_3;
  wire n_3_sig_realign_cmd_cmplt_reg_reg_i_4;
  wire n_3_sig_realign_cmd_cmplt_reg_reg_i_6;
  wire n_4_sig_child_addr_lsh_rollover_reg_reg_i_13;
  wire n_4_sig_child_addr_lsh_rollover_reg_reg_i_3;
  wire n_4_sig_child_addr_lsh_rollover_reg_reg_i_8;
  wire n_5_sig_child_addr_lsh_rollover_reg_reg_i_13;
  wire n_5_sig_child_addr_lsh_rollover_reg_reg_i_2;
  wire n_5_sig_child_addr_lsh_rollover_reg_reg_i_3;
  wire n_5_sig_child_addr_lsh_rollover_reg_reg_i_8;
  wire n_6_sig_child_addr_lsh_rollover_reg_reg_i_13;
  wire n_6_sig_child_addr_lsh_rollover_reg_reg_i_2;
  wire n_6_sig_child_addr_lsh_rollover_reg_reg_i_3;
  wire n_6_sig_child_addr_lsh_rollover_reg_reg_i_8;
  wire n_7_sig_child_addr_lsh_rollover_reg_reg_i_13;
  wire n_7_sig_child_addr_lsh_rollover_reg_reg_i_2;
  wire n_7_sig_child_addr_lsh_rollover_reg_reg_i_3;
  wire n_7_sig_child_addr_lsh_rollover_reg_reg_i_8;
  wire [31:0]out;
  wire p_10_out;
  wire p_11_out;
  wire p_1_in;
  wire p_22_out;
  wire p_32_out;
  wire p_9_out;
  wire [6:0]sel0;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [13:0]sig_btt_cntr0;
  wire sig_btt_eq_b2mbaa2;
  wire sig_btt_lt_b2mbaa2;
  wire [6:0]sig_btt_residue_slice;
  wire sig_calc_error_reg;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_tag_reg0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_first_realigner_cmd;
  wire sig_inhibit_rdy_n;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire [31:0]sig_input_addr_reg;
  wire sig_input_burst_type_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg;
  wire sig_input_reg_empty;
  wire sig_needed_2_realign_cmds;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_ns;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_ns;
  wire sig_push_input_reg14_out;
  wire sig_realign_cmd_cmplt_reg0;
  wire sig_realign_eof_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_tag_reg0;
  wire [6:0]sig_realigner_btt;
  wire [13:0]sig_realigner_btt2;
  wire sig_reset_reg;
  wire sig_single_dbeat2_out;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire [31:2]sig_xfer_address;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_calc_err_reg;
  wire sig_xfer_cmd_cmplt_reg;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg;
  wire sig_xfer_type_reg;
  wire [3:1]\NLW_sig_btt_cntr_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_sig_child_addr_cntr_lsh_reg[13]_i_3_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_lsh_reg[13]_i_3_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_sig_child_addr_cntr_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED ;
  wire [3:3]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_sig_realign_cmd_cmplt_reg_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_sig_realign_cmd_cmplt_reg_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sig_realign_cmd_cmplt_reg_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_sig_realign_cmd_cmplt_reg_reg_i_6_O_UNCONNECTED;

LUT6 #(
    .INIT(64'h0000000003030838)) 
     \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(I11),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I3(sig_child_cmd_reg_full),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I5(\n_0_FSM_onehot_sig_csm_state[2]_i_3 ),
        .O(\n_0_FSM_onehot_sig_csm_state[2]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_onehot_sig_csm_state[2]_i_3 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[7] ),
        .O(\n_0_FSM_onehot_sig_csm_state[2]_i_3 ));
LUT6 #(
    .INIT(64'h0000000002020200)) 
     \FSM_onehot_sig_csm_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_sig_csm_state[3]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I5(\n_0_FSM_onehot_sig_csm_state[7]_i_3 ),
        .O(\n_0_FSM_onehot_sig_csm_state[3]_i_1 ));
LUT6 #(
    .INIT(64'h08080808FFFFFF08)) 
     \FSM_onehot_sig_csm_state[3]_i_2 
       (.I0(sig_child_error_reg),
        .I1(sig_child_cmd_reg_full),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I3(p_22_out),
        .I4(p_11_out),
        .I5(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .O(\n_0_FSM_onehot_sig_csm_state[3]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000AAAA2A)) 
     \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_sig_csm_state[4]_i_2 ),
        .I1(sig_child_error_reg),
        .I2(sig_child_cmd_reg_full),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_csm_state[4]_i_3 ),
        .O(\n_0_FSM_onehot_sig_csm_state[4]_i_1 ));
LUT6 #(
    .INIT(64'h3000333338083808)) 
     \FSM_onehot_sig_csm_state[4]_i_2 
       (.I0(sig_child_cmd_reg_full),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I3(I12),
        .I4(I11),
        .I5(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .O(\n_0_FSM_onehot_sig_csm_state[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_onehot_sig_csm_state[4]_i_3 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_csm_state[4]_i_3 ));
LUT6 #(
    .INIT(64'h0030500000000000)) 
     \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(\n_0_FSM_onehot_sig_csm_state[7]_i_2 ),
        .I1(I12),
        .I2(\n_0_FSM_onehot_sig_csm_state[5]_i_3 ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_csm_state[5]_i_4 ),
        .O(\n_0_FSM_onehot_sig_csm_state[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_csm_state[5]_i_3 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .O(\n_0_FSM_onehot_sig_csm_state[5]_i_3 ));
LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_sig_csm_state[5]_i_4 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .O(\n_0_FSM_onehot_sig_csm_state[5]_i_4 ));
LUT6 #(
    .INIT(64'h0000002000000000)) 
     \FSM_onehot_sig_csm_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_sig_csm_state[6]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_csm_state[6]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[7] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I5(\n_0_FSM_onehot_sig_csm_state[6]_i_4 ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_sig_csm_state[6]_i_2 
       (.I0(p_11_out),
        .I1(p_22_out),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_sig_csm_state[6]_i_3 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_csm_state[6]_i_4 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000020300)) 
     \FSM_onehot_sig_csm_state[7]_i_1 
       (.I0(\n_0_FSM_onehot_sig_csm_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[7] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I5(\n_0_FSM_onehot_sig_csm_state[7]_i_3 ),
        .O(\n_0_FSM_onehot_sig_csm_state[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_csm_state[7]_i_2 
       (.I0(p_22_out),
        .I1(p_11_out),
        .O(\n_0_FSM_onehot_sig_csm_state[7]_i_2 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_sig_csm_state[7]_i_3 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .O(\n_0_FSM_onehot_sig_csm_state[7]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .R(sig_reset_reg));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .S(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_csm_state[2]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_csm_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_csm_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_csm_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_csm_state[6]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_csm_state[7]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[7] ),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h000000004444085D)) 
     \FSM_onehot_sig_psm_state[2]_i_1 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_psm_state[2]_i_2 ),
        .I2(sig_push_input_reg14_out),
        .I3(\n_0_FSM_onehot_sig_psm_state[2]_i_3 ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I5(\n_0_FSM_onehot_sig_psm_state[2]_i_4 ),
        .O(\n_0_FSM_onehot_sig_psm_state[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_psm_state[2]_i_2 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .O(\n_0_FSM_onehot_sig_psm_state[2]_i_2 ));
LUT6 #(
    .INIT(64'h7070707770777077)) 
     \FSM_onehot_sig_psm_state[2]_i_3 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_psm_state[2]_i_5 ),
        .I2(\n_0_FSM_onehot_sig_psm_state[2]_i_6 ),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_skip_align2mbaa),
        .I5(sig_first_realigner_cmd),
        .O(\n_0_FSM_onehot_sig_psm_state[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_sig_psm_state[2]_i_4 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_psm_state[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_sig_psm_state[2]_i_5 
       (.I0(sig_realign_reg_empty),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .O(\n_0_FSM_onehot_sig_psm_state[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT4 #(
    .INIT(16'hFEFF)) 
     \FSM_onehot_sig_psm_state[2]_i_6 
       (.I0(p_10_out),
        .I1(sig_child_cmd_reg_full),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .O(\n_0_FSM_onehot_sig_psm_state[2]_i_6 ));
LUT6 #(
    .INIT(64'h00C0500000000000)) 
     \FSM_onehot_sig_psm_state[3]_i_1 
       (.I0(sig_realign_reg_empty),
        .I1(sig_push_input_reg14_out),
        .I2(\n_0_FSM_onehot_sig_psm_state[3]_i_2 ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I5(\n_0_FSM_onehot_sig_psm_state[3]_i_3 ),
        .O(\n_0_FSM_onehot_sig_psm_state[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_psm_state[3]_i_2 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .O(\n_0_FSM_onehot_sig_psm_state[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_sig_psm_state[3]_i_3 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_psm_state[3]_i_3 ));
LUT5 #(
    .INIT(32'h00005808)) 
     \FSM_onehot_sig_psm_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I1(sig_child_cmd_reg_full),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I3(sig_realign_reg_empty),
        .I4(\n_0_FSM_onehot_sig_psm_state[4]_i_2 ),
        .O(\n_0_FSM_onehot_sig_psm_state[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_onehot_sig_psm_state[4]_i_2 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .O(\n_0_FSM_onehot_sig_psm_state[4]_i_2 ));
LUT6 #(
    .INIT(64'h000F020000000000)) 
     \FSM_onehot_sig_psm_state[5]_i_1 
       (.I0(p_10_out),
        .I1(sig_child_cmd_reg_full),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I5(\n_0_FSM_onehot_sig_psm_state[6]_i_4 ),
        .O(\n_0_FSM_onehot_sig_psm_state[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000A8A000000000)) 
     \FSM_onehot_sig_psm_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_sig_psm_state[6]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_psm_state[6]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I5(\n_0_FSM_onehot_sig_psm_state[6]_i_4 ),
        .O(\n_0_FSM_onehot_sig_psm_state[6]_i_1 ));
LUT6 #(
    .INIT(64'h1111111F111F111F)) 
     \FSM_onehot_sig_psm_state[6]_i_2 
       (.I0(sig_realign_reg_empty),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I2(sig_skip_align2mbaa_s_h),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[6] ),
        .I4(sig_skip_align2mbaa),
        .I5(sig_first_realigner_cmd),
        .O(\n_0_FSM_onehot_sig_psm_state[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_psm_state[6]_i_3 
       (.I0(sig_child_cmd_reg_full),
        .I1(p_10_out),
        .O(\n_0_FSM_onehot_sig_psm_state[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_sig_psm_state[6]_i_4 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_psm_state[6]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .R(sig_reset_reg));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .S(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_psm_state[2]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_psm_state_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_psm_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_psm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_psm_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_psm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_psm_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_psm_state_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_psm_state[6]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[6] ),
        .R(sig_reset_reg));
LUT3 #(
    .INIT(8'h08)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .O(O7));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(out[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(out[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(out[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(out[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(out[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(out[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(out[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(out[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(out[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(out[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(out[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(out[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(out[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(1'b0),
        .O(out[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(1'b0),
        .O(out[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(1'b0),
        .O(out[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(1'b0),
        .O(out[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(1'b0),
        .O(out[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(1'b0),
        .O(out[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(1'b0),
        .O(out[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(1'b0),
        .O(out[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(1'b0),
        .O(out[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(1'b0),
        .O(out[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(out[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(1'b0),
        .O(out[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(1'b0),
        .O(out[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(out[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(out[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(out[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(out[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(out[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(out[22]));
LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1__0
       (.I0(sig_xfer_calc_err_reg),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[0]),
        .O(\n_0_sig_btt_cntr[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[10]_i_1 
       (.I0(Q[10]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[10]),
        .O(\n_0_sig_btt_cntr[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[11]_i_1 
       (.I0(Q[11]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[11]),
        .O(\n_0_sig_btt_cntr[11]_i_1 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[11]_i_3 
       (.I0(sel0[4]),
        .I1(sig_realigner_btt2[11]),
        .O(\n_0_sig_btt_cntr[11]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[11]_i_4 
       (.I0(sel0[3]),
        .I1(sig_realigner_btt2[10]),
        .O(\n_0_sig_btt_cntr[11]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[11]_i_5 
       (.I0(sel0[2]),
        .I1(sig_realigner_btt2[9]),
        .O(\n_0_sig_btt_cntr[11]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[11]_i_6 
       (.I0(sel0[1]),
        .I1(sig_realigner_btt2[8]),
        .O(\n_0_sig_btt_cntr[11]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[12]_i_1 
       (.I0(Q[12]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[12]),
        .O(\n_0_sig_btt_cntr[12]_i_1 ));
LUT5 #(
    .INIT(32'hAAAABAAA)) 
     \sig_btt_cntr[13]_i_1 
       (.I0(sig_psm_ld_realigner_reg),
        .I1(p_10_out),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\n_0_sig_btt_cntr[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[13]_i_2 
       (.I0(Q[13]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[13]),
        .O(\n_0_sig_btt_cntr[13]_i_2 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[13]_i_4__0 
       (.I0(sel0[6]),
        .I1(sig_realigner_btt2[13]),
        .O(\n_0_sig_btt_cntr[13]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[13]_i_5 
       (.I0(sel0[5]),
        .I1(sig_realigner_btt2[12]),
        .O(\n_0_sig_btt_cntr[13]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[1]),
        .O(\n_0_sig_btt_cntr[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[2]_i_1 
       (.I0(Q[2]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[2]),
        .O(\n_0_sig_btt_cntr[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[3]_i_1 
       (.I0(Q[3]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[3]),
        .O(\n_0_sig_btt_cntr[3]_i_1 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[3]_i_3 
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_realigner_btt2[3]),
        .O(\n_0_sig_btt_cntr[3]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[3]_i_4 
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_realigner_btt2[2]),
        .O(\n_0_sig_btt_cntr[3]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[3]_i_5 
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_realigner_btt2[1]),
        .O(\n_0_sig_btt_cntr[3]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[3]_i_6 
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_realigner_btt2[0]),
        .O(\n_0_sig_btt_cntr[3]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[4]_i_1 
       (.I0(Q[4]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[4]),
        .O(\n_0_sig_btt_cntr[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[5]_i_1 
       (.I0(Q[5]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[5]),
        .O(\n_0_sig_btt_cntr[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[6]_i_1 
       (.I0(Q[6]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[6]),
        .O(\n_0_sig_btt_cntr[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[7]_i_1 
       (.I0(Q[7]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[7]),
        .O(\n_0_sig_btt_cntr[7]_i_1 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[7]_i_3 
       (.I0(sel0[0]),
        .I1(sig_realigner_btt2[7]),
        .O(\n_0_sig_btt_cntr[7]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[7]_i_4 
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_realigner_btt2[6]),
        .O(\n_0_sig_btt_cntr[7]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[7]_i_5 
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_realigner_btt2[5]),
        .O(\n_0_sig_btt_cntr[7]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[7]_i_6 
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_realigner_btt2[4]),
        .O(\n_0_sig_btt_cntr[7]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[8]_i_1 
       (.I0(Q[8]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[8]),
        .O(\n_0_sig_btt_cntr[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[9]_i_1 
       (.I0(Q[9]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[9]),
        .O(\n_0_sig_btt_cntr[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[0]_i_1 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[10]_i_1 ),
        .Q(sel0[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[11]_i_1 ),
        .Q(sel0[4]),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_reg[11]_i_2 
       (.CI(\n_0_sig_btt_cntr_reg[7]_i_2 ),
        .CO({\n_0_sig_btt_cntr_reg[11]_i_2 ,\n_1_sig_btt_cntr_reg[11]_i_2 ,\n_2_sig_btt_cntr_reg[11]_i_2 ,\n_3_sig_btt_cntr_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI(sel0[4:1]),
        .O(sig_btt_cntr0[11:8]),
        .S({\n_0_sig_btt_cntr[11]_i_3 ,\n_0_sig_btt_cntr[11]_i_4 ,\n_0_sig_btt_cntr[11]_i_5 ,\n_0_sig_btt_cntr[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[12]_i_1 ),
        .Q(sel0[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[13]_i_2 ),
        .Q(sel0[6]),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_reg[13]_i_3 
       (.CI(\n_0_sig_btt_cntr_reg[11]_i_2 ),
        .CO({\NLW_sig_btt_cntr_reg[13]_i_3_CO_UNCONNECTED [3:1],\n_3_sig_btt_cntr_reg[13]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sel0[5]}),
        .O({\NLW_sig_btt_cntr_reg[13]_i_3_O_UNCONNECTED [3:2],sig_btt_cntr0[13:12]}),
        .S({1'b0,1'b0,\n_0_sig_btt_cntr[13]_i_4__0 ,\n_0_sig_btt_cntr[13]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[1]_i_1 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[2]_i_1 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[3]_i_1 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_sig_btt_cntr_reg[3]_i_2 ,\n_1_sig_btt_cntr_reg[3]_i_2 ,\n_2_sig_btt_cntr_reg[3]_i_2 ,\n_3_sig_btt_cntr_reg[3]_i_2 }),
        .CYINIT(1'b1),
        .DI(sig_btt_residue_slice[3:0]),
        .O(sig_btt_cntr0[3:0]),
        .S({\n_0_sig_btt_cntr[3]_i_3 ,\n_0_sig_btt_cntr[3]_i_4 ,\n_0_sig_btt_cntr[3]_i_5 ,\n_0_sig_btt_cntr[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[4]_i_1 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[5]_i_1 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[6]_i_1 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[7]_i_1 ),
        .Q(sel0[0]),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_reg[7]_i_2 
       (.CI(\n_0_sig_btt_cntr_reg[3]_i_2 ),
        .CO({\n_0_sig_btt_cntr_reg[7]_i_2 ,\n_1_sig_btt_cntr_reg[7]_i_2 ,\n_2_sig_btt_cntr_reg[7]_i_2 ,\n_3_sig_btt_cntr_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({sel0[0],sig_btt_residue_slice[6:4]}),
        .O(sig_btt_cntr0[7:4]),
        .S({\n_0_sig_btt_cntr[7]_i_3 ,\n_0_sig_btt_cntr[7]_i_4 ,\n_0_sig_btt_cntr[7]_i_5 ,\n_0_sig_btt_cntr[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[8]_i_1 ),
        .Q(sel0[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[9]_i_1 ),
        .Q(sel0[2]),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'hB8B8B8B8BAB8B8B8)) 
     sig_calc_error_reg_i_1__0
       (.I0(sig_calc_error_reg),
        .I1(sig_reset_reg),
        .I2(p_10_out),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_psm_halt),
        .O(n_0_sig_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_calc_error_reg_i_1__0),
        .Q(p_10_out),
        .R(1'b0));
LUT3 #(
    .INIT(8'hEA)) 
     \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_child_qual_burst_type),
        .I2(sig_csm_ld_xfer),
        .O(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[0]_i_3 
       (.I0(O9[0]),
        .I1(O1[0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[0] ),
        .O(\n_0_sig_child_addr_cntr_lsh[0]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[10]_i_2 
       (.I0(\n_0_sig_child_addr_reg_reg[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[10]),
        .O(\n_0_sig_child_addr_cntr_lsh[10]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[11]_i_2 
       (.I0(\n_0_sig_child_addr_reg_reg[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[11]),
        .O(\n_0_sig_child_addr_cntr_lsh[11]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[12]_i_2 
       (.I0(\n_0_sig_child_addr_reg_reg[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[12]),
        .O(\n_0_sig_child_addr_cntr_lsh[12]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[13]_i_2 
       (.I0(\n_0_sig_child_addr_reg_reg[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[13]),
        .O(\n_0_sig_child_addr_cntr_lsh[13]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[14]_i_2 
       (.I0(\n_0_sig_child_addr_reg_reg[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[14]),
        .O(\n_0_sig_child_addr_cntr_lsh[14]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[15]_i_2 
       (.I0(\n_0_sig_child_addr_reg_reg[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in),
        .O(\n_0_sig_child_addr_cntr_lsh[15]_i_2 ));
LUT4 #(
    .INIT(16'h8BB8)) 
     \sig_child_addr_cntr_lsh[1]_i_2 
       (.I0(\n_0_sig_child_addr_reg_reg[1] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(O1[1]),
        .I3(O9[1]),
        .O(\n_0_sig_child_addr_cntr_lsh[1]_i_2 ));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[2]_i_2 
       (.I0(O9[2]),
        .I1(sig_xfer_address[2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[2] ),
        .O(\n_0_sig_child_addr_cntr_lsh[2]_i_2 ));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[3]_i_2 
       (.I0(O9[3]),
        .I1(sig_xfer_address[3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[3] ),
        .O(\n_0_sig_child_addr_cntr_lsh[3]_i_2 ));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[4]_i_2 
       (.I0(O9[4]),
        .I1(sig_xfer_address[4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[4] ),
        .O(\n_0_sig_child_addr_cntr_lsh[4]_i_2 ));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[5]_i_2 
       (.I0(O9[5]),
        .I1(sig_xfer_address[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[5] ),
        .O(\n_0_sig_child_addr_cntr_lsh[5]_i_2 ));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[6]_i_2 
       (.I0(O9[6]),
        .I1(sig_xfer_address[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[6] ),
        .O(\n_0_sig_child_addr_cntr_lsh[6]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[7]_i_2 
       (.I0(\n_0_sig_child_addr_reg_reg[7] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[7]),
        .O(\n_0_sig_child_addr_cntr_lsh[7]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[8]_i_2 
       (.I0(\n_0_sig_child_addr_reg_reg[8] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[8]),
        .O(\n_0_sig_child_addr_cntr_lsh[8]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[9]_i_2 
       (.I0(\n_0_sig_child_addr_reg_reg[9] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[9]),
        .O(\n_0_sig_child_addr_cntr_lsh[9]_i_2 ));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[0]_i_2 ),
        .Q(O1[0]),
        .R(sig_reset_reg));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[10]_i_1 ),
        .Q(sig_xfer_address[10]),
        .R(sig_reset_reg));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[11]_i_1 ),
        .Q(sig_xfer_address[11]),
        .R(sig_reset_reg));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[12]_i_1 ),
        .Q(sig_xfer_address[12]),
        .R(sig_reset_reg));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[13]_i_1 ),
        .Q(sig_xfer_address[13]),
        .R(sig_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_child_addr_cntr_lsh_reg[13]_i_3_CARRY4 
       (.CI(\n_0_sig_child_addr_cntr_lsh_reg[12]_i_3 ),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[13]_i_3_CARRY4_CO_UNCONNECTED [3:2],\n_0_sig_child_addr_cntr_lsh_reg[14]_i_3 ,\n_0_sig_child_addr_cntr_lsh_reg[13]_i_3 }),
        .CYINIT(1'b0),
        .DI({\NLW_sig_child_addr_cntr_lsh_reg[13]_i_3_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\n_0_sig_child_addr_cntr_lsh_reg[15]_i_1 ,\n_0_sig_child_addr_cntr_lsh_reg[14]_i_1 ,\n_0_sig_child_addr_cntr_lsh_reg[13]_i_1 ,\n_0_sig_child_addr_cntr_lsh_reg[12]_i_1 }),
        .S({\n_0_sig_child_addr_cntr_lsh[15]_i_2 ,\n_0_sig_child_addr_cntr_lsh[14]_i_2 ,\n_0_sig_child_addr_cntr_lsh[13]_i_2 ,\n_0_sig_child_addr_cntr_lsh[12]_i_2 }));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[14]_i_1 ),
        .Q(sig_xfer_address[14]),
        .R(sig_reset_reg));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[15]_i_1 ),
        .Q(p_1_in),
        .R(sig_reset_reg));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[1]_i_1 ),
        .Q(O1[1]),
        .R(sig_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_child_addr_cntr_lsh_reg[1]_i_3_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_sig_child_addr_cntr_lsh_reg[4]_i_3 ,\n_0_sig_child_addr_cntr_lsh_reg[3]_i_3 ,\n_0_sig_child_addr_cntr_lsh_reg[2]_i_3 ,\n_0_sig_child_addr_cntr_lsh_reg[1]_i_3 }),
        .CYINIT(1'b0),
        .DI({I6,I5,I4,I3}),
        .O({\n_0_sig_child_addr_cntr_lsh_reg[3]_i_1 ,\n_0_sig_child_addr_cntr_lsh_reg[2]_i_1 ,\n_0_sig_child_addr_cntr_lsh_reg[1]_i_1 ,\n_0_sig_child_addr_cntr_lsh_reg[0]_i_2 }),
        .S({\n_0_sig_child_addr_cntr_lsh[3]_i_2 ,\n_0_sig_child_addr_cntr_lsh[2]_i_2 ,\n_0_sig_child_addr_cntr_lsh[1]_i_2 ,\n_0_sig_child_addr_cntr_lsh[0]_i_3 }));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[2]_i_1 ),
        .Q(sig_xfer_address[2]),
        .R(sig_reset_reg));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[3]_i_1 ),
        .Q(sig_xfer_address[3]),
        .R(sig_reset_reg));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[4]_i_1 ),
        .Q(sig_xfer_address[4]),
        .R(sig_reset_reg));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[5]_i_1 ),
        .Q(sig_xfer_address[5]),
        .R(sig_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_child_addr_cntr_lsh_reg[5]_i_3_CARRY4 
       (.CI(\n_0_sig_child_addr_cntr_lsh_reg[4]_i_3 ),
        .CO({\n_0_sig_child_addr_cntr_lsh_reg[8]_i_3 ,\n_0_sig_child_addr_cntr_lsh_reg[7]_i_3 ,\n_0_sig_child_addr_cntr_lsh_reg[6]_i_3 ,\n_0_sig_child_addr_cntr_lsh_reg[5]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,I9,I8,I7}),
        .O({\n_0_sig_child_addr_cntr_lsh_reg[7]_i_1 ,\n_0_sig_child_addr_cntr_lsh_reg[6]_i_1 ,\n_0_sig_child_addr_cntr_lsh_reg[5]_i_1 ,\n_0_sig_child_addr_cntr_lsh_reg[4]_i_1 }),
        .S({\n_0_sig_child_addr_cntr_lsh[7]_i_2 ,\n_0_sig_child_addr_cntr_lsh[6]_i_2 ,\n_0_sig_child_addr_cntr_lsh[5]_i_2 ,\n_0_sig_child_addr_cntr_lsh[4]_i_2 }));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[6]_i_1 ),
        .Q(sig_xfer_address[6]),
        .R(sig_reset_reg));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[7]_i_1 ),
        .Q(sig_xfer_address[7]),
        .R(sig_reset_reg));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[8]_i_1 ),
        .Q(sig_xfer_address[8]),
        .R(sig_reset_reg));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_lsh_reg[9]_i_1 ),
        .Q(sig_xfer_address[9]),
        .R(sig_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_child_addr_cntr_lsh_reg[9]_i_3_CARRY4 
       (.CI(\n_0_sig_child_addr_cntr_lsh_reg[8]_i_3 ),
        .CO({\n_0_sig_child_addr_cntr_lsh_reg[12]_i_3 ,\n_0_sig_child_addr_cntr_lsh_reg[11]_i_3 ,\n_0_sig_child_addr_cntr_lsh_reg[10]_i_3 ,\n_0_sig_child_addr_cntr_lsh_reg[9]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_sig_child_addr_cntr_lsh_reg[11]_i_1 ,\n_0_sig_child_addr_cntr_lsh_reg[10]_i_1 ,\n_0_sig_child_addr_cntr_lsh_reg[9]_i_1 ,\n_0_sig_child_addr_cntr_lsh_reg[8]_i_1 }),
        .S({\n_0_sig_child_addr_cntr_lsh[11]_i_2 ,\n_0_sig_child_addr_cntr_lsh[10]_i_2 ,\n_0_sig_child_addr_cntr_lsh[9]_i_2 ,\n_0_sig_child_addr_cntr_lsh[8]_i_2 }));
LUT4 #(
    .INIT(16'hEAAA)) 
     \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .I3(sig_child_addr_lsh_rollover_reg),
        .O(\n_0_sig_child_addr_cntr_msh[0]_i_1 ));
LUT3 #(
    .INIT(8'hA3)) 
     \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(data[0]),
        .I1(sig_xfer_address[16]),
        .I2(sig_csm_pop_child_cmd),
        .O(\n_0_sig_child_addr_cntr_msh[0]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[10]_i_2 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[26]),
        .O(\n_0_sig_child_addr_cntr_msh[10]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[11]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[27]),
        .O(\n_0_sig_child_addr_cntr_msh[11]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[28]),
        .O(\n_0_sig_child_addr_cntr_msh[12]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[13]_i_2 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[29]),
        .O(\n_0_sig_child_addr_cntr_msh[13]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[14]_i_2 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[30]),
        .O(\n_0_sig_child_addr_cntr_msh[14]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[15]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[31]),
        .O(\n_0_sig_child_addr_cntr_msh[15]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[1]_i_2 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[17]),
        .O(\n_0_sig_child_addr_cntr_msh[1]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[1]_i_4 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[16]),
        .O(\n_0_sig_child_addr_cntr_msh[1]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[2]_i_2 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[18]),
        .O(\n_0_sig_child_addr_cntr_msh[2]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[3]_i_2 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[19]),
        .O(\n_0_sig_child_addr_cntr_msh[3]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[20]),
        .O(\n_0_sig_child_addr_cntr_msh[4]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[5]_i_2 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[21]),
        .O(\n_0_sig_child_addr_cntr_msh[5]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[6]_i_2 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[22]),
        .O(\n_0_sig_child_addr_cntr_msh[6]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[7]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[23]),
        .O(\n_0_sig_child_addr_cntr_msh[7]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[24]),
        .O(\n_0_sig_child_addr_cntr_msh[8]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[9]_i_2 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[25]),
        .O(\n_0_sig_child_addr_cntr_msh[9]_i_2 ));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[0]_i_2 ),
        .Q(sig_xfer_address[16]),
        .R(sig_reset_reg));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[10]_i_1 ),
        .Q(sig_xfer_address[26]),
        .R(sig_reset_reg));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[11]_i_1 ),
        .Q(sig_xfer_address[27]),
        .R(sig_reset_reg));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[12]_i_1 ),
        .Q(sig_xfer_address[28]),
        .R(sig_reset_reg));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[13]_i_1 ),
        .Q(sig_xfer_address[29]),
        .R(sig_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_child_addr_cntr_msh_reg[13]_i_3_CARRY4 
       (.CI(\n_0_sig_child_addr_cntr_msh_reg[12]_i_3 ),
        .CO({\NLW_sig_child_addr_cntr_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED [3:2],\n_0_sig_child_addr_cntr_msh_reg[14]_i_3 ,\n_0_sig_child_addr_cntr_msh_reg[13]_i_3 }),
        .CYINIT(1'b0),
        .DI({\NLW_sig_child_addr_cntr_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\n_0_sig_child_addr_cntr_msh_reg[15]_i_1 ,\n_0_sig_child_addr_cntr_msh_reg[14]_i_1 ,\n_0_sig_child_addr_cntr_msh_reg[13]_i_1 ,\n_0_sig_child_addr_cntr_msh_reg[12]_i_1 }),
        .S({\n_0_sig_child_addr_cntr_msh[15]_i_2 ,\n_0_sig_child_addr_cntr_msh[14]_i_2 ,\n_0_sig_child_addr_cntr_msh[13]_i_2 ,\n_0_sig_child_addr_cntr_msh[12]_i_2 }));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[14]_i_1 ),
        .Q(sig_xfer_address[30]),
        .R(sig_reset_reg));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[15]_i_1 ),
        .Q(sig_xfer_address[31]),
        .R(sig_reset_reg));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[1]_i_1 ),
        .Q(sig_xfer_address[17]),
        .R(sig_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_child_addr_cntr_msh_reg[1]_i_3_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_sig_child_addr_cntr_msh_reg[4]_i_3 ,\n_0_sig_child_addr_cntr_msh_reg[3]_i_3 ,\n_0_sig_child_addr_cntr_msh_reg[2]_i_3 ,\n_0_sig_child_addr_cntr_msh_reg[1]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_sig_child_addr_cntr_msh[1]_i_4 }),
        .O({\n_0_sig_child_addr_cntr_msh_reg[3]_i_1 ,\n_0_sig_child_addr_cntr_msh_reg[2]_i_1 ,\n_0_sig_child_addr_cntr_msh_reg[1]_i_1 ,\n_0_sig_child_addr_cntr_msh_reg[0]_i_2 }),
        .S({\n_0_sig_child_addr_cntr_msh[3]_i_2 ,\n_0_sig_child_addr_cntr_msh[2]_i_2 ,\n_0_sig_child_addr_cntr_msh[1]_i_2 ,\n_0_sig_child_addr_cntr_msh[0]_i_3 }));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[2]_i_1 ),
        .Q(sig_xfer_address[18]),
        .R(sig_reset_reg));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[3]_i_1 ),
        .Q(sig_xfer_address[19]),
        .R(sig_reset_reg));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[4]_i_1 ),
        .Q(sig_xfer_address[20]),
        .R(sig_reset_reg));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[5]_i_1 ),
        .Q(sig_xfer_address[21]),
        .R(sig_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_child_addr_cntr_msh_reg[5]_i_3_CARRY4 
       (.CI(\n_0_sig_child_addr_cntr_msh_reg[4]_i_3 ),
        .CO({\n_0_sig_child_addr_cntr_msh_reg[8]_i_3 ,\n_0_sig_child_addr_cntr_msh_reg[7]_i_3 ,\n_0_sig_child_addr_cntr_msh_reg[6]_i_3 ,\n_0_sig_child_addr_cntr_msh_reg[5]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_sig_child_addr_cntr_msh_reg[7]_i_1 ,\n_0_sig_child_addr_cntr_msh_reg[6]_i_1 ,\n_0_sig_child_addr_cntr_msh_reg[5]_i_1 ,\n_0_sig_child_addr_cntr_msh_reg[4]_i_1 }),
        .S({\n_0_sig_child_addr_cntr_msh[7]_i_2 ,\n_0_sig_child_addr_cntr_msh[6]_i_2 ,\n_0_sig_child_addr_cntr_msh[5]_i_2 ,\n_0_sig_child_addr_cntr_msh[4]_i_2 }));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[6]_i_1 ),
        .Q(sig_xfer_address[22]),
        .R(sig_reset_reg));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[7]_i_1 ),
        .Q(sig_xfer_address[23]),
        .R(sig_reset_reg));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[8]_i_1 ),
        .Q(sig_xfer_address[24]),
        .R(sig_reset_reg));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_0_sig_child_addr_cntr_msh_reg[9]_i_1 ),
        .Q(sig_xfer_address[25]),
        .R(sig_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_child_addr_cntr_msh_reg[9]_i_3_CARRY4 
       (.CI(\n_0_sig_child_addr_cntr_msh_reg[8]_i_3 ),
        .CO({\n_0_sig_child_addr_cntr_msh_reg[12]_i_3 ,\n_0_sig_child_addr_cntr_msh_reg[11]_i_3 ,\n_0_sig_child_addr_cntr_msh_reg[10]_i_3 ,\n_0_sig_child_addr_cntr_msh_reg[9]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_sig_child_addr_cntr_msh_reg[11]_i_1 ,\n_0_sig_child_addr_cntr_msh_reg[10]_i_1 ,\n_0_sig_child_addr_cntr_msh_reg[9]_i_1 ,\n_0_sig_child_addr_cntr_msh_reg[8]_i_1 }),
        .S({\n_0_sig_child_addr_cntr_msh[11]_i_2 ,\n_0_sig_child_addr_cntr_msh[10]_i_2 ,\n_0_sig_child_addr_cntr_msh[9]_i_2 ,\n_0_sig_child_addr_cntr_msh[8]_i_2 }));
LUT2 #(
    .INIT(4'h2)) 
     sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_10
       (.I0(sig_xfer_address[10]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_10));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_11
       (.I0(sig_xfer_address[9]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_11));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_12
       (.I0(sig_xfer_address[8]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_12));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_14
       (.I0(sig_xfer_address[7]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_14));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_15
       (.I0(sig_xfer_address[6]),
        .I1(O9[6]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_15));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_16
       (.I0(sig_xfer_address[5]),
        .I1(O9[5]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_16));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_17
       (.I0(sig_xfer_address[4]),
        .I1(O9[4]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_17));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_18
       (.I0(sig_xfer_address[3]),
        .I1(O9[3]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_18));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_19
       (.I0(sig_xfer_address[2]),
        .I1(O9[2]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_19));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_20
       (.I0(O1[1]),
        .I1(O9[1]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_20));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_21
       (.I0(O1[0]),
        .I1(O9[0]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_21));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_4
       (.I0(p_1_in),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_4));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_5
       (.I0(sig_xfer_address[14]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_5));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_xfer_address[13]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_6));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_7
       (.I0(sig_xfer_address[12]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_7));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_xfer_address[11]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_reset_reg));
CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_13
       (.CI(1'b0),
        .CO({n_0_sig_child_addr_lsh_rollover_reg_reg_i_13,n_1_sig_child_addr_lsh_rollover_reg_reg_i_13,n_2_sig_child_addr_lsh_rollover_reg_reg_i_13,n_3_sig_child_addr_lsh_rollover_reg_reg_i_13}),
        .CYINIT(1'b0),
        .DI({sig_xfer_address[3:2],O1}),
        .O({n_4_sig_child_addr_lsh_rollover_reg_reg_i_13,n_5_sig_child_addr_lsh_rollover_reg_reg_i_13,n_6_sig_child_addr_lsh_rollover_reg_reg_i_13,n_7_sig_child_addr_lsh_rollover_reg_reg_i_13}),
        .S({n_0_sig_child_addr_lsh_rollover_reg_i_18,n_0_sig_child_addr_lsh_rollover_reg_i_19,n_0_sig_child_addr_lsh_rollover_reg_i_20,n_0_sig_child_addr_lsh_rollover_reg_i_21}));
CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(n_0_sig_child_addr_lsh_rollover_reg_reg_i_3),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3],n_1_sig_child_addr_lsh_rollover_reg_reg_i_2,n_2_sig_child_addr_lsh_rollover_reg_reg_i_2,n_3_sig_child_addr_lsh_rollover_reg_reg_i_2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sig_predict_child_addr_lsh,n_5_sig_child_addr_lsh_rollover_reg_reg_i_2,n_6_sig_child_addr_lsh_rollover_reg_reg_i_2,n_7_sig_child_addr_lsh_rollover_reg_reg_i_2}),
        .S({n_0_sig_child_addr_lsh_rollover_reg_i_4,n_0_sig_child_addr_lsh_rollover_reg_i_5,n_0_sig_child_addr_lsh_rollover_reg_i_6,n_0_sig_child_addr_lsh_rollover_reg_i_7}));
CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(n_0_sig_child_addr_lsh_rollover_reg_reg_i_8),
        .CO({n_0_sig_child_addr_lsh_rollover_reg_reg_i_3,n_1_sig_child_addr_lsh_rollover_reg_reg_i_3,n_2_sig_child_addr_lsh_rollover_reg_reg_i_3,n_3_sig_child_addr_lsh_rollover_reg_reg_i_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({n_4_sig_child_addr_lsh_rollover_reg_reg_i_3,n_5_sig_child_addr_lsh_rollover_reg_reg_i_3,n_6_sig_child_addr_lsh_rollover_reg_reg_i_3,n_7_sig_child_addr_lsh_rollover_reg_reg_i_3}),
        .S({n_0_sig_child_addr_lsh_rollover_reg_i_9,n_0_sig_child_addr_lsh_rollover_reg_i_10,n_0_sig_child_addr_lsh_rollover_reg_i_11,n_0_sig_child_addr_lsh_rollover_reg_i_12}));
CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_8
       (.CI(n_0_sig_child_addr_lsh_rollover_reg_reg_i_13),
        .CO({n_0_sig_child_addr_lsh_rollover_reg_reg_i_8,n_1_sig_child_addr_lsh_rollover_reg_reg_i_8,n_2_sig_child_addr_lsh_rollover_reg_reg_i_8,n_3_sig_child_addr_lsh_rollover_reg_reg_i_8}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_xfer_address[6:4]}),
        .O({n_4_sig_child_addr_lsh_rollover_reg_reg_i_8,n_5_sig_child_addr_lsh_rollover_reg_reg_i_8,n_6_sig_child_addr_lsh_rollover_reg_reg_i_8,n_7_sig_child_addr_lsh_rollover_reg_reg_i_8}),
        .S({n_0_sig_child_addr_lsh_rollover_reg_i_14,n_0_sig_child_addr_lsh_rollover_reg_i_15,n_0_sig_child_addr_lsh_rollover_reg_i_16,n_0_sig_child_addr_lsh_rollover_reg_i_17}));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\n_0_sig_child_addr_reg_reg[0] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\n_0_sig_child_addr_reg_reg[10] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\n_0_sig_child_addr_reg_reg[11] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\n_0_sig_child_addr_reg_reg[12] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\n_0_sig_child_addr_reg_reg[13] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\n_0_sig_child_addr_reg_reg[14] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\n_0_sig_child_addr_reg_reg[15] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\n_0_sig_child_addr_reg_reg[1] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\n_0_sig_child_addr_reg_reg[2] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\n_0_sig_child_addr_reg_reg[3] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\n_0_sig_child_addr_reg_reg[4] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\n_0_sig_child_addr_reg_reg[5] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\n_0_sig_child_addr_reg_reg[6] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\n_0_sig_child_addr_reg_reg[7] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\n_0_sig_child_addr_reg_reg[8] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\n_0_sig_child_addr_reg_reg[9] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(sig_child_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT4 #(
    .INIT(16'h000E)) 
     sig_child_cmd_reg_full_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_psm_ld_chcmd_reg),
        .I2(sig_csm_pop_child_cmd),
        .I3(sig_reset_reg),
        .O(n_0_sig_child_cmd_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_child_cmd_reg_full_i_1),
        .Q(sig_child_cmd_reg_full),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     sig_child_error_reg_i_1
       (.I0(sig_reset_reg),
        .I1(sig_csm_pop_child_cmd),
        .O(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(p_10_out),
        .Q(sig_child_error_reg),
        .R(sig_child_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     sig_child_qual_burst_type_i_1
       (.I0(sig_child_burst_type_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_burst_type),
        .O(n_0_sig_child_qual_burst_type_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_child_qual_burst_type_i_1),
        .Q(sig_child_qual_burst_type),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     sig_child_qual_error_reg_i_1
       (.I0(sig_child_error_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_error_reg),
        .O(n_0_sig_child_qual_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_child_qual_error_reg_i_1),
        .Q(sig_child_qual_error_reg),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
     sig_child_qual_first_of_2_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_needed_2_realign_cmds),
        .I3(p_32_out),
        .I4(O9[7]),
        .I5(sig_reset_reg),
        .O(n_0_sig_child_qual_first_of_2_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_child_qual_first_of_2_i_1),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000CFAA)) 
     sig_cmd2addr_valid_i_1
       (.I0(sig_csm_ld_xfer),
        .I1(sig_data2addr_stop_req),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(p_22_out),
        .I4(sig_reset_reg),
        .O(n_0_sig_cmd2addr_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2addr_valid_i_1),
        .Q(p_22_out),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT4 #(
    .INIT(16'h000E)) 
     sig_cmd2data_valid_i_1
       (.I0(p_11_out),
        .I1(sig_csm_ld_xfer),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_reset_reg),
        .O(n_0_sig_cmd2data_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2data_valid_i_1),
        .Q(p_11_out),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT4 #(
    .INIT(16'h0028)) 
     sig_csm_ld_xfer_i_1
       (.I0(n_0_sig_csm_ld_xfer_i_2),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .O(sig_csm_ld_xfer_ns));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     sig_csm_ld_xfer_i_2
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I5(\n_0_FSM_onehot_sig_csm_state[7]_i_2 ),
        .O(n_0_sig_csm_ld_xfer_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT5 #(
    .INIT(32'h00000008)) 
     sig_csm_pop_child_cmd_i_1
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I1(sig_child_cmd_reg_full),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I4(\n_0_FSM_onehot_sig_csm_state[4]_i_3 ),
        .O(sig_csm_pop_child_cmd_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     sig_csm_pop_sf_fifo_i_1
       (.I0(n_0_sig_csm_ld_xfer_i_2),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .O(sig_csm_pop_sf_fifo_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(p_32_out),
        .R(sig_reset_reg));
LUT3 #(
    .INIT(8'h10)) 
     sig_first_dbeat_i_2__0
       (.I0(O6[1]),
        .I1(O6[0]),
        .I2(n_0_sig_first_dbeat_i_3),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_first_dbeat_i_3
       (.I0(O6[3]),
        .I1(O6[2]),
        .I2(O6[6]),
        .I3(O6[7]),
        .I4(O6[4]),
        .I5(O6[5]),
        .O(n_0_sig_first_dbeat_i_3));
LUT4 #(
    .INIT(16'h00F2)) 
     sig_first_realigner_cmd_i_1
       (.I0(sig_first_realigner_cmd),
        .I1(sig_psm_ld_realigner_reg),
        .I2(sig_push_input_reg14_out),
        .I3(sig_reset_reg),
        .O(n_0_sig_first_realigner_cmd_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_first_realigner_cmd_i_1),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     \sig_input_addr_reg[31]_i_1 
       (.I0(sig_reset_reg),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
LUT4 #(
    .INIT(16'h0040)) 
     \sig_input_addr_reg[31]_i_2 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .O(sig_push_input_reg14_out));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[16]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[26]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[27]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[28]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[29]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[30]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[31]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[32]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[33]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[34]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[35]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[17]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[36]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[37]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[38]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[39]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[40]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[41]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[42]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[43]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[44]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[45]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[18]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[46]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[47]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[19]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[20]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[21]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[22]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[23]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[24]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[25]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[14]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[15]),
        .Q(sig_input_eof_reg),
        .R(sig_input_cache_type_reg0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCC8C)) 
     sig_input_reg_empty_i_1__0
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_psm_pop_input_cmd),
        .I5(sig_reset_reg),
        .O(n_0_sig_input_reg_empty_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_input_reg_empty_i_1__0),
        .Q(sig_input_reg_empty),
        .R(1'b0));
LUT3 #(
    .INIT(8'h80)) 
     sig_last_dbeat_i_2__0
       (.I0(O5),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_single_dbeat2_out));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT2 #(
    .INIT(4'hB)) 
     sig_m_valid_dup_i_3__1
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O8));
FDRE #(
    .INIT(1'b0)) 
     sig_mmap_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_reset_reg),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(n_0_sig_needed_2_realign_cmds_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(n_0_sig_needed_2_realign_cmds_i_1),
        .Q(sig_needed_2_realign_cmds),
        .R(sig_child_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_next_strt_strb_reg[0]_i_1__0 
       (.I0(O2[0]),
        .I1(O2[1]),
        .O(D[0]));
LUT1 #(
    .INIT(2'h1)) 
     \sig_next_strt_strb_reg[1]_i_1__0 
       (.I0(O2[1]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \sig_next_strt_strb_reg[2]_i_1__0 
       (.I0(O2[1]),
        .I1(O2[0]),
        .O(D[2]));
LUT4 #(
    .INIT(16'h0800)) 
     sig_posted_to_axi_2_i_1__0
       (.I0(p_22_out),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_data2addr_stop_req),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O4));
LUT6 #(
    .INIT(64'h0000010001000000)) 
     sig_psm_halt_i_1
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I3(n_0_sig_psm_halt_i_2),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I5(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .O(sig_psm_halt_ns));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_psm_halt_i_2
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .O(n_0_sig_psm_halt_i_2));
FDSE #(
    .INIT(1'b0)) 
     sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT5 #(
    .INIT(32'h00020000)) 
     sig_psm_ld_chcmd_reg_i_1
       (.I0(\n_0_FSM_onehot_sig_psm_state[6]_i_4 ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[6] ),
        .I3(sig_child_cmd_reg_full),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .O(sig_psm_ld_chcmd_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_ns),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     sig_psm_ld_realigner_reg_i_1
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I2(sig_realign_reg_empty),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I4(n_0_sig_psm_ld_realigner_reg_i_2),
        .O(sig_psm_ld_realigner_reg_ns));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT4 #(
    .INIT(16'hFEEF)) 
     sig_psm_ld_realigner_reg_i_2
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .O(n_0_sig_psm_ld_realigner_reg_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_psm_pop_input_cmd_i_1
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I5(\n_0_FSM_onehot_sig_psm_state[2]_i_3 ),
        .O(sig_psm_pop_input_cmd_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_reset_reg));
LUT5 #(
    .INIT(32'hAABAAAAA)) 
     \sig_realign_btt_reg[13]_i_1 
       (.I0(sig_reset_reg),
        .I1(sig_psm_ld_realigner_reg),
        .I2(p_9_out),
        .I3(I2),
        .I4(sig_inhibit_rdy_n),
        .O(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(Din[0]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(Din[10]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(Din[11]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(Din[12]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(Din[13]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(Din[1]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(Din[2]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(Din[3]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(Din[4]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(Din[5]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(Din[6]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(Din[7]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(Din[8]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(Din[9]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(p_10_out),
        .Q(Din[16]),
        .R(sig_realign_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT4 #(
    .INIT(16'hBBBA)) 
     sig_realign_cmd_cmplt_reg_i_1
       (.I0(n_0_sig_realign_eof_reg_i_2),
        .I1(n_0_sig_realign_cmd_cmplt_reg_i_2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(sig_btt_lt_b2mbaa2),
        .O(sig_realign_cmd_cmplt_reg0));
LUT4 #(
    .INIT(16'h1474)) 
     sig_realign_cmd_cmplt_reg_i_10
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_btt_residue_slice[0]),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_10));
LUT6 #(
    .INIT(64'h5555555655555555)) 
     sig_realign_cmd_cmplt_reg_i_11
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_input_addr_reg[5]),
        .I2(sig_input_addr_reg[4]),
        .I3(sig_input_addr_reg[3]),
        .I4(sig_input_addr_reg[2]),
        .I5(\n_0_sig_realigner_btt2[2]_i_2 ),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_11));
LUT6 #(
    .INIT(64'h0660600906600660)) 
     sig_realign_cmd_cmplt_reg_i_12
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_input_addr_reg[4]),
        .I3(sig_btt_residue_slice[4]),
        .I4(n_0_sig_realign_cmd_cmplt_reg_i_18),
        .I5(\n_0_sig_realigner_btt2[2]_i_2 ),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_12));
LUT6 #(
    .INIT(64'h1428142814282841)) 
     sig_realign_cmd_cmplt_reg_i_13
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_btt_residue_slice[3]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_input_addr_reg[1]),
        .I5(sig_input_addr_reg[0]),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_13));
LUT4 #(
    .INIT(16'h6009)) 
     sig_realign_cmd_cmplt_reg_i_14
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_btt_residue_slice[0]),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_14));
LUT6 #(
    .INIT(64'h5555555655555555)) 
     sig_realign_cmd_cmplt_reg_i_15
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_input_addr_reg[5]),
        .I2(sig_input_addr_reg[4]),
        .I3(sig_input_addr_reg[3]),
        .I4(sig_input_addr_reg[2]),
        .I5(\n_0_sig_realigner_btt2[2]_i_2 ),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_15));
LUT6 #(
    .INIT(64'h0001111011100001)) 
     sig_realign_cmd_cmplt_reg_i_16
       (.I0(n_0_sig_realign_cmd_cmplt_reg_i_19),
        .I1(n_0_sig_realign_cmd_cmplt_reg_i_20),
        .I2(\n_0_sig_realigner_btt2[4]_i_2 ),
        .I3(sig_input_addr_reg[4]),
        .I4(sig_input_addr_reg[5]),
        .I5(sig_btt_residue_slice[5]),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_16));
LUT6 #(
    .INIT(64'h0006600060000009)) 
     sig_realign_cmd_cmplt_reg_i_17
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_btt_residue_slice[0]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_btt_residue_slice[1]),
        .I5(sig_input_addr_reg[1]),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_17));
LUT2 #(
    .INIT(4'hE)) 
     sig_realign_cmd_cmplt_reg_i_18
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[3]),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_18));
LUT5 #(
    .INIT(32'hFE0101FE)) 
     sig_realign_cmd_cmplt_reg_i_19
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_btt_residue_slice[3]),
        .I4(sig_input_addr_reg[3]),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_19));
LUT3 #(
    .INIT(8'hFE)) 
     sig_realign_cmd_cmplt_reg_i_2
       (.I0(sel0[5]),
        .I1(sel0[6]),
        .I2(n_0_sig_realign_cmd_cmplt_reg_i_5),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_2));
LUT6 #(
    .INIT(64'hFFFE00010001FFFE)) 
     sig_realign_cmd_cmplt_reg_i_20
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[3]),
        .I4(sig_btt_residue_slice[4]),
        .I5(sig_input_addr_reg[4]),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_20));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     sig_realign_cmd_cmplt_reg_i_5
       (.I0(sel0[0]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sig_first_realigner_cmd),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_5));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     sig_realign_cmd_cmplt_reg_i_7
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_input_addr_reg[5]),
        .I2(sig_input_addr_reg[4]),
        .I3(\n_0_sig_realigner_btt2[2]_i_2 ),
        .I4(sig_input_addr_reg[2]),
        .I5(sig_input_addr_reg[3]),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_7));
LUT5 #(
    .INIT(32'h03171730)) 
     sig_realign_cmd_cmplt_reg_i_8
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_input_addr_reg[5]),
        .I3(sig_input_addr_reg[4]),
        .I4(\n_0_sig_realigner_btt2[4]_i_2 ),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_8));
LUT6 #(
    .INIT(64'h000001FE001E1FFE)) 
     sig_realign_cmd_cmplt_reg_i_9
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[3]),
        .I4(sig_btt_residue_slice[3]),
        .I5(sig_btt_residue_slice[2]),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(Din[15]),
        .R(sig_realign_tag_reg0));
CARRY4 sig_realign_cmd_cmplt_reg_reg_i_3
       (.CI(n_0_sig_realign_cmd_cmplt_reg_reg_i_6),
        .CO({NLW_sig_realign_cmd_cmplt_reg_reg_i_3_CO_UNCONNECTED[3:2],sig_btt_eq_b2mbaa2,n_3_sig_realign_cmd_cmplt_reg_reg_i_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_realign_cmd_cmplt_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b1,1'b1}));
CARRY4 sig_realign_cmd_cmplt_reg_reg_i_4
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa2,n_1_sig_realign_cmd_cmplt_reg_reg_i_4,n_2_sig_realign_cmd_cmplt_reg_reg_i_4,n_3_sig_realign_cmd_cmplt_reg_reg_i_4}),
        .CYINIT(1'b0),
        .DI({n_0_sig_realign_cmd_cmplt_reg_i_7,n_0_sig_realign_cmd_cmplt_reg_i_8,n_0_sig_realign_cmd_cmplt_reg_i_9,n_0_sig_realign_cmd_cmplt_reg_i_10}),
        .O(NLW_sig_realign_cmd_cmplt_reg_reg_i_4_O_UNCONNECTED[3:0]),
        .S({n_0_sig_realign_cmd_cmplt_reg_i_11,n_0_sig_realign_cmd_cmplt_reg_i_12,n_0_sig_realign_cmd_cmplt_reg_i_13,n_0_sig_realign_cmd_cmplt_reg_i_14}));
CARRY4 sig_realign_cmd_cmplt_reg_reg_i_6
       (.CI(1'b0),
        .CO({n_0_sig_realign_cmd_cmplt_reg_reg_i_6,n_1_sig_realign_cmd_cmplt_reg_reg_i_6,n_2_sig_realign_cmd_cmplt_reg_reg_i_6,n_3_sig_realign_cmd_cmplt_reg_reg_i_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_realign_cmd_cmplt_reg_reg_i_6_O_UNCONNECTED[3:0]),
        .S({1'b1,n_0_sig_realign_cmd_cmplt_reg_i_15,n_0_sig_realign_cmd_cmplt_reg_i_16,n_0_sig_realign_cmd_cmplt_reg_i_17}));
LUT3 #(
    .INIT(8'h8A)) 
     sig_realign_eof_reg_i_1
       (.I0(sig_input_eof_reg),
        .I1(n_0_sig_realign_eof_reg_i_2),
        .I2(n_0_sig_realign_eof_reg_i_3),
        .O(sig_realign_eof_reg0));
LUT5 #(
    .INIT(32'hFF01FFFF)) 
     sig_realign_eof_reg_i_2
       (.I0(\n_0_sig_realigner_btt2[4]_i_2 ),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_input_addr_reg[5]),
        .I3(p_10_out),
        .I4(sig_first_realigner_cmd),
        .O(n_0_sig_realign_eof_reg_i_2));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     sig_realign_eof_reg_i_3
       (.I0(n_0_sig_realign_cmd_cmplt_reg_i_2),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .O(n_0_sig_realign_eof_reg_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_realign_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_eof_reg0),
        .Q(Din[14]),
        .R(sig_realign_tag_reg0));
LUT6 #(
    .INIT(64'hFFFFFFFF0000AEAA)) 
     sig_realign_reg_empty_i_1
       (.I0(sig_realign_reg_empty),
        .I1(sig_inhibit_rdy_n),
        .I2(I2),
        .I3(p_9_out),
        .I4(sig_psm_ld_realigner_reg),
        .I5(sig_reset_reg),
        .O(n_0_sig_realign_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_realign_reg_empty_i_1),
        .Q(sig_realign_reg_empty),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000FFD0)) 
     sig_realign_reg_full_i_1
       (.I0(sig_inhibit_rdy_n),
        .I1(I2),
        .I2(p_9_out),
        .I3(sig_psm_ld_realigner_reg),
        .I4(sig_reset_reg),
        .O(n_0_sig_realign_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_realign_reg_full_i_1),
        .Q(p_9_out),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_realigner_btt2[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(n_0_sig_realign_eof_reg_i_3),
        .I2(n_0_sig_realign_eof_reg_i_2),
        .I3(sig_btt_residue_slice[0]),
        .O(sig_realigner_btt[0]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     \sig_realigner_btt2[10]_i_1 
       (.I0(n_0_sig_realign_eof_reg_i_3),
        .I1(n_0_sig_realign_eof_reg_i_2),
        .I2(sel0[3]),
        .I3(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     \sig_realigner_btt2[11]_i_1 
       (.I0(n_0_sig_realign_eof_reg_i_3),
        .I1(n_0_sig_realign_eof_reg_i_2),
        .I2(sel0[4]),
        .I3(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[11]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     \sig_realigner_btt2[12]_i_1 
       (.I0(n_0_sig_realign_eof_reg_i_3),
        .I1(n_0_sig_realign_eof_reg_i_2),
        .I2(sel0[5]),
        .I3(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     \sig_realigner_btt2[13]_i_1 
       (.I0(n_0_sig_realign_eof_reg_i_3),
        .I1(n_0_sig_realign_eof_reg_i_2),
        .I2(sel0[6]),
        .I3(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[13]_i_1 ));
LUT5 #(
    .INIT(32'hFF6F0060)) 
     \sig_realigner_btt2[1]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(n_0_sig_realign_eof_reg_i_3),
        .I3(n_0_sig_realign_eof_reg_i_2),
        .I4(sig_btt_residue_slice[1]),
        .O(sig_realigner_btt[1]));
LUT6 #(
    .INIT(64'hFFFF99F900009909)) 
     \sig_realigner_btt2[2]_i_1 
       (.I0(\n_0_sig_realigner_btt2[2]_i_2 ),
        .I1(sig_input_addr_reg[2]),
        .I2(\n_0_sig_realigner_btt2[2]_i_3 ),
        .I3(n_0_sig_realign_cmd_cmplt_reg_i_2),
        .I4(n_0_sig_realign_eof_reg_i_2),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_realigner_btt[2]));
LUT2 #(
    .INIT(4'h1)) 
     \sig_realigner_btt2[2]_i_2 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .O(\n_0_sig_realigner_btt2[2]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \sig_realigner_btt2[2]_i_3 
       (.I0(sig_btt_eq_b2mbaa2),
        .I1(sig_btt_lt_b2mbaa2),
        .O(\n_0_sig_realigner_btt2[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFFF55FD00005501)) 
     \sig_realigner_btt2[3]_i_1 
       (.I0(\n_0_sig_realigner_btt2[3]_i_2 ),
        .I1(sig_btt_eq_b2mbaa2),
        .I2(sig_btt_lt_b2mbaa2),
        .I3(n_0_sig_realign_cmd_cmplt_reg_i_2),
        .I4(n_0_sig_realign_eof_reg_i_2),
        .I5(sig_btt_residue_slice[3]),
        .O(sig_realigner_btt[3]));
LUT4 #(
    .INIT(16'hAAA9)) 
     \sig_realigner_btt2[3]_i_2 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .O(\n_0_sig_realigner_btt2[3]_i_2 ));
LUT5 #(
    .INIT(32'hFF6F0060)) 
     \sig_realigner_btt2[4]_i_1 
       (.I0(sig_input_addr_reg[4]),
        .I1(\n_0_sig_realigner_btt2[4]_i_2 ),
        .I2(n_0_sig_realign_eof_reg_i_3),
        .I3(n_0_sig_realign_eof_reg_i_2),
        .I4(sig_btt_residue_slice[4]),
        .O(sig_realigner_btt[4]));
LUT4 #(
    .INIT(16'hFFFE)) 
     \sig_realigner_btt2[4]_i_2 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .O(\n_0_sig_realigner_btt2[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFFF55FD00005501)) 
     \sig_realigner_btt2[5]_i_1 
       (.I0(\n_0_sig_realigner_btt2[5]_i_2 ),
        .I1(sig_btt_eq_b2mbaa2),
        .I2(sig_btt_lt_b2mbaa2),
        .I3(n_0_sig_realign_cmd_cmplt_reg_i_2),
        .I4(n_0_sig_realign_eof_reg_i_2),
        .I5(sig_btt_residue_slice[5]),
        .O(sig_realigner_btt[5]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[0]),
        .I5(sig_input_addr_reg[4]),
        .O(\n_0_sig_realigner_btt2[5]_i_2 ));
LUT3 #(
    .INIT(8'h8A)) 
     \sig_realigner_btt2[6]_i_1 
       (.I0(sig_btt_residue_slice[6]),
        .I1(n_0_sig_realign_eof_reg_i_2),
        .I2(n_0_sig_realign_eof_reg_i_3),
        .O(sig_realigner_btt[6]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     \sig_realigner_btt2[7]_i_1 
       (.I0(n_0_sig_realign_eof_reg_i_3),
        .I1(n_0_sig_realign_eof_reg_i_2),
        .I2(sel0[0]),
        .I3(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     \sig_realigner_btt2[8]_i_1 
       (.I0(n_0_sig_realign_eof_reg_i_3),
        .I1(n_0_sig_realign_eof_reg_i_2),
        .I2(sel0[1]),
        .I3(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     \sig_realigner_btt2[9]_i_1 
       (.I0(n_0_sig_realign_eof_reg_i_3),
        .I1(n_0_sig_realign_eof_reg_i_2),
        .I2(sel0[2]),
        .I3(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_realigner_btt2[10]_i_1 ),
        .Q(sig_realigner_btt2[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_realigner_btt2[11]_i_1 ),
        .Q(sig_realigner_btt2[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_realigner_btt2[12]_i_1 ),
        .Q(sig_realigner_btt2[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_realigner_btt2[13]_i_1 ),
        .Q(sig_realigner_btt2[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_realigner_btt2[7]_i_1 ),
        .Q(sig_realigner_btt2[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_realigner_btt2[8]_i_1 ),
        .Q(sig_realigner_btt2[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_realigner_btt2[9]_i_1 ),
        .Q(sig_realigner_btt2[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000CC0A)) 
     sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .I1(sig_skip_align2mbaa),
        .I2(sig_psm_ld_chcmd_reg),
        .I3(sig_psm_ld_realigner_reg),
        .I4(sig_reset_reg),
        .O(n_0_sig_skip_align2mbaa_s_h_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFF0100FFFF)) 
     sig_skip_align2mbaa_s_h_i_2
       (.I0(sel0[5]),
        .I1(sel0[6]),
        .I2(n_0_sig_realign_cmd_cmplt_reg_i_5),
        .I3(\n_0_sig_realigner_btt2[2]_i_3 ),
        .I4(n_0_sig_skip_align2mbaa_s_h_i_3),
        .I5(p_10_out),
        .O(sig_skip_align2mbaa));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_skip_align2mbaa_s_h_i_3
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[3]),
        .I4(sig_input_addr_reg[4]),
        .I5(sig_input_addr_reg[5]),
        .O(n_0_sig_skip_align2mbaa_s_h_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_skip_align2mbaa_s_h_i_1),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFF0000FFFFDD0C)) 
     \sig_xfer_addr_reg[31]_i_1 
       (.I0(p_11_out),
        .I1(sig_data2mstr_cmd_ready),
        .I2(p_22_out),
        .I3(I10),
        .I4(sig_reset_reg),
        .I5(sig_csm_ld_xfer),
        .O(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(O1[0]),
        .Q(O2[0]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[10]),
        .Q(O2[10]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[11]),
        .Q(O2[11]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[12]),
        .Q(O2[12]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[13]),
        .Q(O2[13]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[14]),
        .Q(O2[14]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in),
        .Q(O2[15]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[16]),
        .Q(O2[16]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[17]),
        .Q(O2[17]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[18]),
        .Q(O2[18]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[19]),
        .Q(O2[19]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(O1[1]),
        .Q(O2[1]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[20]),
        .Q(O2[20]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[21]),
        .Q(O2[21]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[22]),
        .Q(O2[22]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[23]),
        .Q(O2[23]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[24]),
        .Q(O2[24]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[25]),
        .Q(O2[25]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[26]),
        .Q(O2[26]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[27]),
        .Q(O2[27]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[28]),
        .Q(O2[28]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[29]),
        .Q(O2[29]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[2]),
        .Q(O2[2]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[30]),
        .Q(O2[30]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[31]),
        .Q(O2[31]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[3]),
        .Q(O2[3]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[4]),
        .Q(O2[4]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[5]),
        .Q(O2[5]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[6]),
        .Q(O2[6]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[7]),
        .Q(O2[7]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[8]),
        .Q(O2[8]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[9]),
        .Q(O2[9]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(sig_xfer_calc_err_reg),
        .R(sig_xfer_cache_reg0));
LUT4 #(
    .INIT(16'hFBAA)) 
     sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_child_qual_error_reg),
        .I1(sig_child_qual_first_of_2),
        .I2(O9[8]),
        .I3(O9[7]),
        .O(sig_xfer_cmd_cmplt_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_xfer_cmd_cmplt_reg),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(I1),
        .Q(sig_xfer_is_seq_reg),
        .R(sig_xfer_cache_reg0));
LUT3 #(
    .INIT(8'h02)) 
     \sig_xfer_len_reg[5]_i_1 
       (.I0(O6[5]),
        .I1(sig_xfer_cache_reg0),
        .I2(sig_csm_ld_xfer),
        .O(\n_0_sig_xfer_len_reg[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \sig_xfer_len_reg[6]_i_1 
       (.I0(O6[6]),
        .I1(sig_xfer_cache_reg0),
        .I2(sig_csm_ld_xfer),
        .O(\n_0_sig_xfer_len_reg[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \sig_xfer_len_reg[7]_i_1 
       (.I0(O6[7]),
        .I1(sig_xfer_cache_reg0),
        .I2(sig_csm_ld_xfer),
        .O(\n_0_sig_xfer_len_reg[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(I13[0]),
        .Q(O6[0]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(I13[1]),
        .Q(O6[1]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(I13[2]),
        .Q(O6[2]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(I13[3]),
        .Q(O6[3]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(I13[4]),
        .Q(O6[4]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_xfer_len_reg[5]_i_1 ),
        .Q(O6[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_xfer_len_reg[6]_i_1 ),
        .Q(O6[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_xfer_len_reg[7]_i_1 ),
        .Q(O6[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(sig_xfer_type_reg),
        .R(sig_xfer_cache_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_indet_btt" *) 
module axi_dma_0_axi_datamover_indet_btt
   (DOBDO,
    sig_ibtt2wdc_tvalid,
    DI,
    p_2_in,
    p_1_in,
    sig_ibtt2wdc_tlast,
    sig_clr_dbc_reg,
    O1,
    O2,
    O3,
    O4,
    O5,
    D,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_slast_with_stop,
    I1,
    lsig_eop_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_strm_tvalid,
    I2,
    I3,
    I4,
    I5,
    I6,
    p_32_out,
    I7,
    p_0_in,
    sig_stop_request,
    sig_reset_reg,
    I8,
    sig_child_qual_first_of_2,
    S0,
    I9,
    I10,
    I11,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out,
    I12,
    I13,
    I14,
    I15);
  output [0:0]DOBDO;
  output sig_ibtt2wdc_tvalid;
  output [8:0]DI;
  output p_2_in;
  output p_1_in;
  output sig_ibtt2wdc_tlast;
  output sig_clr_dbc_reg;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [7:0]D;
  output [39:0]O6;
  output O7;
  output O8;
  output [8:0]O9;
  output O10;
  output O11;
  output O12;
  output [0:0]O13;
  output [2:0]O14;
  output [2:0]O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output [4:0]O23;
  output [3:0]O24;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_slast_with_stop;
  input I1;
  input lsig_eop_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_strm_tvalid;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input p_32_out;
  input I7;
  input [7:0]p_0_in;
  input sig_stop_request;
  input sig_reset_reg;
  input I8;
  input sig_child_qual_first_of_2;
  input S0;
  input I9;
  input I10;
  input I11;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;
  input [0:0]I12;
  input [0:0]I13;
  input [2:0]I14;
  input [0:0]I15;

  wire [7:0]D;
  wire [8:0]DI;
  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [0:0]I12;
  wire [0:0]I13;
  wire [2:0]I14;
  wire [0:0]I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [0:0]O13;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire [4:0]O23;
  wire [3:0]O24;
  wire O3;
  wire O4;
  wire O5;
  wire [39:0]O6;
  wire O7;
  wire O8;
  wire [8:0]O9;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire hold_ff_q;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire \n_0_sig_burst_dbeat_cntr[3]_i_4 ;
  wire n_17_I_XD_FIFO;
  wire n_18_I_XD_FIFO;
  wire n_19_I_XD_FIFO;
  wire n_1_I_XD_FIFO;
  wire n_20_I_XD_FIFO;
  wire n_38_I_DATA_FIFO;
  wire n_41_I_DATA_FIFO;
  wire n_42_I_DATA_FIFO;
  wire n_43_I_DATA_FIFO;
  wire n_44_I_DATA_FIFO;
  wire n_45_I_DATA_FIFO;
  wire n_46_I_DATA_FIFO;
  wire n_47_I_DATA_FIFO;
  wire \n_58_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ;
  wire \n_59_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ;
  wire \n_60_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ;
  wire [7:0]p_0_in;
  wire p_0_in5_in;
  wire [3:0]p_0_in__1;
  wire [8:0]p_0_out;
  wire p_1_in;
  wire p_2_in;
  wire p_32_out;
  wire p_4_out;
  wire [3:0]sig_burst_dbeat_cntr_reg__0;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_ibtt2wdc_tlast;
  wire sig_ibtt2wdc_tvalid;
  wire sig_reset_reg;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0_axi_datamover_skid_buf__parameterized0 \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.D(D),
        .DOBDO({sig_data_fifo_data_out[37],DOBDO,sig_data_fifo_data_out[35:19]}),
        .I1(I1),
        .I2(n_38_I_DATA_FIFO),
        .I3(n_41_I_DATA_FIFO),
        .I4({n_45_I_DATA_FIFO,n_46_I_DATA_FIFO,n_47_I_DATA_FIFO,sig_data_fifo_data_out[18:0]}),
        .I5({n_42_I_DATA_FIFO,n_43_I_DATA_FIFO,n_44_I_DATA_FIFO}),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O24(O24),
        .O6(O6),
        .O7(O7),
        .Q({\n_58_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ,\n_59_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ,\n_60_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF }),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in(p_0_in),
        .p_0_in5_in(p_0_in5_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_reset_reg(sig_reset_reg),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request));
axi_dma_0_axi_datamover_sfifo_autord__parameterized1 I_DATA_FIFO
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1({\n_58_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ,\n_59_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ,\n_60_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF }),
        .I4({n_45_I_DATA_FIFO,n_46_I_DATA_FIFO,n_47_I_DATA_FIFO}),
        .I5({n_42_I_DATA_FIFO,n_43_I_DATA_FIFO,n_44_I_DATA_FIFO}),
        .O1(n_38_I_DATA_FIFO),
        .O2(n_41_I_DATA_FIFO),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out({sig_data_fifo_data_out[37],sig_data_fifo_data_out[35:0]}));
axi_dma_0_axi_datamover_sfifo_autord__parameterized0 I_XD_FIFO
       (.D({n_17_I_XD_FIFO,n_18_I_XD_FIFO,n_19_I_XD_FIFO,n_20_I_XD_FIFO}),
        .DIBDI(DIBDI[4]),
        .E(O13),
        .I1(\n_0_sig_burst_dbeat_cntr[3]_i_4 ),
        .I10(I10),
        .I11(I11),
        .I2(DI[6:0]),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(sig_clr_dbc_reg),
        .O1(p_2_in),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(n_1_I_XD_FIFO),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O3(O2),
        .O4(O3),
        .O5(O4),
        .O6(O5),
        .O8(O8),
        .O9(O9),
        .Q(sig_burst_dbeat_cntr_reg__0[3]),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_xfer_address(sig_xfer_address));
LUT1 #(
    .INIT(2'h1)) 
     \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .O(p_0_in__1[0]));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[2]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .I2(sig_burst_dbeat_cntr_reg__0[0]),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \sig_burst_dbeat_cntr[3]_i_3 
       (.I0(sig_burst_dbeat_cntr_reg__0[3]),
        .I1(sig_burst_dbeat_cntr_reg__0[0]),
        .I2(sig_burst_dbeat_cntr_reg__0[1]),
        .I3(sig_burst_dbeat_cntr_reg__0[2]),
        .O(p_0_in__1[3]));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \sig_burst_dbeat_cntr[3]_i_4 
       (.I0(sig_burst_dbeat_cntr_reg__0[2]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .I2(sig_burst_dbeat_cntr_reg__0[0]),
        .O(\n_0_sig_burst_dbeat_cntr[3]_i_4 ));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I15),
        .D(p_0_in__1[0]),
        .Q(sig_burst_dbeat_cntr_reg__0[0]),
        .R(n_1_I_XD_FIFO));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I15),
        .D(p_0_in__1[1]),
        .Q(sig_burst_dbeat_cntr_reg__0[1]),
        .R(n_1_I_XD_FIFO));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I15),
        .D(p_0_in__1[2]),
        .Q(sig_burst_dbeat_cntr_reg__0[2]),
        .R(n_1_I_XD_FIFO));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_burst_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I15),
        .D(p_0_in__1[3]),
        .Q(sig_burst_dbeat_cntr_reg__0[3]),
        .R(n_1_I_XD_FIFO));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I13),
        .D(I14[0]),
        .Q(DI[0]),
        .R(I12));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I13),
        .D(I14[1]),
        .Q(DI[1]),
        .R(I12));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I13),
        .D(I14[2]),
        .Q(DI[2]),
        .R(I12));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I13),
        .D(n_20_I_XD_FIFO),
        .Q(DI[3]),
        .R(I12));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I13),
        .D(n_19_I_XD_FIFO),
        .Q(DI[4]),
        .R(I12));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(I13),
        .D(n_18_I_XD_FIFO),
        .Q(DI[5]),
        .R(I12));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(I13),
        .D(n_17_I_XD_FIFO),
        .Q(DI[6]),
        .R(I12));
LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
     sig_clr_dbc_reg_i_1
       (.I0(sig_burst_dbeat_cntr_reg__0[3]),
        .I1(sig_burst_dbeat_cntr_reg__0[0]),
        .I2(sig_burst_dbeat_cntr_reg__0[1]),
        .I3(sig_burst_dbeat_cntr_reg__0[2]),
        .I4(S0),
        .I5(I9),
        .O(sig_clr_dbeat_cntr0_out));
FDRE #(
    .INIT(1'b0)) 
     sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(DIBDI[5]),
        .Q(DI[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(DIBDI[4]),
        .Q(DI[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module axi_dma_0_axi_datamover_mm2s_full_wrap
   (m_axis_mm2s_tvalid,
    sig_rst2all_stop_request,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tlast,
    s_axis_mm2s_cmd_tready,
    mm2s_decerr_i,
    O1,
    mm2s_interr_i,
    mm2s_slverr_i,
    O2,
    m_axi_mm2s_rready,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    dm_mm2s_scndry_resetn,
    I1,
    p_7_out,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    m_axis_mm2s_tready,
    m_axi_mm2s_arready,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_sts_tready,
    E,
    I3);
  output m_axis_mm2s_tvalid;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tlast;
  output s_axis_mm2s_cmd_tready;
  output mm2s_decerr_i;
  output O1;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output O2;
  output m_axi_mm2s_rready;
  output mm2s_halt_cmplt;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input [31:0]m_axi_mm2s_rdata;
  input dm_mm2s_scndry_resetn;
  input I1;
  input p_7_out;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_arready;
  input s_axis_mm2s_cmd_tvalid_split;
  input m_axis_mm2s_sts_tready;
  input [0:0]E;
  input [48:0]I3;

  wire [0:0]E;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ;
  wire I1;
  wire [48:0]I3;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ;
  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ;
  wire O1;
  wire O2;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire [15:0]data;
  wire dm_mm2s_scndry_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_decerr_i;
  wire mm2s_err;
  wire mm2s_halt_cmplt;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire n_0_I_ADDR_CNTL;
  wire n_11_I_MSTR_PCC;
  wire n_21_I_RD_DATA_CNTL;
  wire n_22_I_RD_DATA_CNTL;
  wire n_23_I_MSTR_PCC;
  wire n_23_I_RD_DATA_CNTL;
  wire n_24_I_MSTR_PCC;
  wire n_24_I_RD_DATA_CNTL;
  wire n_25_I_MSTR_PCC;
  wire n_25_I_RD_DATA_CNTL;
  wire n_26_I_MSTR_PCC;
  wire n_27_I_CMD_STATUS;
  wire n_27_I_MSTR_PCC;
  wire n_28_I_CMD_STATUS;
  wire n_28_I_MSTR_PCC;
  wire n_29_I_CMD_STATUS;
  wire n_29_I_MSTR_PCC;
  wire n_2_I_RD_DATA_CNTL;
  wire n_30_I_CMD_STATUS;
  wire n_31_I_CMD_STATUS;
  wire n_32_I_CMD_STATUS;
  wire n_33_I_CMD_STATUS;
  wire n_34_I_CMD_STATUS;
  wire n_34_I_MSTR_PCC;
  wire n_35_I_CMD_STATUS;
  wire n_35_I_MSTR_PCC;
  wire n_36_I_CMD_STATUS;
  wire n_36_I_MSTR_PCC;
  wire n_37_I_CMD_STATUS;
  wire n_37_I_MSTR_PCC;
  wire \n_38_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire n_38_I_CMD_STATUS;
  wire n_38_I_MSTR_PCC;
  wire n_39_I_CMD_STATUS;
  wire n_39_I_MSTR_PCC;
  wire n_3_I_RESET;
  wire n_40_I_CMD_STATUS;
  wire n_40_I_MSTR_PCC;
  wire \n_41_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire n_41_I_CMD_STATUS;
  wire n_41_I_MSTR_PCC;
  wire \n_42_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire n_42_I_CMD_STATUS;
  wire n_42_I_MSTR_PCC;
  wire \n_43_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire n_43_I_MSTR_PCC;
  wire n_44_I_MSTR_PCC;
  wire n_45_I_CMD_STATUS;
  wire n_45_I_MSTR_PCC;
  wire n_46_I_CMD_STATUS;
  wire n_46_I_MSTR_PCC;
  wire n_47_I_CMD_STATUS;
  wire n_47_I_MSTR_PCC;
  wire n_48_I_CMD_STATUS;
  wire n_48_I_MSTR_PCC;
  wire n_49_I_CMD_STATUS;
  wire n_49_I_MSTR_PCC;
  wire n_4_I_RESET;
  wire n_50_I_CMD_STATUS;
  wire n_50_I_MSTR_PCC;
  wire n_51_I_CMD_STATUS;
  wire n_51_I_MSTR_PCC;
  wire n_52_I_CMD_STATUS;
  wire n_52_I_MSTR_PCC;
  wire n_53_I_CMD_STATUS;
  wire n_53_I_MSTR_PCC;
  wire n_54_I_CMD_STATUS;
  wire n_54_I_MSTR_PCC;
  wire n_55_I_CMD_STATUS;
  wire n_55_I_MSTR_PCC;
  wire n_56_I_CMD_STATUS;
  wire n_56_I_MSTR_PCC;
  wire n_57_I_CMD_STATUS;
  wire n_57_I_MSTR_PCC;
  wire n_58_I_CMD_STATUS;
  wire n_58_I_MSTR_PCC;
  wire n_59_I_MSTR_PCC;
  wire n_60_I_MSTR_PCC;
  wire n_61_I_MSTR_PCC;
  wire n_62_I_MSTR_PCC;
  wire n_64_I_MSTR_PCC;
  wire n_65_I_MSTR_PCC;
  wire [0:0]p_0_in;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire [3:0]p_1_out;
  wire [31:0]p_2_out;
  wire p_3_out;
  wire p_7_out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_eof_slice;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_tag_slice;
  wire sig_cmd_type_slice;
  wire [0:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_slverr;
  wire sig_data2sf_cmd_cmplt;
  wire [7:7]sig_data_fifo_wr_cnt;
  wire [0:0]sig_dbeat_cntr_reg;
  wire sig_dfifo_tlast_out;
  wire sig_fifo_next_sequential;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_input_burst_type_reg;
  wire sig_input_reg_empty;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire [3:0]sig_mstr2data_len;
  wire [3:0]sig_mstr2data_strt_strb;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_strt_offset;
  wire [0:0]sig_mstr2sf_tag;
  wire sig_mvalid_stop;
  wire sig_next_calc_error_reg;
  wire sig_push_addr_reg1_out;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_reg_full0;
  wire [0:0]sig_rd_sts_tag_reg;
  wire sig_rd_sts_tag_reg0;
  wire sig_rdc2sf_wlast;
  wire [3:0]sig_rdc2sf_wstrb;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_sf_allow_addr_req;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_sm_halt_reg;
  wire [3:0]sig_sstrb_stop_mask;
  wire [3:0]sig_sstrb_with_stop;
  wire sig_stat2rsc_status_ready;
  wire sig_stop_request;

axi_dma_0_axi_datamover_skid_buf_6 \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF 
       (.D(p_2_out[19:0]),
        .DOBDO({sig_dfifo_tlast_out,p_1_out,p_2_out[31:20]}),
        .I1(n_22_I_RD_DATA_CNTL),
        .I2(n_23_I_RD_DATA_CNTL),
        .I3(sig_sstrb_with_stop),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .p_3_out(p_3_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request));
axi_dma_0_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.DIBDI({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .DOBDO({sig_dfifo_tlast_out,p_1_out}),
        .I1(n_0_I_ADDR_CNTL),
        .I2(n_2_I_RD_DATA_CNTL),
        .I3(sig_sstrb_with_stop),
        .I4(n_4_I_RESET),
        .O1(\n_38_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O2(\n_41_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O3(\n_42_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O4(\n_43_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .p_3_out_0(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_reset_reg(sig_reset_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request));
axi_dma_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.D({n_34_I_MSTR_PCC,n_35_I_MSTR_PCC,n_36_I_MSTR_PCC,n_37_I_MSTR_PCC,n_38_I_MSTR_PCC,n_39_I_MSTR_PCC,n_40_I_MSTR_PCC,n_41_I_MSTR_PCC,n_42_I_MSTR_PCC,n_43_I_MSTR_PCC,n_44_I_MSTR_PCC,n_45_I_MSTR_PCC,n_46_I_MSTR_PCC,n_47_I_MSTR_PCC,n_48_I_MSTR_PCC,n_49_I_MSTR_PCC,n_50_I_MSTR_PCC,n_51_I_MSTR_PCC,n_52_I_MSTR_PCC,n_53_I_MSTR_PCC,n_54_I_MSTR_PCC,n_55_I_MSTR_PCC,n_56_I_MSTR_PCC,n_57_I_MSTR_PCC,n_58_I_MSTR_PCC,n_59_I_MSTR_PCC,n_60_I_MSTR_PCC,n_61_I_MSTR_PCC,n_62_I_MSTR_PCC,sig_mstr2sf_strt_offset,n_64_I_MSTR_PCC,n_65_I_MSTR_PCC}),
        .I1(n_28_I_MSTR_PCC),
        .I2(n_21_I_RD_DATA_CNTL),
        .I3(sig_mstr2data_len),
        .O1(n_0_I_ADDR_CNTL),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .mm2s_err(mm2s_err),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_input_burst_type_reg(sig_input_burst_type_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
axi_dma_0_axi_datamover_cmd_status I_CMD_STATUS
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .E(E),
        .I1(n_3_I_RESET),
        .I2(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .Q({sig_cmd_tag_slice,data,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,sig_cmd_eof_slice,sig_cmd_type_slice,n_45_I_CMD_STATUS,n_46_I_CMD_STATUS,n_47_I_CMD_STATUS,n_48_I_CMD_STATUS,n_49_I_CMD_STATUS,n_50_I_CMD_STATUS,n_51_I_CMD_STATUS,n_52_I_CMD_STATUS,n_53_I_CMD_STATUS,n_54_I_CMD_STATUS,n_55_I_CMD_STATUS,n_56_I_CMD_STATUS,n_57_I_CMD_STATUS,n_58_I_CMD_STATUS}),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_7_out(p_7_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_reg2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_dma_0_axi_datamover_pcc I_MSTR_PCC
       (.D(p_0_in),
        .I1(\n_41_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I2(sig_dbeat_cntr_reg),
        .I3(sig_mstr2data_len),
        .I4(\n_38_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O1(n_11_I_MSTR_PCC),
        .O10(sig_mstr2data_strt_strb),
        .O11({n_34_I_MSTR_PCC,n_35_I_MSTR_PCC,n_36_I_MSTR_PCC,n_37_I_MSTR_PCC,n_38_I_MSTR_PCC,n_39_I_MSTR_PCC,n_40_I_MSTR_PCC,n_41_I_MSTR_PCC,n_42_I_MSTR_PCC,n_43_I_MSTR_PCC,n_44_I_MSTR_PCC,n_45_I_MSTR_PCC,n_46_I_MSTR_PCC,n_47_I_MSTR_PCC,n_48_I_MSTR_PCC,n_49_I_MSTR_PCC,n_50_I_MSTR_PCC,n_51_I_MSTR_PCC,n_52_I_MSTR_PCC,n_53_I_MSTR_PCC,n_54_I_MSTR_PCC,n_55_I_MSTR_PCC,n_56_I_MSTR_PCC,n_57_I_MSTR_PCC,n_58_I_MSTR_PCC,n_59_I_MSTR_PCC,n_60_I_MSTR_PCC,n_61_I_MSTR_PCC,n_62_I_MSTR_PCC,sig_mstr2sf_strt_offset,n_64_I_MSTR_PCC,n_65_I_MSTR_PCC}),
        .O2(sig_mstr2data_last_strb),
        .O3(n_23_I_MSTR_PCC),
        .O4(n_24_I_MSTR_PCC),
        .O5(n_25_I_MSTR_PCC),
        .O6(n_26_I_MSTR_PCC),
        .O7(n_27_I_MSTR_PCC),
        .O8(n_28_I_MSTR_PCC),
        .O9(n_29_I_MSTR_PCC),
        .Q({sig_cmd_tag_slice,data,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,sig_cmd_eof_slice,sig_cmd_type_slice,n_45_I_CMD_STATUS,n_46_I_CMD_STATUS,n_47_I_CMD_STATUS,n_48_I_CMD_STATUS,n_49_I_CMD_STATUS,n_50_I_CMD_STATUS,n_51_I_CMD_STATUS,n_52_I_CMD_STATUS,n_53_I_CMD_STATUS,n_54_I_CMD_STATUS,n_55_I_CMD_STATUS,n_56_I_CMD_STATUS,n_57_I_CMD_STATUS,n_58_I_CMD_STATUS}),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_err(mm2s_err),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_fifo_next_sequential(sig_fifo_next_sequential),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_input_burst_type_reg(sig_input_burst_type_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_cmplt(sig_mstr2data_cmd_cmplt),
        .sig_mstr2data_eof(sig_mstr2data_eof),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_mstr2sf_tag(sig_mstr2sf_tag),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_sm_halt_reg(sig_sm_halt_reg));
axi_dma_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.D(sig_rsc2stat_status[5]),
        .DIBDI({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .I1(p_0_in),
        .I10(sig_mstr2data_strt_strb),
        .I2(n_26_I_MSTR_PCC),
        .I3(n_25_I_MSTR_PCC),
        .I4(n_27_I_MSTR_PCC),
        .I5(n_11_I_MSTR_PCC),
        .I6(\n_42_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I7(\n_43_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I8(n_24_I_MSTR_PCC),
        .I9(sig_mstr2data_last_strb),
        .O1(n_2_I_RD_DATA_CNTL),
        .O2(n_21_I_RD_DATA_CNTL),
        .O3(n_23_I_MSTR_PCC),
        .O4(n_22_I_RD_DATA_CNTL),
        .O5(n_23_I_RD_DATA_CNTL),
        .O6(n_24_I_RD_DATA_CNTL),
        .O7(n_25_I_RD_DATA_CNTL),
        .Q(sig_dbeat_cntr_reg),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .mm2s_err(mm2s_err),
        .p_0_in2_in(p_0_in2_in),
        .p_3_out(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_tag_reg(sig_coelsc_tag_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_data2rsc_calc_err(sig_data2rsc_calc_err),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_fifo_next_sequential(sig_fifo_next_sequential),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_cmplt(sig_mstr2data_cmd_cmplt),
        .sig_mstr2data_eof(sig_mstr2data_eof),
        .sig_mstr2sf_tag(sig_mstr2sf_tag),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stop_request(sig_stop_request));
axi_dma_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .I1(n_24_I_RD_DATA_CNTL),
        .I2(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_coelsc_tag_reg(sig_coelsc_tag_reg),
        .sig_data2rsc_calc_err(sig_data2rsc_calc_err),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_dma_0_axi_datamover_reset_7 I_RESET
       (.I1(I1),
        .I2(n_29_I_MSTR_PCC),
        .I3(n_0_I_ADDR_CNTL),
        .I4(n_25_I_RD_DATA_CNTL),
        .O1(n_3_I_RESET),
        .O2(n_4_I_RESET),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .dm_mm2s_scndry_resetn(dm_mm2s_scndry_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mssai_skid_buf" *) 
module axi_dma_0_axi_datamover_mssai_skid_buf
   (dre2skid_wready,
    O1,
    sig_strm_tlast,
    O2,
    O3,
    O4,
    lsig_set_absorb2tlast,
    O5,
    O6,
    O7,
    O8,
    I12,
    O9,
    sig_sstrb_stop_mask,
    E,
    O10,
    DIBDI,
    O11,
    O12,
    I14,
    O13,
    I13,
    I15,
    O15,
    O16,
    O14,
    sig_slast_with_stop,
    O18,
    m_axi_s2mm_aclk,
    SR,
    sig_ld_cmd,
    p_7_out,
    I1,
    lsig_cmd_set_fetch_pause,
    lsig_cmd_fetch_pause,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    lsig_absorb2tlast,
    sig_rd_empty,
    out,
    sig_clr_dbc_reg,
    skid2dre_wvalid,
    sig_reset_reg,
    Q,
    p_0_in2_in,
    sig_eop_halt_xfer,
    DI,
    I3,
    I2,
    skid2dre_wlast,
    DOBDO,
    D,
    I6);
  output dre2skid_wready;
  output O1;
  output sig_strm_tlast;
  output O2;
  output O3;
  output O4;
  output lsig_set_absorb2tlast;
  output O5;
  output O6;
  output O7;
  output O8;
  output [0:0]I12;
  output O9;
  output [3:0]sig_sstrb_stop_mask;
  output [0:0]E;
  output O10;
  output [4:0]DIBDI;
  output O11;
  output O12;
  output [1:0]I14;
  output O13;
  output [0:0]I13;
  output [0:0]I15;
  output [0:0]O15;
  output O16;
  output [3:0]O14;
  output sig_slast_with_stop;
  output [31:0]O18;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_ld_cmd;
  input p_7_out;
  input I1;
  input lsig_cmd_set_fetch_pause;
  input lsig_cmd_fetch_pause;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input lsig_absorb2tlast;
  input sig_rd_empty;
  input [8:0]out;
  input sig_clr_dbc_reg;
  input skid2dre_wvalid;
  input sig_reset_reg;
  input [3:0]Q;
  input p_0_in2_in;
  input sig_eop_halt_xfer;
  input [2:0]DI;
  input I3;
  input I2;
  input skid2dre_wlast;
  input [0:0]DOBDO;
  input [3:0]D;
  input [31:0]I6;

  wire [3:0]D;
  wire [2:0]DI;
  wire [4:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire [0:0]I12;
  wire [0:0]I13;
  wire [1:0]I14;
  wire [0:0]I15;
  wire I2;
  wire I3;
  wire [31:0]I6;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire [3:0]O14;
  wire [0:0]O15;
  wire O16;
  wire [31:0]O18;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_cmd_set_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11 ;
  wire \n_0_sig_byte_cntr[2]_i_2 ;
  wire \n_0_sig_data_reg_out[0]_i_1 ;
  wire \n_0_sig_data_reg_out[10]_i_1 ;
  wire \n_0_sig_data_reg_out[11]_i_1 ;
  wire \n_0_sig_data_reg_out[12]_i_1 ;
  wire \n_0_sig_data_reg_out[13]_i_1 ;
  wire \n_0_sig_data_reg_out[14]_i_1 ;
  wire \n_0_sig_data_reg_out[15]_i_1 ;
  wire \n_0_sig_data_reg_out[16]_i_1 ;
  wire \n_0_sig_data_reg_out[17]_i_1 ;
  wire \n_0_sig_data_reg_out[18]_i_1 ;
  wire \n_0_sig_data_reg_out[19]_i_1 ;
  wire \n_0_sig_data_reg_out[1]_i_1 ;
  wire \n_0_sig_data_reg_out[20]_i_1 ;
  wire \n_0_sig_data_reg_out[21]_i_1 ;
  wire \n_0_sig_data_reg_out[22]_i_1 ;
  wire \n_0_sig_data_reg_out[23]_i_1 ;
  wire \n_0_sig_data_reg_out[24]_i_1 ;
  wire \n_0_sig_data_reg_out[25]_i_1 ;
  wire \n_0_sig_data_reg_out[26]_i_1 ;
  wire \n_0_sig_data_reg_out[27]_i_1 ;
  wire \n_0_sig_data_reg_out[28]_i_1 ;
  wire \n_0_sig_data_reg_out[29]_i_1 ;
  wire \n_0_sig_data_reg_out[2]_i_1 ;
  wire \n_0_sig_data_reg_out[30]_i_1 ;
  wire \n_0_sig_data_reg_out[31]_i_2 ;
  wire \n_0_sig_data_reg_out[3]_i_1 ;
  wire \n_0_sig_data_reg_out[4]_i_1 ;
  wire \n_0_sig_data_reg_out[5]_i_1 ;
  wire \n_0_sig_data_reg_out[6]_i_1 ;
  wire \n_0_sig_data_reg_out[7]_i_1 ;
  wire \n_0_sig_data_reg_out[8]_i_1 ;
  wire \n_0_sig_data_reg_out[9]_i_1 ;
  wire \n_0_sig_data_skid_reg_reg[0] ;
  wire \n_0_sig_data_skid_reg_reg[10] ;
  wire \n_0_sig_data_skid_reg_reg[11] ;
  wire \n_0_sig_data_skid_reg_reg[12] ;
  wire \n_0_sig_data_skid_reg_reg[13] ;
  wire \n_0_sig_data_skid_reg_reg[14] ;
  wire \n_0_sig_data_skid_reg_reg[15] ;
  wire \n_0_sig_data_skid_reg_reg[16] ;
  wire \n_0_sig_data_skid_reg_reg[17] ;
  wire \n_0_sig_data_skid_reg_reg[18] ;
  wire \n_0_sig_data_skid_reg_reg[19] ;
  wire \n_0_sig_data_skid_reg_reg[1] ;
  wire \n_0_sig_data_skid_reg_reg[20] ;
  wire \n_0_sig_data_skid_reg_reg[21] ;
  wire \n_0_sig_data_skid_reg_reg[22] ;
  wire \n_0_sig_data_skid_reg_reg[23] ;
  wire \n_0_sig_data_skid_reg_reg[24] ;
  wire \n_0_sig_data_skid_reg_reg[25] ;
  wire \n_0_sig_data_skid_reg_reg[26] ;
  wire \n_0_sig_data_skid_reg_reg[27] ;
  wire \n_0_sig_data_skid_reg_reg[28] ;
  wire \n_0_sig_data_skid_reg_reg[29] ;
  wire \n_0_sig_data_skid_reg_reg[2] ;
  wire \n_0_sig_data_skid_reg_reg[30] ;
  wire \n_0_sig_data_skid_reg_reg[31] ;
  wire \n_0_sig_data_skid_reg_reg[3] ;
  wire \n_0_sig_data_skid_reg_reg[4] ;
  wire \n_0_sig_data_skid_reg_reg[5] ;
  wire \n_0_sig_data_skid_reg_reg[6] ;
  wire \n_0_sig_data_skid_reg_reg[7] ;
  wire \n_0_sig_data_skid_reg_reg[8] ;
  wire \n_0_sig_data_skid_reg_reg[9] ;
  wire n_0_sig_m_valid_dup_i_1__2;
  wire n_0_sig_m_valid_dup_i_2__2;
  wire n_0_sig_mvalid_stop_reg_i_1;
  wire n_0_sig_s_ready_dup_i_1__2;
  wire n_0_sig_s_ready_dup_i_2__3;
  wire n_0_sig_s_ready_dup_i_3__0;
  wire [8:0]out;
  wire p_0_in2_in;
  wire [1:0]p_1_in_0;
  wire p_7_out;
  wire sig_clr_dbc_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out_en;
  wire sig_eop_halt_xfer;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_cmd;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_out;
  wire [1:0]sig_mssa_index_out;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_set;
  wire sig_rd_empty;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_dup2;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_dup3;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_dup4;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire sig_slast_with_stop_0;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_strb_reg_out0;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_strm_tlast;
  wire skid2dre_wlast;
  wire skid2dre_wvalid;

  assign O1 = sig_m_valid_out;
  assign dre2skid_wready = sig_s_ready_out;
LUT6 #(
    .INIT(64'hBF0B000000000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11 
       (.I0(out[4]),
        .I1(p_1_in_0[0]),
        .I2(p_1_in_0[1]),
        .I3(out[5]),
        .I4(sig_m_valid_out),
        .I5(sig_strm_tlast),
        .O(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11 ));
LUT2 #(
    .INIT(4'h2)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3__0 
       (.I0(sig_m_valid_out),
        .I1(I1),
        .O(O15));
LUT4 #(
    .INIT(16'h0008)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_4__0 
       (.I0(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11 ),
        .I1(sig_m_valid_out),
        .I2(sig_rd_empty),
        .I3(sig_eop_halt_xfer),
        .O(DIBDI[4]));
LUT5 #(
    .INIT(32'h03000200)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_5__0 
       (.I0(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11 ),
        .I1(sig_eop_halt_xfer),
        .I2(sig_rd_empty),
        .I3(sig_m_valid_out),
        .I4(out[8]),
        .O(O4));
LUT2 #(
    .INIT(4'h8)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_6__0 
       (.I0(O14[3]),
        .I1(out[3]),
        .O(DIBDI[3]));
LUT2 #(
    .INIT(4'h8)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_7__0 
       (.I0(O14[2]),
        .I1(out[2]),
        .O(DIBDI[2]));
LUT2 #(
    .INIT(4'h8)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_8__0 
       (.I0(O14[1]),
        .I1(out[1]),
        .O(DIBDI[1]));
LUT2 #(
    .INIT(4'h8)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_9__0 
       (.I0(O14[0]),
        .I1(out[0]),
        .O(DIBDI[0]));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT5 #(
    .INIT(32'hDDD00000)) 
     \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(O4),
        .I1(I1),
        .I2(lsig_cmd_set_fetch_pause),
        .I3(lsig_cmd_fetch_pause),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O6));
LUT5 #(
    .INIT(32'h00002F00)) 
     \GEN_INDET_BTT.lsig_absorb2tlast_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_strm_tlast),
        .I2(n_0_sig_s_ready_dup_i_3__0),
        .I3(out[7]),
        .I4(sig_rd_empty),
        .O(lsig_set_absorb2tlast));
LUT2 #(
    .INIT(4'h2)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_2 
       (.I0(sig_m_valid_out),
        .I1(I1),
        .O(O9));
LUT6 #(
    .INIT(64'h0000005D00000000)) 
     ld_btt_cntr_reg1_i_2
       (.I0(n_0_sig_s_ready_dup_i_3__0),
        .I1(sig_m_valid_out),
        .I2(sig_strm_tlast),
        .I3(lsig_absorb2tlast),
        .I4(sig_rd_empty),
        .I5(out[7]),
        .O(O7));
LUT2 #(
    .INIT(4'h2)) 
     \sig_burst_dbeat_cntr[3]_i_2 
       (.I0(sig_m_valid_out),
        .I1(I1),
        .O(I15));
LUT6 #(
    .INIT(64'h00F000F0FF8B0074)) 
     \sig_byte_cntr[1]_i_1 
       (.I0(DIBDI[2]),
        .I1(DI[0]),
        .I2(DIBDI[1]),
        .I3(I2),
        .I4(DI[1]),
        .I5(I3),
        .O(I14[0]));
LUT4 #(
    .INIT(16'h9969)) 
     \sig_byte_cntr[2]_i_1 
       (.I0(\n_0_sig_byte_cntr[2]_i_2 ),
        .I1(O13),
        .I2(DI[2]),
        .I3(I3),
        .O(I14[1]));
LUT6 #(
    .INIT(64'hFFFFF4F5FFFFF7FF)) 
     \sig_byte_cntr[2]_i_2 
       (.I0(DIBDI[1]),
        .I1(DIBDI[2]),
        .I2(I2),
        .I3(DI[0]),
        .I4(I3),
        .I5(DI[1]),
        .O(\n_0_sig_byte_cntr[2]_i_2 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \sig_byte_cntr[2]_i_3 
       (.I0(O14[0]),
        .I1(out[0]),
        .I2(DIBDI[1]),
        .I3(DIBDI[2]),
        .I4(O14[3]),
        .I5(out[3]),
        .O(O13));
LUT3 #(
    .INIT(8'h4F)) 
     \sig_byte_cntr[6]_i_1 
       (.I0(O9),
        .I1(sig_clr_dbc_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(I12));
LUT2 #(
    .INIT(4'h2)) 
     \sig_byte_cntr[6]_i_2 
       (.I0(sig_m_valid_out),
        .I1(I1),
        .O(I13));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT2 #(
    .INIT(4'h2)) 
     sig_clr_dbc_reg_i_2
       (.I0(O4),
        .I1(I1),
        .O(O10));
LUT6 #(
    .INIT(64'hFFFFFFFF44444F44)) 
     sig_cmd_empty_i_1
       (.I0(sig_ld_cmd),
        .I1(p_7_out),
        .I2(I1),
        .I3(O4),
        .I4(lsig_set_absorb2tlast),
        .I5(O5),
        .O(O3));
LUT4 #(
    .INIT(16'h80FF)) 
     sig_cmd_full_i_2
       (.I0(sig_m_valid_out),
        .I1(sig_strm_tlast),
        .I2(lsig_absorb2tlast),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O5));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[0]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[0] ),
        .I1(I6[0]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[0]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[10]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[10] ),
        .I1(I6[10]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[10]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[11]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[11] ),
        .I1(I6[11]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[11]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[12]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[12] ),
        .I1(I6[12]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[12]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[13]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[13] ),
        .I1(I6[13]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[13]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[14]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[14] ),
        .I1(I6[14]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[14]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[15]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[15] ),
        .I1(I6[15]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[15]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[16]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[16] ),
        .I1(I6[16]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[16]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[17]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[17] ),
        .I1(I6[17]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[17]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[18]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[18] ),
        .I1(I6[18]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[18]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[19]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[19] ),
        .I1(I6[19]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[19]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[1]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[1] ),
        .I1(I6[1]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[1]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[20]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[20] ),
        .I1(I6[20]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[20]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[21]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[21] ),
        .I1(I6[21]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[21]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[22]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[22] ),
        .I1(I6[22]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[22]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[23]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[23] ),
        .I1(I6[23]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[23]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[24]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[24] ),
        .I1(I6[24]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[24]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[25]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[25] ),
        .I1(I6[25]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[25]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[26]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[26] ),
        .I1(I6[26]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[26]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[27]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[27] ),
        .I1(I6[27]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[27]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[28]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[28] ),
        .I1(I6[28]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[28]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[29]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[29] ),
        .I1(I6[29]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[29]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[2]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[2] ),
        .I1(I6[2]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[2]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[30]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[30] ),
        .I1(I6[30]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[30]_i_1 ));
LUT4 #(
    .INIT(16'hFF4F)) 
     \sig_data_reg_out[31]_i_1__3 
       (.I0(I1),
        .I1(n_0_sig_s_ready_dup_i_3__0),
        .I2(sig_m_valid_dup),
        .I3(lsig_absorb2tlast),
        .O(sig_data_reg_out_en));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[31]_i_2 
       (.I0(\n_0_sig_data_skid_reg_reg[31] ),
        .I1(I6[31]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[31]_i_2 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[3]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[3] ),
        .I1(I6[3]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[3]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[4]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[4] ),
        .I1(I6[4]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[4]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[5]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[5] ),
        .I1(I6[5]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[5]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[6]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[6] ),
        .I1(I6[6]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[6]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[7]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[7] ),
        .I1(I6[7]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[7]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[8]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[8] ),
        .I1(I6[8]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[8]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[9]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[9] ),
        .I1(I6[9]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[0]_i_1 ),
        .Q(O18[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[10]_i_1 ),
        .Q(O18[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[11]_i_1 ),
        .Q(O18[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[12]_i_1 ),
        .Q(O18[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[13]_i_1 ),
        .Q(O18[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[14]_i_1 ),
        .Q(O18[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[15]_i_1 ),
        .Q(O18[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[16]_i_1 ),
        .Q(O18[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[17]_i_1 ),
        .Q(O18[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[18]_i_1 ),
        .Q(O18[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[19]_i_1 ),
        .Q(O18[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[1]_i_1 ),
        .Q(O18[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[20]_i_1 ),
        .Q(O18[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[21]_i_1 ),
        .Q(O18[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[22]_i_1 ),
        .Q(O18[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[23]_i_1 ),
        .Q(O18[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[24]_i_1 ),
        .Q(O18[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[25]_i_1 ),
        .Q(O18[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[26]_i_1 ),
        .Q(O18[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[27]_i_1 ),
        .Q(O18[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[28]_i_1 ),
        .Q(O18[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[29]_i_1 ),
        .Q(O18[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[2]_i_1 ),
        .Q(O18[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[30]_i_1 ),
        .Q(O18[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[31]_i_2 ),
        .Q(O18[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[3]_i_1 ),
        .Q(O18[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[4]_i_1 ),
        .Q(O18[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[5]_i_1 ),
        .Q(O18[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[6]_i_1 ),
        .Q(O18[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[7]_i_1 ),
        .Q(O18[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[8]_i_1 ),
        .Q(O18[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[9]_i_1 ),
        .Q(O18[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[0]),
        .Q(\n_0_sig_data_skid_reg_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[10]),
        .Q(\n_0_sig_data_skid_reg_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[11]),
        .Q(\n_0_sig_data_skid_reg_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[12]),
        .Q(\n_0_sig_data_skid_reg_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[13]),
        .Q(\n_0_sig_data_skid_reg_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[14]),
        .Q(\n_0_sig_data_skid_reg_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[15]),
        .Q(\n_0_sig_data_skid_reg_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[16]),
        .Q(\n_0_sig_data_skid_reg_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[17]),
        .Q(\n_0_sig_data_skid_reg_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[18]),
        .Q(\n_0_sig_data_skid_reg_reg[18] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[19]),
        .Q(\n_0_sig_data_skid_reg_reg[19] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[1]),
        .Q(\n_0_sig_data_skid_reg_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[20]),
        .Q(\n_0_sig_data_skid_reg_reg[20] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[21]),
        .Q(\n_0_sig_data_skid_reg_reg[21] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[22]),
        .Q(\n_0_sig_data_skid_reg_reg[22] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[23]),
        .Q(\n_0_sig_data_skid_reg_reg[23] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[24]),
        .Q(\n_0_sig_data_skid_reg_reg[24] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[25]),
        .Q(\n_0_sig_data_skid_reg_reg[25] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[26]),
        .Q(\n_0_sig_data_skid_reg_reg[26] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[27]),
        .Q(\n_0_sig_data_skid_reg_reg[27] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[28]),
        .Q(\n_0_sig_data_skid_reg_reg[28] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[29]),
        .Q(\n_0_sig_data_skid_reg_reg[29] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[2]),
        .Q(\n_0_sig_data_skid_reg_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[30]),
        .Q(\n_0_sig_data_skid_reg_reg[30] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[31]),
        .Q(\n_0_sig_data_skid_reg_reg[31] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[3]),
        .Q(\n_0_sig_data_skid_reg_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[4]),
        .Q(\n_0_sig_data_skid_reg_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[5]),
        .Q(\n_0_sig_data_skid_reg_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[6]),
        .Q(\n_0_sig_data_skid_reg_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[7]),
        .Q(\n_0_sig_data_skid_reg_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[8]),
        .Q(\n_0_sig_data_skid_reg_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I6[9]),
        .Q(\n_0_sig_data_skid_reg_reg[9] ),
        .R(1'b0));
LUT4 #(
    .INIT(16'h44C4)) 
     sig_eop_sent_reg_i_2
       (.I0(sig_strm_tlast),
        .I1(sig_m_valid_out),
        .I2(out[6]),
        .I3(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11 ),
        .O(O8));
LUT4 #(
    .INIT(16'h00B0)) 
     sig_eop_sent_reg_i_6
       (.I0(p_1_in_0[1]),
        .I1(out[5]),
        .I2(p_1_in_0[0]),
        .I3(out[4]),
        .O(O12));
LUT4 #(
    .INIT(16'h7F77)) 
     sig_eop_sent_reg_i_7
       (.I0(sig_strm_tlast),
        .I1(sig_m_valid_out),
        .I2(out[5]),
        .I3(p_1_in_0[1]),
        .O(O11));
LUT4 #(
    .INIT(16'hEFE0)) 
     sig_last_reg_out_i_1__2
       (.I0(O2),
        .I1(skid2dre_wlast),
        .I2(sig_s_ready_dup4),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(sig_strb_reg_out0));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_last_skid_reg_i_1__2
       (.I0(O2),
        .I1(skid2dre_wlast),
        .O(sig_slast_with_stop_0));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_last_skid_reg_i_1__3
       (.I0(O2),
        .I1(DOBDO),
        .O(sig_slast_with_stop));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop_0),
        .Q(sig_last_skid_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000000D00)) 
     sig_m_valid_dup_i_1__2
       (.I0(sig_data_reg_out_en),
        .I1(n_0_sig_m_valid_dup_i_2__2),
        .I2(sig_mvalid_stop),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_reset_reg),
        .I5(sig_mvalid_stop_set),
        .O(n_0_sig_m_valid_dup_i_1__2));
LUT3 #(
    .INIT(8'hBA)) 
     sig_m_valid_dup_i_2__2
       (.I0(skid2dre_wvalid),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .O(n_0_sig_m_valid_dup_i_2__2));
LUT5 #(
    .INIT(32'hBAFF0000)) 
     sig_m_valid_dup_i_3__0
       (.I0(lsig_absorb2tlast),
        .I1(I1),
        .I2(n_0_sig_s_ready_dup_i_3__0),
        .I3(sig_m_valid_dup),
        .I4(O2),
        .O(sig_mvalid_stop_set));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_m_valid_dup_i_1__2),
        .Q(sig_m_valid_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_m_valid_dup_i_1__2),
        .Q(sig_m_valid_out),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT4 #(
    .INIT(16'h84B4)) 
     \sig_mssa_index_reg_out[0]_i_1 
       (.I0(sig_strb_skid_mux_out[2]),
        .I1(sig_strb_skid_mux_out[1]),
        .I2(sig_strb_skid_mux_out[3]),
        .I3(sig_strb_skid_mux_out[0]),
        .O(sig_mssa_index_out[0]));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT4 #(
    .INIT(16'hB1B0)) 
     \sig_mssa_index_reg_out[1]_i_1 
       (.I0(sig_strb_skid_mux_out[1]),
        .I1(sig_strb_skid_mux_out[0]),
        .I2(sig_strb_skid_mux_out[2]),
        .I3(sig_strb_skid_mux_out[3]),
        .O(sig_mssa_index_out[1]));
FDRE #(
    .INIT(1'b0)) 
     \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[0]),
        .Q(p_1_in_0[0]),
        .R(sig_strb_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[1]),
        .Q(p_1_in_0[1]),
        .R(sig_strb_reg_out0));
LUT6 #(
    .INIT(64'hFFFFFFFFBAFF0000)) 
     sig_mvalid_stop_reg_i_1
       (.I0(lsig_absorb2tlast),
        .I1(I1),
        .I2(n_0_sig_s_ready_dup_i_3__0),
        .I3(sig_m_valid_dup),
        .I4(O2),
        .I5(sig_mvalid_stop),
        .O(n_0_sig_mvalid_stop_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_mvalid_stop_reg_i_1),
        .Q(sig_mvalid_stop),
        .R(SR));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1__2),
        .Q(sig_s_ready_dup2),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1__2),
        .Q(sig_s_ready_dup3),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1__2),
        .Q(sig_s_ready_dup4),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT5 #(
    .INIT(32'h0000BA00)) 
     sig_s_ready_dup_i_1__2
       (.I0(n_0_sig_s_ready_dup_i_2__3),
        .I1(I1),
        .I2(n_0_sig_s_ready_dup_i_3__0),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(O2),
        .O(n_0_sig_s_ready_dup_i_1__2));
LUT5 #(
    .INIT(32'hFFFFAEEE)) 
     sig_s_ready_dup_i_2__3
       (.I0(lsig_absorb2tlast),
        .I1(sig_s_ready_dup),
        .I2(skid2dre_wvalid),
        .I3(sig_m_valid_dup),
        .I4(sig_reset_reg),
        .O(n_0_sig_s_ready_dup_i_2__3));
LUT3 #(
    .INIT(8'hBF)) 
     sig_s_ready_dup_i_3__0
       (.I0(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11 ),
        .I1(out[6]),
        .I2(sig_m_valid_out),
        .O(n_0_sig_s_ready_dup_i_3__0));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT2 #(
    .INIT(4'hB)) 
     sig_s_ready_dup_i_3__1
       (.I0(O2),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O16));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1__2),
        .Q(sig_s_ready_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1__2),
        .Q(sig_s_ready_out),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_sready_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(O2),
        .Q(O2),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sstrb_stop_mask[0]),
        .Q(sig_sstrb_stop_mask[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sstrb_stop_mask[1]),
        .Q(sig_sstrb_stop_mask[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sstrb_stop_mask[2]),
        .Q(sig_sstrb_stop_mask[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sstrb_stop_mask[3]),
        .Q(sig_sstrb_stop_mask[3]),
        .R(SR));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[0]_i_1__3 
       (.I0(Q[0]),
        .I1(sig_sstrb_stop_mask[0]),
        .I2(sig_s_ready_dup3),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[1]_i_1__3 
       (.I0(Q[1]),
        .I1(sig_sstrb_stop_mask[1]),
        .I2(sig_s_ready_dup3),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[2]_i_1__3 
       (.I0(Q[2]),
        .I1(sig_sstrb_stop_mask[2]),
        .I2(sig_s_ready_dup3),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_strb_reg_out[3]_i_1__2 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_strb_reg_out0));
LUT2 #(
    .INIT(4'hB)) 
     \sig_strb_reg_out[3]_i_2 
       (.I0(sig_s_ready_out),
        .I1(p_0_in2_in),
        .O(E));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[3]_i_2__1 
       (.I0(Q[3]),
        .I1(sig_sstrb_stop_mask[3]),
        .I2(sig_s_ready_dup3),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(O14[0]),
        .R(sig_strb_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(O14[1]),
        .R(sig_strb_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(O14[2]),
        .R(sig_strb_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(O14[3]),
        .R(sig_strb_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module axi_dma_0_axi_datamover_pcc
   (sig_reset_reg,
    sig_sm_halt_reg,
    mm2s_err,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_input_burst_type_reg,
    sig_mstr2sf_tag,
    sig_mstr2addr_cmd_valid,
    sig_mstr2sf_cmd_valid,
    sig_push_addr_reg1_out,
    D,
    O1,
    sig_mstr2data_cmd_cmplt,
    sig_mstr2data_eof,
    sig_fifo_next_sequential,
    O2,
    I3,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    SR,
    m_axi_mm2s_aclk,
    sig_cmd2mstr_cmd_valid,
    Q,
    sig_data2mstr_cmd_ready,
    I1,
    I2,
    sig_next_calc_error_reg,
    sig_addr2rsc_cmd_fifo_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_init_done,
    sig_calc_error_reg,
    I4,
    sig_inhibit_rdy_n);
  output sig_reset_reg;
  output sig_sm_halt_reg;
  output mm2s_err;
  output sig_calc_error_pushed;
  output sig_input_reg_empty;
  output sig_input_burst_type_reg;
  output [0:0]sig_mstr2sf_tag;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2sf_cmd_valid;
  output sig_push_addr_reg1_out;
  output [0:0]D;
  output O1;
  output sig_mstr2data_cmd_cmplt;
  output sig_mstr2data_eof;
  output sig_fifo_next_sequential;
  output [3:0]O2;
  output [3:0]I3;
  output [0:0]O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output [3:0]O10;
  output [31:0]O11;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_cmd2mstr_cmd_valid;
  input [48:0]Q;
  input sig_data2mstr_cmd_ready;
  input I1;
  input [0:0]I2;
  input sig_next_calc_error_reg;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_init_done;
  input sig_calc_error_reg;
  input I4;
  input sig_inhibit_rdy_n;

  wire [0:0]D;
  wire I1;
  wire [0:0]I2;
  wire [3:0]I3;
  wire I4;
  wire O1;
  wire [3:0]O10;
  wire [31:0]O11;
  wire [3:0]O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [48:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire mm2s_err;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_2 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_2 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_3 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_2 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ;
  wire n_0_sig_addr_aligned_ireg1_i_1;
  wire n_0_sig_addr_aligned_ireg1_i_2;
  wire n_0_sig_addr_aligned_ireg1_reg;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[10]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[11]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[13]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[14]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[15]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[1]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[1]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[2]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[3]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[5]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[6]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[7]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[9]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[10]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[11]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[13]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[14]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[1]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[2]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[3]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[5]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[6]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[7]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[9]_i_3 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[0]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[10]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[11]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[12]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[13]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[14]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_2 ;
  wire \n_0_sig_addr_cntr_lsh_im0[1]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[2]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[3]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[4]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[5]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[6]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[7]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[8]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[9]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[10] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[11] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[12] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[13] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[14] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[6] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[7] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[8] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[9] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[0] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[1] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[2] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[4] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[5] ;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_1;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_2;
  wire n_0_sig_brst_cnt_eq_one_ireg1_reg;
  wire n_0_sig_brst_cnt_eq_zero_ireg1_i_2;
  wire \n_0_sig_btt_cntr_im0[11]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[13]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[13]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[13]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_6 ;
  wire \n_0_sig_btt_cntr_im0_reg[0] ;
  wire \n_0_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[1] ;
  wire \n_0_sig_btt_cntr_im0_reg[2] ;
  wire \n_0_sig_btt_cntr_im0_reg[3] ;
  wire \n_0_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[4] ;
  wire \n_0_sig_btt_cntr_im0_reg[5] ;
  wire \n_0_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_2;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_3;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_4;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_5;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_6;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_7;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_8;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_10;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_3;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_4;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_5;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_6;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_7;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_8;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_9;
  wire \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[0] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[1] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[2] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[3] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[4] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[5] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[6] ;
  wire n_0_sig_calc_error_pushed_i_1;
  wire n_0_sig_calc_error_reg_i_1;
  wire n_0_sig_cmd2addr_valid_i_1;
  wire n_0_sig_cmd2data_valid_i_1;
  wire n_0_sig_cmd2dre_valid_i_1;
  wire n_0_sig_cmd2dre_valid_i_2;
  wire n_0_sig_first_xfer_im0_i_1;
  wire n_0_sig_input_burst_type_reg_i_1;
  wire n_0_sig_input_eof_reg_i_1;
  wire n_0_sig_input_reg_empty_i_1;
  wire \n_0_sig_input_tag_reg[0]_i_1 ;
  wire n_0_sig_ld_xfer_reg_i_1;
  wire n_0_sig_ld_xfer_reg_tmp_i_1;
  wire n_0_sig_no_btt_residue_ireg1_i_1;
  wire n_0_sig_no_btt_residue_ireg1_i_2;
  wire n_0_sig_no_btt_residue_ireg1_reg;
  wire n_0_sig_parent_done_i_1;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[0] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[10] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[12] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[13] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[14] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[1] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[2] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[4] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[5] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[6] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[8] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[9] ;
  wire n_0_sig_sm_halt_reg_i_2;
  wire \n_0_sig_strbgen_bytes_ireg2[0]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[1]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_3 ;
  wire \n_0_sig_xfer_end_strb_ireg3[1]_i_1 ;
  wire \n_0_sig_xfer_end_strb_ireg3[3]_i_1 ;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_1;
  wire n_0_sig_xfer_len_eq_0_ireg3_reg;
  wire n_0_sig_xfer_reg_empty_i_1;
  wire \n_1_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_2_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_3_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[13]_i_3 ;
  wire \n_3_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire [13:0]p_1_in;
  wire p_1_in_0;
  wire [7:0]sel0;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire [15:0]sig_addr_cntr_incr_ireg2;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire sig_addr_incr_ge_bpdb_im1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire [13:0]sig_btt_cntr_im00;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_fifo_next_sequential;
  wire [1:0]sig_finish_addr_offset_im1;
  wire [1:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_input_burst_type_reg;
  wire sig_input_reg_empty;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_tmp;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_eof;
  wire [0:0]sig_mstr2sf_tag;
  wire sig_next_calc_error_reg;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire sig_push_addr_reg1_out;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire sig_sf_allow_addr_req;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:0]sig_strbgen_bytes_ireg2;
  wire [2:2]sig_xfer_end_strb_im2;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire sig_xfer_reg_empty;
  wire [3:0]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire [3:2]\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_sig_btt_cntr_im0_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0000001100333000)) 
     \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_push_input_reg12_out),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[1]_i_2 ),
        .I2(sig_parent_done),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \FSM_onehot_sig_pcc_sm_state[1]_i_2 
       (.I0(sig_calc_error_pushed),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_2 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_2 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_3 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_onehot_sig_pcc_sm_state[2]_i_2 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_2 ));
LUT5 #(
    .INIT(32'h0011F000)) 
     \FSM_onehot_sig_pcc_sm_state[2]_i_3 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .I2(sig_push_input_reg12_out),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_sig_pcc_sm_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_2 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_sig_pcc_sm_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_2 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_sig_pcc_sm_state[4]_i_2 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT5 #(
    .INIT(32'h000400C0)) 
     \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_2 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I4(sig_pop_xfer_reg0_out),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_2 ));
LUT6 #(
    .INIT(64'hF300F3F351004040)) 
     \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_data2mstr_cmd_ready),
        .I3(I1),
        .I4(sig_mstr2sf_cmd_valid),
        .I5(sig_push_addr_reg1_out),
        .O(sig_pop_xfer_reg0_out));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_2 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT3 #(
    .INIT(8'h38)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_3 
       (.I0(sig_calc_error_pushed),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .S(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .R(sig_reset_reg));
LUT5 #(
    .INIT(32'hFFFF0020)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_calc_error_pushed),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_init_done),
        .O(O9));
LUT6 #(
    .INIT(64'h001000FF00100000)) 
     sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[5]),
        .I2(n_0_sig_addr_aligned_ireg1_i_2),
        .I3(sig_reset_reg),
        .I4(sig_sm_ld_calc1_reg),
        .I5(n_0_sig_addr_aligned_ireg1_reg),
        .O(n_0_sig_addr_aligned_ireg1_i_1));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     sig_addr_aligned_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(n_0_sig_addr_aligned_ireg1_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_aligned_ireg1_i_1),
        .Q(n_0_sig_addr_aligned_ireg1_reg),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFF08)) 
     \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(p_1_in_0),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ));
LUT6 #(
    .INIT(64'h5555555555C55555)) 
     \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(Q[32]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(mm2s_err),
        .I4(sig_input_reg_empty),
        .I5(sig_sm_halt_reg),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_3 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[10]_i_2 
       (.I0(Q[42]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\n_0_sig_addr_cntr_im0_msh[10]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[11]_i_2 
       (.I0(Q[43]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\n_0_sig_addr_cntr_im0_msh[11]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(Q[44]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[13]_i_2 
       (.I0(Q[45]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\n_0_sig_addr_cntr_im0_msh[13]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[14]_i_2 
       (.I0(Q[46]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\n_0_sig_addr_cntr_im0_msh[14]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[15]_i_2 
       (.I0(Q[47]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\n_0_sig_addr_cntr_im0_msh[15]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[1]_i_2 
       (.I0(Q[33]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\n_0_sig_addr_cntr_im0_msh[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[1]_i_4 
       (.I0(Q[32]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\n_0_sig_addr_cntr_im0_msh[1]_i_4 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[2]_i_2 
       (.I0(Q[34]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\n_0_sig_addr_cntr_im0_msh[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[3]_i_2 
       (.I0(Q[35]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\n_0_sig_addr_cntr_im0_msh[3]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(Q[36]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[5]_i_2 
       (.I0(Q[37]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\n_0_sig_addr_cntr_im0_msh[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[6]_i_2 
       (.I0(Q[38]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\n_0_sig_addr_cntr_im0_msh[6]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[7]_i_2 
       (.I0(Q[39]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\n_0_sig_addr_cntr_im0_msh[7]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(Q[40]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_im0_msh[9]_i_2 
       (.I0(Q[41]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\n_0_sig_addr_cntr_im0_msh[9]_i_2 ));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_reset_reg));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[10]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_reset_reg));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[11]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_reset_reg));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_reset_reg));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[13]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[12]_i_3 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED [3:2],\n_0_sig_addr_cntr_im0_msh_reg[14]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[13]_i_3 }),
        .CYINIT(1'b0),
        .DI({\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[15]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[14]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[13]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[12]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[15]_i_2 ,\n_0_sig_addr_cntr_im0_msh[14]_i_2 ,\n_0_sig_addr_cntr_im0_msh[13]_i_2 ,\n_0_sig_addr_cntr_im0_msh[12]_i_2 }));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[14]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_reset_reg));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[15]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_reset_reg));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[1]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[1]_i_3_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[4]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[3]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[2]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[1]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_sig_addr_cntr_im0_msh[1]_i_4 }),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[3]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[2]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[1]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 }),
        .S({\n_0_sig_addr_cntr_im0_msh[3]_i_2 ,\n_0_sig_addr_cntr_im0_msh[2]_i_2 ,\n_0_sig_addr_cntr_im0_msh[1]_i_2 ,\n_0_sig_addr_cntr_im0_msh[0]_i_3 }));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[2]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_reset_reg));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[3]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_reset_reg));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_reset_reg));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[5]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[5]_i_3_CARRY4 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_3 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[8]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[7]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[6]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[5]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[7]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[6]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[5]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[7]_i_2 ,\n_0_sig_addr_cntr_im0_msh[6]_i_2 ,\n_0_sig_addr_cntr_im0_msh[5]_i_2 ,\n_0_sig_addr_cntr_im0_msh[4]_i_2 }));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[6]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_reset_reg));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[7]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_reset_reg));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_reset_reg));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[9]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[9]_i_3_CARRY4 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_3 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[12]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[11]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[10]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[9]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[11]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[10]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[9]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[11]_i_2 ,\n_0_sig_addr_cntr_im0_msh[10]_i_2 ,\n_0_sig_addr_cntr_im0_msh[9]_i_2 ,\n_0_sig_addr_cntr_im0_msh[8]_i_2 }));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ));
LUT4 #(
    .INIT(16'hF088)) 
     \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .I1(sig_first_xfer_im0),
        .I2(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ));
LUT4 #(
    .INIT(16'hF088)) 
     \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .I1(sig_first_xfer_im0),
        .I2(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[10]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[11]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[12]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[13]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[14]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[15]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[7]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[8]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[9]),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(Q[16]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[0] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(Q[26]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[10] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(Q[27]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[11] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[11]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(Q[28]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[12] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[12]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(Q[29]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[13] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(Q[30]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[14] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[14]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF0020)) 
     \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(mm2s_err),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_pop_xfer_reg0_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(Q[31]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_2 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(Q[17]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[1] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(Q[18]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[2] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(Q[19]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[3] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(Q[20]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[4] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(Q[21]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[5] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(Q[22]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[6] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(Q[23]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[7] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[7]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(Q[24]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[8] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(Q[25]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[9] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[0]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[10]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[11]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[12]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[13]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[14]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[15]_i_2 ),
        .Q(p_1_in_0),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[1]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[2]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[3]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[4]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[5]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[6]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[7]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[8]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[9]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .R(sig_reset_reg));
LUT4 #(
    .INIT(16'h0400)) 
     \sig_addr_cntr_lsh_kh[31]_i_1 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(mm2s_err),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(sig_push_input_reg12_out));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[16]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[26]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[27]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[17]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[18]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[19]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[20]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[21]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[22]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[23]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[24]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[25]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_reset_reg));
LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1
       (.I0(mm2s_err),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT5 #(
    .INIT(32'h15BFEA40)) 
     \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_finish_addr_offset_im1[0]));
LUT6 #(
    .INIT(64'h9696969699666666)) 
     \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I4(sig_first_xfer_im0),
        .I5(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT5 #(
    .INIT(32'hEA400000)) 
     \sig_adjusted_addr_incr_ireg2[1]_i_2 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT5 #(
    .INIT(32'h56669AAA)) 
     \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[2] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_1 ));
LUT6 #(
    .INIT(64'h7778787887888888)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[3] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_1 ));
LUT6 #(
    .INIT(64'hEEEEFAAA8888A000)) 
     \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_1 ),
        .Q(O3),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
     sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[2]),
        .I3(n_0_sig_brst_cnt_eq_one_ireg1_i_2),
        .I4(sig_no_btt_residue_ireg1),
        .I5(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_1));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     sig_brst_cnt_eq_one_ireg1_i_2
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sig_reset_reg),
        .I4(sel0[0]),
        .I5(sel0[5]),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_brst_cnt_eq_one_ireg1_i_1),
        .Q(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .R(1'b0));
LUT3 #(
    .INIT(8'h10)) 
     sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sel0[6]),
        .I1(sel0[7]),
        .I2(n_0_sig_brst_cnt_eq_zero_ireg1_i_2),
        .O(sig_brst_cnt_eq_zero_im0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[4]),
        .I5(sel0[5]),
        .O(n_0_sig_brst_cnt_eq_zero_ireg1_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[0]),
        .O(p_1_in[0]));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[10]_i_1 
       (.I0(Q[10]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[10]),
        .O(p_1_in[10]));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[11]_i_1 
       (.I0(Q[11]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[11]),
        .O(p_1_in[11]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_3 
       (.I0(sel0[5]),
        .I1(sig_addr_cntr_incr_ireg2[11]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_4 
       (.I0(sel0[4]),
        .I1(sig_addr_cntr_incr_ireg2[10]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_5 
       (.I0(sel0[3]),
        .I1(sig_addr_cntr_incr_ireg2[9]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_6 
       (.I0(sel0[2]),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_6 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[12]_i_1 
       (.I0(Q[12]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[12]),
        .O(p_1_in[12]));
LUT5 #(
    .INIT(32'hFFFF0020)) 
     \sig_btt_cntr_im0[13]_i_1 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(mm2s_err),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_pop_xfer_reg0_out),
        .O(\n_0_sig_btt_cntr_im0[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[13]_i_2 
       (.I0(Q[13]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[13]),
        .O(p_1_in[13]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[13]_i_4 
       (.I0(sel0[7]),
        .I1(sig_addr_cntr_incr_ireg2[13]),
        .O(\n_0_sig_btt_cntr_im0[13]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[13]_i_5 
       (.I0(sel0[6]),
        .I1(sig_addr_cntr_incr_ireg2[12]),
        .O(\n_0_sig_btt_cntr_im0[13]_i_5 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[1]),
        .O(p_1_in[1]));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[2]_i_1 
       (.I0(Q[2]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[2]),
        .O(p_1_in[2]));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[3]_i_1 
       (.I0(Q[3]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[3]),
        .O(p_1_in[3]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_6 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[4]_i_1 
       (.I0(Q[4]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[4]),
        .O(p_1_in[4]));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[5]_i_1 
       (.I0(Q[5]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[5]),
        .O(p_1_in[5]));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[6]_i_1 
       (.I0(Q[6]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[6]),
        .O(p_1_in[6]));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[7]_i_1 
       (.I0(Q[7]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[7]),
        .O(p_1_in[7]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_3 
       (.I0(sel0[1]),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_4 
       (.I0(sel0[0]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_6 ));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[8]_i_1 
       (.I0(Q[8]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[8]),
        .O(p_1_in[8]));
LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
     \sig_btt_cntr_im0[9]_i_1 
       (.I0(Q[9]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(mm2s_err),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_btt_cntr_im00[9]),
        .O(p_1_in[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[0]),
        .Q(\n_0_sig_btt_cntr_im0_reg[0] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[10]),
        .Q(sel0[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[11]),
        .Q(sel0[5]),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[11]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[7]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[11]_i_2 ,\n_1_sig_btt_cntr_im0_reg[11]_i_2 ,\n_2_sig_btt_cntr_im0_reg[11]_i_2 ,\n_3_sig_btt_cntr_im0_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI(sel0[5:2]),
        .O(sig_btt_cntr_im00[11:8]),
        .S({\n_0_sig_btt_cntr_im0[11]_i_3 ,\n_0_sig_btt_cntr_im0[11]_i_4 ,\n_0_sig_btt_cntr_im0[11]_i_5 ,\n_0_sig_btt_cntr_im0[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[12]),
        .Q(sel0[6]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[13]),
        .Q(sel0[7]),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[13]_i_3 
       (.CI(\n_0_sig_btt_cntr_im0_reg[11]_i_2 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[13]_i_3_CO_UNCONNECTED [3:1],\n_3_sig_btt_cntr_im0_reg[13]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sel0[6]}),
        .O({\NLW_sig_btt_cntr_im0_reg[13]_i_3_O_UNCONNECTED [3:2],sig_btt_cntr_im00[13:12]}),
        .S({1'b0,1'b0,\n_0_sig_btt_cntr_im0[13]_i_4 ,\n_0_sig_btt_cntr_im0[13]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[1]),
        .Q(\n_0_sig_btt_cntr_im0_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[2]),
        .Q(\n_0_sig_btt_cntr_im0_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[3]),
        .Q(\n_0_sig_btt_cntr_im0_reg[3] ),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_sig_btt_cntr_im0_reg[3]_i_2 ,\n_1_sig_btt_cntr_im0_reg[3]_i_2 ,\n_2_sig_btt_cntr_im0_reg[3]_i_2 ,\n_3_sig_btt_cntr_im0_reg[3]_i_2 }),
        .CYINIT(1'b1),
        .DI({\n_0_sig_btt_cntr_im0_reg[3] ,\n_0_sig_btt_cntr_im0_reg[2] ,\n_0_sig_btt_cntr_im0_reg[1] ,\n_0_sig_btt_cntr_im0_reg[0] }),
        .O(sig_btt_cntr_im00[3:0]),
        .S({\n_0_sig_btt_cntr_im0[3]_i_3 ,\n_0_sig_btt_cntr_im0[3]_i_4 ,\n_0_sig_btt_cntr_im0[3]_i_5 ,\n_0_sig_btt_cntr_im0[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[4]),
        .Q(\n_0_sig_btt_cntr_im0_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[5]),
        .Q(\n_0_sig_btt_cntr_im0_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[6]),
        .Q(sel0[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[7]),
        .Q(sel0[1]),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[7]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[3]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[7]_i_2 ,\n_1_sig_btt_cntr_im0_reg[7]_i_2 ,\n_2_sig_btt_cntr_im0_reg[7]_i_2 ,\n_3_sig_btt_cntr_im0_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({sel0[1:0],\n_0_sig_btt_cntr_im0_reg[5] ,\n_0_sig_btt_cntr_im0_reg[4] }),
        .O(sig_btt_cntr_im00[7:4]),
        .S({\n_0_sig_btt_cntr_im0[7]_i_3 ,\n_0_sig_btt_cntr_im0[7]_i_4 ,\n_0_sig_btt_cntr_im0[7]_i_5 ,\n_0_sig_btt_cntr_im0[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[8]),
        .Q(sel0[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[9]),
        .Q(sel0[3]),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h8200000000000000)) 
     sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_im0),
        .I1(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(n_0_sig_btt_eq_b2mbaa_ireg1_i_2),
        .I4(n_0_sig_btt_eq_b2mbaa_ireg1_i_3),
        .I5(n_0_sig_btt_eq_b2mbaa_ireg1_i_4),
        .O(sig_btt_eq_b2mbaa_im0));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'h69)) 
     sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(\n_0_sig_btt_cntr_im0_reg[1] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_2));
LUT4 #(
    .INIT(16'h0800)) 
     sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(n_0_sig_btt_eq_b2mbaa_ireg1_i_5),
        .I1(n_0_sig_btt_eq_b2mbaa_ireg1_i_6),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ),
        .I3(n_0_sig_btt_eq_b2mbaa_ireg1_i_7),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_3));
LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
     sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[3]),
        .I3(sig_mbaa_addr_cntr_slice_im0[4]),
        .I4(n_0_sig_btt_eq_b2mbaa_ireg1_i_8),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_4));
LUT6 #(
    .INIT(64'h0001FFFEFFFE0001)) 
     sig_btt_eq_b2mbaa_ireg1_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_5));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT5 #(
    .INIT(32'h5556AAA9)) 
     sig_btt_eq_b2mbaa_ireg1_i_6
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_6));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT4 #(
    .INIT(16'h56A9)) 
     sig_btt_eq_b2mbaa_ireg1_i_7
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_7));
LUT2 #(
    .INIT(4'hE)) 
     sig_btt_eq_b2mbaa_ireg1_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_8));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_reset_reg));
LUT2 #(
    .INIT(4'h8)) 
     sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_btt_lt_b2mbaa_ireg1_i_10
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_10));
LUT6 #(
    .INIT(64'h1111141117177417)) 
     sig_btt_lt_b2mbaa_ireg1_i_3
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[5]),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_10),
        .I4(n_0_sig_btt_eq_b2mbaa_ireg1_i_8),
        .I5(\n_0_sig_btt_cntr_im0_reg[4] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_3));
LUT6 #(
    .INIT(64'h000001FE005657FE)) 
     sig_btt_lt_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[2] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_4));
LUT4 #(
    .INIT(16'h064E)) 
     sig_btt_lt_b2mbaa_ireg1_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_5));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_btt_lt_b2mbaa_ireg1_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_6));
LUT6 #(
    .INIT(64'h0660066060090660)) 
     sig_btt_lt_b2mbaa_ireg1_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(n_0_sig_btt_lt_b2mbaa_ireg1_i_10),
        .I5(n_0_sig_btt_eq_b2mbaa_ireg1_i_8),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_7));
LUT6 #(
    .INIT(64'h0606066060606009)) 
     sig_btt_lt_b2mbaa_ireg1_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(\n_0_sig_btt_cntr_im0_reg[2] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_8));
LUT4 #(
    .INIT(16'h6009)) 
     sig_btt_lt_b2mbaa_ireg1_i_9
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_reset_reg));
CARRY4 sig_btt_lt_b2mbaa_ireg1_reg_i_2
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2,n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2,n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2}),
        .CYINIT(1'b0),
        .DI({\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ,n_0_sig_btt_lt_b2mbaa_ireg1_i_3,n_0_sig_btt_lt_b2mbaa_ireg1_i_4,n_0_sig_btt_lt_b2mbaa_ireg1_i_5}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_sig_btt_lt_b2mbaa_ireg1_i_6,n_0_sig_btt_lt_b2mbaa_ireg1_i_7,n_0_sig_btt_lt_b2mbaa_ireg1_i_8,n_0_sig_btt_lt_b2mbaa_ireg1_i_9}));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT3 #(
    .INIT(8'h1E)) 
     \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'h5556)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT5 #(
    .INIT(32'h0001FFFE)) 
     \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ));
LUT6 #(
    .INIT(64'h5555555555555556)) 
     \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[4]),
        .I2(sig_mbaa_addr_cntr_slice_im0[3]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[4]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT4 #(
    .INIT(16'hFF80)) 
     sig_calc_error_pushed_i_1
       (.I0(mm2s_err),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(n_0_sig_calc_error_pushed_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_calc_error_pushed_i_1),
        .Q(sig_calc_error_pushed),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'hAAAAAAAACECCCCCC)) 
     sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg),
        .I1(mm2s_err),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_reset_reg),
        .O(n_0_sig_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_calc_error_reg_i_1),
        .Q(mm2s_err),
        .R(1'b0));
LUT6 #(
    .INIT(64'h3232323202323232)) 
     sig_cmd2addr_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_reset_reg),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_sf_allow_addr_req),
        .I5(sig_data2addr_stop_req),
        .O(n_0_sig_cmd2addr_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2addr_valid_i_1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT4 #(
    .INIT(16'h0322)) 
     sig_cmd2data_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_reset_reg),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_mstr2data_cmd_valid),
        .O(n_0_sig_cmd2data_valid_i_1));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     sig_cmd2data_valid_i_2
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_2 ),
        .O(sig_sm_ld_xfer_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2data_valid_i_1),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
LUT5 #(
    .INIT(32'h30332222)) 
     sig_cmd2dre_valid_i_1
       (.I0(n_0_sig_cmd2dre_valid_i_2),
        .I1(sig_reset_reg),
        .I2(I4),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2sf_cmd_valid),
        .O(n_0_sig_cmd2dre_valid_i_1));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     sig_cmd2dre_valid_i_2
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_2 ),
        .O(n_0_sig_cmd2dre_valid_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2dre_valid_i_1),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT5 #(
    .INIT(32'hA900A9FF)) 
     \sig_dbeat_cntr[0]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I3(sig_data2mstr_cmd_ready),
        .I4(I2),
        .O(D));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \sig_dbeat_cntr[1]_i_2 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT5 #(
    .INIT(32'h0001FFFE)) 
     \sig_dbeat_cntr[2]_i_2 
       (.I0(O3),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .O(O5));
LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
     \sig_dbeat_cntr[3]_i_2 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(O3),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .O(O6));
LUT6 #(
    .INIT(64'h9696969699666666)) 
     \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I4(sig_first_xfer_im0),
        .I5(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_finish_addr_offset_im1[1]));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT4 #(
    .INIT(16'h000E)) 
     sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg12_out),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_reset_reg),
        .O(n_0_sig_first_xfer_im0_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_first_xfer_im0_i_1),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     sig_input_burst_type_reg_i_1
       (.I0(sig_input_burst_type_reg),
        .I1(sig_push_input_reg12_out),
        .I2(Q[14]),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .I5(sig_reset_reg),
        .O(n_0_sig_input_burst_type_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_input_burst_type_reg_i_1),
        .Q(sig_input_burst_type_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     sig_input_eof_reg_i_1
       (.I0(sig_mstr2sf_eof),
        .I1(sig_push_input_reg12_out),
        .I2(Q[15]),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .I5(sig_reset_reg),
        .O(n_0_sig_input_eof_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_input_eof_reg_i_1),
        .Q(sig_mstr2sf_eof),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     sig_input_reg_empty_i_1
       (.I0(sig_push_input_reg12_out),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(sig_sm_pop_input_reg),
        .I4(sig_reset_reg),
        .O(n_0_sig_input_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_input_reg_empty_i_1),
        .Q(sig_input_reg_empty),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     \sig_input_tag_reg[0]_i_1 
       (.I0(sig_mstr2sf_tag),
        .I1(sig_push_input_reg12_out),
        .I2(Q[48]),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .I5(sig_reset_reg),
        .O(\n_0_sig_input_tag_reg[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_input_tag_reg[0]_i_1 ),
        .Q(sig_mstr2sf_tag),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT4 #(
    .INIT(16'h003A)) 
     sig_ld_xfer_reg_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_reset_reg),
        .O(n_0_sig_ld_xfer_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_xfer_reg_i_1),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
LUT4 #(
    .INIT(16'h000E)) 
     sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_reset_reg),
        .O(n_0_sig_ld_xfer_reg_tmp_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_xfer_reg_tmp_i_1),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_reset_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(O11[0]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[10]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(O11[10]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[11]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(O11[11]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[12]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(O11[12]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[13]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(O11[13]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[14]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(O11[14]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[15]_i_1 
       (.I0(p_1_in_0),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(O11[15]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[16]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(O11[16]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[17]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(O11[17]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[18]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(O11[18]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[19]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(O11[19]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(O11[1]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[20]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(O11[20]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[21]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(O11[21]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[22]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(O11[22]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[23]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(O11[23]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[24]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(O11[24]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[25]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(O11[25]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[26]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(O11[26]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[27]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(O11[27]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[28]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(O11[28]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[29]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(O11[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(O11[2]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[30]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(O11[30]));
LUT4 #(
    .INIT(16'h0080)) 
     \sig_next_addr_reg[31]_i_2 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(sig_sf_allow_addr_req),
        .I3(sig_data2addr_stop_req),
        .O(sig_push_addr_reg1_out));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[31]_i_3 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(O11[31]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(O11[3]));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(O11[4]));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(O11[5]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[6]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(O11[6]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[7]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(O11[7]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[8]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(O11[8]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[9]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(O11[9]));
LUT6 #(
    .INIT(64'h88888888FFF00000)) 
     sig_next_cmd_cmplt_reg_i_10
       (.I0(n_0_sig_addr_aligned_ireg1_reg),
        .I1(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_btt_eq_b2mbaa_ireg1),
        .I4(sig_brst_cnt_eq_zero_ireg1),
        .I5(n_0_sig_no_btt_residue_ireg1_reg),
        .O(sig_last_xfer_valid_im1));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_next_cmd_cmplt_reg_i_3
       (.I0(sig_last_xfer_valid_im1),
        .I1(mm2s_err),
        .O(sig_mstr2data_cmd_cmplt));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT2 #(
    .INIT(4'h2)) 
     sig_next_cmd_cmplt_reg_i_6
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg),
        .O(O1));
LUT2 #(
    .INIT(4'h8)) 
     sig_next_eof_reg_i_1
       (.I0(sig_last_xfer_valid_im1),
        .I1(sig_mstr2sf_eof),
        .O(sig_mstr2data_eof));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT5 #(
    .INIT(32'hFDDD0DDD)) 
     \sig_next_last_strb_reg[0]_i_1 
       (.I0(sig_last_xfer_valid_im1),
        .I1(sig_xfer_end_strb_ireg3[0]),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_first_xfer_im0),
        .I4(sig_xfer_strt_strb_ireg3[0]),
        .O(O2[0]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'hFDDD0DDD)) 
     \sig_next_last_strb_reg[1]_i_1 
       (.I0(sig_last_xfer_valid_im1),
        .I1(sig_xfer_end_strb_ireg3[1]),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_first_xfer_im0),
        .I4(sig_xfer_strt_strb_ireg3[1]),
        .O(O2[1]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT5 #(
    .INIT(32'hFDDD0DDD)) 
     \sig_next_last_strb_reg[2]_i_1 
       (.I0(sig_last_xfer_valid_im1),
        .I1(sig_xfer_end_strb_ireg3[2]),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_first_xfer_im0),
        .I4(sig_xfer_strt_strb_ireg3[2]),
        .O(O2[2]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT5 #(
    .INIT(32'hFDDD0DDD)) 
     \sig_next_last_strb_reg[3]_i_1 
       (.I0(sig_last_xfer_valid_im1),
        .I1(sig_xfer_end_strb_ireg3[3]),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_first_xfer_im0),
        .I4(sig_xfer_strt_strb_ireg3[3]),
        .O(O2[3]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \sig_next_len_reg[0]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .O(I3[0]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \sig_next_len_reg[1]_i_1 
       (.I0(O3),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .O(I3[1]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \sig_next_len_reg[2]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I4(O3),
        .O(I3[2]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \sig_next_len_reg[3]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I4(O3),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .O(I3[3]));
LUT6 #(
    .INIT(64'h1115BBBFBBBFBBBF)) 
     sig_next_sequential_reg_i_1
       (.I0(n_0_sig_no_btt_residue_ireg1_reg),
        .I1(sig_brst_cnt_eq_zero_ireg1),
        .I2(sig_btt_eq_b2mbaa_ireg1),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .I5(n_0_sig_addr_aligned_ireg1_reg),
        .O(sig_fifo_next_sequential));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[0]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(O10[0]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[1]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(O10[1]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[2]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(O10[2]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[3]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(O10[3]));
LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
     sig_no_btt_residue_ireg1_i_1
       (.I0(n_0_sig_no_btt_residue_ireg1_i_2),
        .I1(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I4(sig_no_btt_residue_ireg1),
        .I5(n_0_sig_no_btt_residue_ireg1_reg),
        .O(n_0_sig_no_btt_residue_ireg1_i_1));
LUT4 #(
    .INIT(16'h0001)) 
     sig_no_btt_residue_ireg1_i_2
       (.I0(sig_reset_reg),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[5] ),
        .O(n_0_sig_no_btt_residue_ireg1_i_2));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_no_btt_residue_ireg1_i_3
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_calc1_reg),
        .O(sig_no_btt_residue_ireg1));
FDRE #(
    .INIT(1'b0)) 
     sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_no_btt_residue_ireg1_i_1),
        .Q(n_0_sig_no_btt_residue_ireg1_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'h000000E2)) 
     sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_push_input_reg12_out),
        .I4(sig_reset_reg),
        .O(n_0_sig_parent_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_parent_done_i_1),
        .Q(sig_parent_done),
        .R(1'b0));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .I1(sig_addr_cntr_incr_ireg2[11]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I1(sig_addr_cntr_incr_ireg2[10]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I1(sig_addr_cntr_incr_ireg2[9]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in_0),
        .I1(sig_addr_cntr_incr_ireg2[15]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(sig_addr_cntr_incr_ireg2[14]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(sig_addr_cntr_incr_ireg2[13]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(sig_addr_cntr_incr_ireg2[12]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[0] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[10] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[11] ),
        .R(sig_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[11] ,\n_0_sig_addr_cntr_lsh_im0_reg[10] ,\n_0_sig_addr_cntr_lsh_im0_reg[9] ,\n_0_sig_addr_cntr_lsh_im0_reg[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[12] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[13] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[14] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,\n_0_sig_addr_cntr_lsh_im0_reg[14] ,\n_0_sig_addr_cntr_lsh_im0_reg[13] ,\n_0_sig_addr_cntr_lsh_im0_reg[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[3] ),
        .R(sig_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[6] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[7] ),
        .R(sig_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[7] ,\n_0_sig_addr_cntr_lsh_im0_reg[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[8] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[9] ),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h8888888F88888888)) 
     sig_sm_halt_reg_i_1
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ),
        .I1(n_0_sig_sm_halt_reg_i_2),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_2 ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .O(sig_sm_halt_ns));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_sm_halt_reg_i_2
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .O(n_0_sig_sm_halt_reg_i_2));
FDSE #(
    .INIT(1'b0)) 
     sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'h10)) 
     sig_sm_ld_calc1_reg_i_1
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_2 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_3 ),
        .O(sig_sm_ld_calc1_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc1_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'h40)) 
     sig_sm_ld_calc2_reg_i_1
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_2 ),
        .O(sig_sm_ld_calc2_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'h40)) 
     sig_sm_ld_calc3_reg_i_1
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_2 ),
        .O(sig_sm_ld_calc3_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0000000001000000)) 
     sig_sm_pop_input_reg_i_1
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I2(sig_calc_error_pushed),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I4(sig_parent_done),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_2 ),
        .O(sig_sm_pop_input_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_reset_reg));
LUT5 #(
    .INIT(32'h000A0C0A)) 
     \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[0]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .I2(sig_reset_reg),
        .I3(sig_sm_ld_calc2_reg),
        .I4(sig_addr_incr_ge_bpdb_im1),
        .O(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ));
LUT5 #(
    .INIT(32'h000A0C0A)) 
     \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I2(sig_reset_reg),
        .I3(sig_sm_ld_calc2_reg),
        .I4(sig_addr_incr_ge_bpdb_im1),
        .O(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .I3(sig_strbgen_bytes_ireg2[2]),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ));
LUT5 #(
    .INIT(32'hFEFEFEAE)) 
     \sig_strbgen_bytes_ireg2[2]_i_2 
       (.I0(\n_0_sig_strbgen_bytes_ireg2[2]_i_3 ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[5] ),
        .O(sig_addr_incr_ge_bpdb_im1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0F0D)) 
     \sig_strbgen_bytes_ireg2[2]_i_3 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[2]),
        .R(sig_reset_reg));
LUT2 #(
    .INIT(4'hB)) 
     \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\n_0_sig_xfer_end_strb_ireg3[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(sig_xfer_end_strb_im2));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\n_0_sig_xfer_end_strb_ireg3[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_end_strb_ireg3[1]_i_1 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_end_strb_im2),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_end_strb_ireg3[3]_i_1 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_reset_reg));
LUT4 #(
    .INIT(16'h1310)) 
     sig_xfer_len_eq_0_ireg3_i_1
       (.I0(O4),
        .I1(sig_reset_reg),
        .I2(sig_sm_ld_calc3_reg),
        .I3(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAB)) 
     sig_xfer_len_eq_0_ireg3_i_2
       (.I0(O3),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .O(O4));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_xfer_len_eq_0_ireg3_i_1),
        .Q(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT4 #(
    .INIT(16'hBFBA)) 
     sig_xfer_reg_empty_i_1
       (.I0(sig_reset_reg),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_pop_xfer_reg0_out),
        .O(n_0_sig_xfer_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_xfer_reg_empty_i_1),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .O(sig_xfer_strt_strb_im2[0]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT4 #(
    .INIT(16'h5554)) 
     \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_bytes_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(sig_xfer_strt_strb_im2[1]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT5 #(
    .INIT(32'h37767744)) 
     \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_bytes_ireg2[0]),
        .I3(sig_strbgen_bytes_ireg2[2]),
        .I4(sig_strbgen_bytes_ireg2[1]),
        .O(sig_xfer_strt_strb_im2[2]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT5 #(
    .INIT(32'h3F7CECCC)) 
     \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[0]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_bytes_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[1]),
        .O(sig_xfer_strt_strb_im2[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[0]),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_sf" *) 
module axi_dma_0_axi_datamover_rd_sf
   (p_2_out,
    DOBDO,
    sig_data_fifo_wr_cnt,
    O1,
    sig_sf_allow_addr_req,
    sig_inhibit_rdy_n,
    O2,
    O3,
    O4,
    sig_slast_with_stop,
    p_3_out,
    I3,
    m_axi_mm2s_aclk,
    SR,
    p_3_out_0,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_mstr2sf_cmd_valid,
    p_0_in2_in,
    p_0_in5_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    sig_skid2dre_wready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    I2,
    sig_sstrb_stop_mask,
    I4,
    sig_init_reg2,
    sig_reset_reg);
  output [31:0]p_2_out;
  output [4:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output O1;
  output sig_sf_allow_addr_req;
  output sig_inhibit_rdy_n;
  output O2;
  output O3;
  output O4;
  output sig_slast_with_stop;
  output p_3_out;
  output [3:0]I3;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input p_3_out_0;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_mstr2sf_cmd_valid;
  input p_0_in2_in;
  input p_0_in5_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input sig_skid2dre_wready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I1;
  input I2;
  input [3:0]sig_sstrb_stop_mask;
  input I4;
  input sig_init_reg2;
  input sig_reset_reg;

  wire [5:0]DIBDI;
  wire [4:0]DOBDO;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire \n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire n_0_sig_ok_to_post_rd_addr_i_4;
  wire n_0_sig_ok_to_post_rd_addr_i_5;
  wire \n_0_sig_token_cntr[0]_i_1 ;
  wire \n_0_sig_token_cntr[1]_i_1 ;
  wire \n_0_sig_token_cntr[2]_i_1 ;
  wire \n_0_sig_token_cntr[3]_i_1 ;
  wire \n_0_sig_token_cntr[3]_i_2 ;
  wire n_43_I_DATA_FIFO;
  wire n_48_I_DATA_FIFO;
  wire n_50_I_DATA_FIFO;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire [31:0]p_2_out;
  wire p_3_out;
  wire p_3_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_dfifo_cmd_cmplt_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_mstr2sf_cmd_valid;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_sf_allow_addr_req;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;
  wire [3:0]sig_token_cntr_reg__0;

axi_dma_0_axi_datamover_sfifo_autord I_DATA_FIFO
       (.DIBDI(DIBDI),
        .DOBDO({sig_dfifo_cmd_cmplt_out,DOBDO}),
        .I1(\n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I2(n_0_sig_ok_to_post_rd_addr_i_4),
        .I3(I3),
        .I4(I4),
        .I5(n_0_sig_ok_to_post_rd_addr_i_5),
        .O1(sig_data_fifo_wr_cnt),
        .O2(n_43_I_DATA_FIFO),
        .O3(O3),
        .O4(O4),
        .O5(n_48_I_DATA_FIFO),
        .O6(n_50_I_DATA_FIFO),
        .Q(sig_token_cntr_reg__0[2:0]),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .p_3_out_0(p_3_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request));
axi_dma_0_axi_datamover_fifo__parameterized1 \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.DOBDO(sig_dfifo_cmd_cmplt_out),
        .I1(n_43_I_DATA_FIFO),
        .I2(\n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .O1(O1),
        .O2(sig_inhibit_rdy_n),
        .O3(O2),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_rd_empty(sig_rd_empty),
        .sig_reset_reg(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \OMIT_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_48_I_DATA_FIFO),
        .Q(\n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT5 #(
    .INIT(32'hFFFFFFDC)) 
     sig_ok_to_post_rd_addr_i_4
       (.I0(I1),
        .I1(sig_token_cntr_reg__0[3]),
        .I2(sig_token_cntr_reg__0[0]),
        .I3(sig_token_cntr_reg__0[1]),
        .I4(sig_token_cntr_reg__0[2]),
        .O(n_0_sig_ok_to_post_rd_addr_i_4));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT4 #(
    .INIT(16'h01FE)) 
     sig_ok_to_post_rd_addr_i_5
       (.I0(sig_token_cntr_reg__0[2]),
        .I1(sig_token_cntr_reg__0[1]),
        .I2(sig_token_cntr_reg__0[0]),
        .I3(sig_token_cntr_reg__0[3]),
        .O(n_0_sig_ok_to_post_rd_addr_i_5));
FDRE #(
    .INIT(1'b0)) 
     sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_50_I_DATA_FIFO),
        .Q(sig_sf_allow_addr_req),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg__0[0]),
        .O(\n_0_sig_token_cntr[0]_i_1 ));
LUT6 #(
    .INIT(64'h9A9A65759A9A6525)) 
     \sig_token_cntr[1]_i_1 
       (.I0(sig_token_cntr_reg__0[1]),
        .I1(I1),
        .I2(I2),
        .I3(sig_token_cntr_reg__0[2]),
        .I4(sig_token_cntr_reg__0[0]),
        .I5(sig_token_cntr_reg__0[3]),
        .O(\n_0_sig_token_cntr[1]_i_1 ));
LUT6 #(
    .INIT(64'h9AAAAA759AAAAA25)) 
     \sig_token_cntr[2]_i_1 
       (.I0(sig_token_cntr_reg__0[2]),
        .I1(I1),
        .I2(I2),
        .I3(sig_token_cntr_reg__0[1]),
        .I4(sig_token_cntr_reg__0[0]),
        .I5(sig_token_cntr_reg__0[3]),
        .O(\n_0_sig_token_cntr[2]_i_1 ));
LUT6 #(
    .INIT(64'h0003FFFEFFFD0000)) 
     \sig_token_cntr[3]_i_1 
       (.I0(sig_token_cntr_reg__0[3]),
        .I1(sig_token_cntr_reg__0[0]),
        .I2(sig_token_cntr_reg__0[1]),
        .I3(sig_token_cntr_reg__0[2]),
        .I4(I2),
        .I5(I1),
        .O(\n_0_sig_token_cntr[3]_i_1 ));
LUT6 #(
    .INIT(64'hFF7F0080EEEE0101)) 
     \sig_token_cntr[3]_i_2 
       (.I0(sig_token_cntr_reg__0[0]),
        .I1(sig_token_cntr_reg__0[1]),
        .I2(I2),
        .I3(I1),
        .I4(sig_token_cntr_reg__0[3]),
        .I5(sig_token_cntr_reg__0[2]),
        .O(\n_0_sig_token_cntr[3]_i_2 ));
(* counter = "16" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_token_cntr[3]_i_1 ),
        .D(\n_0_sig_token_cntr[0]_i_1 ),
        .Q(sig_token_cntr_reg__0[0]),
        .R(SR));
(* counter = "16" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_token_cntr[3]_i_1 ),
        .D(\n_0_sig_token_cntr[1]_i_1 ),
        .Q(sig_token_cntr_reg__0[1]),
        .R(SR));
(* counter = "16" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_token_cntr[3]_i_1 ),
        .D(\n_0_sig_token_cntr[2]_i_1 ),
        .Q(sig_token_cntr_reg__0[2]),
        .R(SR));
(* counter = "16" *) 
   FDSE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_token_cntr[3]_i_1 ),
        .D(\n_0_sig_token_cntr[3]_i_2 ),
        .Q(sig_token_cntr_reg__0[3]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module axi_dma_0_axi_datamover_rd_status_cntl
   (D,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    I2,
    sig_rd_sts_tag_reg0,
    sig_push_rd_sts_reg,
    m_axi_mm2s_aclk,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_reg_full0,
    I1,
    sig_coelsc_tag_reg,
    sig_stat2rsc_status_ready,
    sig_data2rsc_calc_err,
    sig_data2rsc_slverr);
  output [3:0]D;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [0:0]I2;
  input sig_rd_sts_tag_reg0;
  input sig_push_rd_sts_reg;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_decerr_reg0;
  input sig_rd_sts_reg_full0;
  input I1;
  input [0:0]sig_coelsc_tag_reg;
  input sig_stat2rsc_status_ready;
  input sig_data2rsc_calc_err;
  input sig_data2rsc_slverr;

  wire [3:0]D;
  wire I1;
  wire [0:0]I2;
  wire m_axi_mm2s_aclk;
  wire [0:0]sig_coelsc_tag_reg;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_slverr;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .O(I2));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(D[2]),
        .R(sig_rd_sts_tag_reg0));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_interr_reg_i_3
       (.I0(D[1]),
        .I1(sig_data2rsc_calc_err),
        .O(sig_rd_sts_interr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(D[1]),
        .R(sig_rd_sts_tag_reg0));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(I1),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_tag_reg0));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_slverr_reg_i_1
       (.I0(D[3]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(D[3]),
        .R(sig_rd_sts_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_coelsc_tag_reg),
        .Q(D[0]),
        .R(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module axi_dma_0_axi_datamover_rddata_cntl
   (sig_data2mstr_cmd_ready,
    sig_next_calc_error_reg,
    O1,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2rsc_calc_err,
    sig_data2rsc_slverr,
    sig_coelsc_tag_reg,
    sig_data2addr_stop_req,
    sig_push_rd_sts_reg,
    sig_rd_sts_reg_full0,
    sig_rd_sts_decerr_reg0,
    Q,
    DIBDI,
    p_3_out,
    m_axi_mm2s_rready,
    O2,
    O4,
    O5,
    O6,
    O7,
    sig_mstr2data_cmd_cmplt,
    m_axi_mm2s_aclk,
    mm2s_err,
    SR,
    sig_fifo_next_sequential,
    sig_mstr2data_eof,
    sig_mstr2sf_tag,
    sig_rsc2data_ready,
    D,
    I1,
    I2,
    I3,
    O3,
    I4,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I5,
    sig_data_fifo_wr_cnt,
    m_axi_mm2s_rvalid,
    sig_stat2rsc_status_ready,
    sig_rsc2stat_status_valid,
    sig_sf_allow_addr_req,
    sig_addr2rsc_cmd_fifo_empty,
    sig_mstr2addr_cmd_valid,
    m_axi_mm2s_rresp,
    sig_stop_request,
    m_axis_mm2s_tready,
    sig_reset_reg,
    I6,
    sig_mvalid_stop,
    I7,
    p_0_in2_in,
    I8,
    sig_addr2rsc_calc_error,
    sig_rst2all_stop_request,
    sig_addr2data_addr_posted,
    I9,
    I10);
  output sig_data2mstr_cmd_ready;
  output sig_next_calc_error_reg;
  output O1;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_data2rsc_calc_err;
  output sig_data2rsc_slverr;
  output [0:0]sig_coelsc_tag_reg;
  output sig_data2addr_stop_req;
  output sig_push_rd_sts_reg;
  output sig_rd_sts_reg_full0;
  output sig_rd_sts_decerr_reg0;
  output [0:0]Q;
  output [5:0]DIBDI;
  output p_3_out;
  output m_axi_mm2s_rready;
  output O2;
  output O4;
  output O5;
  output O6;
  output O7;
  input sig_mstr2data_cmd_cmplt;
  input m_axi_mm2s_aclk;
  input mm2s_err;
  input [0:0]SR;
  input sig_fifo_next_sequential;
  input sig_mstr2data_eof;
  input [0:0]sig_mstr2sf_tag;
  input sig_rsc2data_ready;
  input [0:0]D;
  input [0:0]I1;
  input I2;
  input I3;
  input [0:0]O3;
  input I4;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I5;
  input [0:0]sig_data_fifo_wr_cnt;
  input m_axi_mm2s_rvalid;
  input sig_stat2rsc_status_ready;
  input sig_rsc2stat_status_valid;
  input sig_sf_allow_addr_req;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_mstr2addr_cmd_valid;
  input [1:0]m_axi_mm2s_rresp;
  input sig_stop_request;
  input m_axis_mm2s_tready;
  input sig_reset_reg;
  input I6;
  input sig_mvalid_stop;
  input I7;
  input p_0_in2_in;
  input I8;
  input sig_addr2rsc_calc_error;
  input sig_rst2all_stop_request;
  input sig_addr2data_addr_posted;
  input [3:0]I9;
  input [3:0]I10;

  wire [0:0]D;
  wire [5:0]DIBDI;
  wire \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_set ;
  wire [0:0]I1;
  wire [3:0]I10;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [3:0]I9;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_tready;
  wire mm2s_err;
  wire n_0_m_axi_mm2s_rready_INST_0_i_1;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire \n_0_sig_dbeat_cntr[5]_i_2 ;
  wire \n_0_sig_dbeat_cntr[6]_i_2 ;
  wire \n_0_sig_dbeat_cntr[7]_i_1 ;
  wire \n_0_sig_dbeat_cntr[7]_i_3 ;
  wire n_0_sig_dqual_reg_empty_i_1;
  wire n_0_sig_dqual_reg_full_i_1;
  wire n_0_sig_first_dbeat_i_1;
  wire n_0_sig_first_dbeat_i_2;
  wire n_0_sig_first_dbeat_reg;
  wire n_0_sig_halt_reg_i_1;
  wire n_0_sig_last_dbeat_i_1;
  wire n_0_sig_last_dbeat_i_2;
  wire n_0_sig_last_dbeat_i_3;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_ld_new_cmd_reg_i_1;
  wire n_0_sig_next_cmd_cmplt_reg_i_5;
  wire n_0_sig_next_cmd_cmplt_reg_i_7;
  wire n_0_sig_next_cmd_cmplt_reg_i_8;
  wire n_0_sig_next_cmd_cmplt_reg_i_9;
  wire n_0_sig_s_ready_dup_i_2;
  wire [7:1]p_0_in;
  wire p_0_in2_in;
  wire p_3_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_posted_cntr_eq_0;
  wire sig_clr_dqual_reg;
  wire sig_cmd_cmplt_last_dbeat;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire [0:0]sig_coelsc_tag_reg;
  wire sig_coelsc_tag_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire [7:1]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_fifo_next_sequential;
  wire sig_good_mmap_dbeat10_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_eof;
  wire [0:0]sig_mstr2sf_tag;
  wire sig_mvalid_stop;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [0:0]sig_next_tag_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_sf_allow_addr_req;
  wire sig_stat2rsc_status_ready;
  wire sig_stop_request;

LUT5 #(
    .INIT(32'hFFFDCCFD)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_10 
       (.I0(n_0_sig_last_dbeat_reg),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[0]),
        .I3(n_0_sig_first_dbeat_reg),
        .I4(sig_next_strt_strb_reg[0]),
        .O(DIBDI[0]));
LUT5 #(
    .INIT(32'h55100000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_4 
       (.I0(sig_data_fifo_wr_cnt),
        .I1(sig_data2rsc_valid),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2addr_stop_req),
        .I4(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .O(p_3_out));
LUT4 #(
    .INIT(16'hF888)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_5 
       (.I0(sig_data2addr_stop_req),
        .I1(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .I2(m_axi_mm2s_rlast),
        .I3(sig_next_cmd_cmplt_reg),
        .O(DIBDI[5]));
LUT4 #(
    .INIT(16'hF888)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_6 
       (.I0(sig_data2addr_stop_req),
        .I1(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .I2(m_axi_mm2s_rlast),
        .I3(sig_next_eof_reg),
        .O(DIBDI[4]));
LUT5 #(
    .INIT(32'hFFFDCCFD)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_7 
       (.I0(n_0_sig_last_dbeat_reg),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[3]),
        .I3(n_0_sig_first_dbeat_reg),
        .I4(sig_next_strt_strb_reg[3]),
        .O(DIBDI[3]));
LUT5 #(
    .INIT(32'hFFFDCCFD)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_8 
       (.I0(n_0_sig_last_dbeat_reg),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[2]),
        .I3(n_0_sig_first_dbeat_reg),
        .I4(sig_next_strt_strb_reg[2]),
        .O(DIBDI[2]));
LUT5 #(
    .INIT(32'hFFFDCCFD)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_9 
       (.I0(n_0_sig_last_dbeat_reg),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[1]),
        .I3(n_0_sig_first_dbeat_reg),
        .I4(sig_next_strt_strb_reg[1]),
        .O(DIBDI[1]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT4 #(
    .INIT(16'h4500)) 
     m_axi_mm2s_rready_INST_0
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2addr_stop_req),
        .I2(sig_data_fifo_wr_cnt),
        .I3(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .O(m_axi_mm2s_rready));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT5 #(
    .INIT(32'h0000FE00)) 
     m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .O(n_0_m_axi_mm2s_rready_INST_0_i_1));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT5 #(
    .INIT(32'hAAD554AA)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(O1),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT5 #(
    .INIT(32'hCCE698CC)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(O1),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT5 #(
    .INIT(32'hF0F8E0F0)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(O1),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     sig_coelsc_decerr_reg_i_1
       (.I0(m_axi_mm2s_rresp[1]),
        .I1(m_axi_mm2s_rresp[0]),
        .I2(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_coelsc_interr_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_data2rsc_calc_err),
        .O(sig_coelsc_interr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_tag_reg0));
LUT5 #(
    .INIT(32'h7000FFFF)) 
     sig_coelsc_reg_full_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_data2rsc_valid),
        .I3(sig_rsc2data_ready),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_coelsc_tag_reg0));
LUT4 #(
    .INIT(16'hF444)) 
     sig_coelsc_reg_full_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_good_mmap_dbeat10_out),
        .I2(sig_next_calc_error_reg),
        .I3(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
LUT3 #(
    .INIT(8'hF8)) 
     sig_coelsc_reg_full_i_3
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_next_calc_error_reg),
        .O(sig_cmd_cmplt_last_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     sig_coelsc_slverr_reg_i_1
       (.I0(m_axi_mm2s_rresp[0]),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg),
        .Q(sig_coelsc_tag_reg),
        .R(sig_coelsc_tag_reg0));
LUT5 #(
    .INIT(32'h9F90909F)) 
     \sig_dbeat_cntr[1]_i_1 
       (.I0(O3),
        .I1(I4),
        .I2(sig_data2mstr_cmd_ready),
        .I3(Q),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .O(p_0_in[1]));
LUT5 #(
    .INIT(32'h77744447)) 
     \sig_dbeat_cntr[2]_i_1 
       (.I0(I3),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(Q),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .O(p_0_in[2]));
LUT6 #(
    .INIT(64'h7777777444444447)) 
     \sig_dbeat_cntr[3]_i_1 
       (.I0(I2),
        .I1(sig_data2mstr_cmd_ready),
        .I2(Q),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_dbeat_cntr_reg__0[3]),
        .O(p_0_in[3]));
LUT6 #(
    .INIT(64'h4444444444444441)) 
     \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(Q),
        .O(p_0_in[4]));
LUT4 #(
    .INIT(16'h4441)) 
     \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(\n_0_sig_dbeat_cntr[5]_i_2 ),
        .I3(Q),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[4]),
        .O(\n_0_sig_dbeat_cntr[5]_i_2 ));
LUT4 #(
    .INIT(16'h4441)) 
     \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(\n_0_sig_dbeat_cntr[6]_i_2 ),
        .I3(Q),
        .O(p_0_in[6]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \sig_dbeat_cntr[6]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[5]),
        .O(\n_0_sig_dbeat_cntr[6]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFAAA8)) 
     \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_good_mmap_dbeat10_out),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(Q),
        .I3(\n_0_sig_dbeat_cntr[7]_i_3 ),
        .I4(sig_data2mstr_cmd_ready),
        .O(\n_0_sig_dbeat_cntr[7]_i_1 ));
LUT4 #(
    .INIT(16'h4441)) 
     \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(\n_0_sig_dbeat_cntr[7]_i_3 ),
        .I3(Q),
        .O(p_0_in[7]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sig_dbeat_cntr[7]_i_3 
       (.I0(sig_dbeat_cntr_reg__0[5]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .I5(sig_dbeat_cntr_reg__0[6]),
        .O(\n_0_sig_dbeat_cntr[7]_i_3 ));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(I1),
        .Q(Q),
        .R(SR));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     sig_dqual_reg_empty_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dqual_reg_empty),
        .I2(sig_clr_dqual_reg),
        .O(n_0_sig_dqual_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_empty_i_1),
        .Q(sig_dqual_reg_empty),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_dqual_reg_full_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_clr_dqual_reg),
        .O(n_0_sig_dqual_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_full_i_1),
        .Q(sig_dqual_reg_full),
        .R(1'b0));
LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
     sig_first_dbeat_i_1
       (.I0(n_0_sig_first_dbeat_reg),
        .I1(I8),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_good_mmap_dbeat10_out),
        .I4(n_0_sig_first_dbeat_i_2),
        .I5(sig_data2mstr_cmd_ready),
        .O(n_0_sig_first_dbeat_i_1));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_first_dbeat_i_2
       (.I0(\n_0_sig_dbeat_cntr[7]_i_3 ),
        .I1(Q),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .O(n_0_sig_first_dbeat_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_first_dbeat_i_1),
        .Q(n_0_sig_first_dbeat_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA800A800A8000000)) 
     sig_halt_cmplt_i_2__0
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr2rsc_calc_error),
        .I2(sig_addr2rsc_cmd_fifo_empty),
        .I3(sig_halt_reg_dly3),
        .I4(sig_addr_posted_cntr_eq_0),
        .I5(sig_next_calc_error_reg),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT3 #(
    .INIT(8'h01)) 
     sig_halt_cmplt_i_3
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_eq_0));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(n_0_sig_halt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_reg_i_1),
        .Q(sig_data2addr_stop_req),
        .R(SR));
LUT6 #(
    .INIT(64'h50CC50FC50CC500C)) 
     sig_last_dbeat_i_1
       (.I0(I8),
        .I1(n_0_sig_last_dbeat_i_2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_data2mstr_cmd_ready),
        .I4(n_0_sig_last_dbeat_i_3),
        .I5(n_0_sig_last_dbeat_reg),
        .O(n_0_sig_last_dbeat_i_1));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT5 #(
    .INIT(32'h00002000)) 
     sig_last_dbeat_i_2
       (.I0(sig_good_mmap_dbeat10_out),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(Q),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(\n_0_sig_dbeat_cntr[7]_i_3 ),
        .O(n_0_sig_last_dbeat_i_2));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_last_dbeat_i_3
       (.I0(n_0_sig_first_dbeat_i_2),
        .I1(sig_good_mmap_dbeat10_out),
        .O(n_0_sig_last_dbeat_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_last_dbeat_i_1),
        .Q(n_0_sig_last_dbeat_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(sig_good_mmap_dbeat10_out),
        .O(sig_last_mmap_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(O1),
        .R(SR));
LUT3 #(
    .INIT(8'h08)) 
     sig_ld_new_cmd_reg_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(n_0_sig_ld_new_cmd_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_new_cmd_reg_i_1),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'h01000000)) 
     sig_m_valid_dup_i_1
       (.I0(\ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_set ),
        .I1(sig_reset_reg),
        .I2(sig_mvalid_stop),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(I7),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT5 #(
    .INIT(32'hF400F0F0)) 
     sig_m_valid_dup_i_2
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_stop_request),
        .I3(m_axis_mm2s_tready),
        .I4(p_0_in2_in),
        .O(\ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_set ));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(mm2s_err),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
LUT6 #(
    .INIT(64'h10000000FFFFFFFF)) 
     sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_next_calc_error_reg),
        .I2(m_axi_mm2s_rlast),
        .I3(sig_dqual_reg_full),
        .I4(sig_good_mmap_dbeat10_out),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_clr_dqual_reg));
LUT6 #(
    .INIT(64'h4440404040404040)) 
     sig_next_cmd_cmplt_reg_i_2
       (.I0(n_0_sig_next_cmd_cmplt_reg_i_5),
        .I1(I5),
        .I2(sig_dqual_reg_empty),
        .I3(n_0_sig_next_cmd_cmplt_reg_i_7),
        .I4(n_0_sig_next_cmd_cmplt_reg_i_8),
        .I5(n_0_sig_next_cmd_cmplt_reg_i_9),
        .O(sig_data2mstr_cmd_ready));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT5 #(
    .INIT(32'h00B00000)) 
     sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_data2addr_stop_req),
        .I1(sig_data_fifo_wr_cnt),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2rsc_valid),
        .I4(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .O(sig_good_mmap_dbeat10_out));
LUT5 #(
    .INIT(32'hF4444444)) 
     sig_next_cmd_cmplt_reg_i_5
       (.I0(sig_stat2rsc_status_ready),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(n_0_sig_next_cmd_cmplt_reg_i_5));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_next_cmd_cmplt_reg_i_7
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .O(n_0_sig_next_cmd_cmplt_reg_i_7));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_next_cmd_cmplt_reg_i_8
       (.I0(sig_next_sequential_reg),
        .I1(n_0_sig_last_dbeat_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .O(n_0_sig_next_cmd_cmplt_reg_i_8));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT4 #(
    .INIT(16'h4404)) 
     sig_next_cmd_cmplt_reg_i_9
       (.I0(sig_data2rsc_valid),
        .I1(m_axi_mm2s_rvalid),
        .I2(sig_data_fifo_wr_cnt),
        .I3(sig_data2addr_stop_req),
        .O(n_0_sig_next_cmd_cmplt_reg_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_mstr2data_cmd_cmplt),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_mstr2data_eof),
        .Q(sig_next_eof_reg),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I9[0]),
        .Q(sig_next_last_strb_reg[0]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I9[1]),
        .Q(sig_next_last_strb_reg[1]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I9[2]),
        .Q(sig_next_last_strb_reg[2]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I9[3]),
        .Q(sig_next_last_strb_reg[3]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_fifo_next_sequential),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I10[0]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I10[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I10[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I10[3]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_mstr2sf_tag),
        .Q(sig_next_tag_reg),
        .R(sig_clr_dqual_reg));
LUT5 #(
    .INIT(32'h40000000)) 
     sig_posted_to_axi_2_i_1
       (.I0(sig_data2addr_stop_req),
        .I1(sig_sf_allow_addr_req),
        .I2(sig_addr2rsc_cmd_fifo_empty),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O2));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(D),
        .O(sig_rd_sts_decerr_reg0));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_rd_sts_interr_reg_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_reg_full_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
LUT6 #(
    .INIT(64'h0808080808080800)) 
     sig_s_ready_dup_i_1
       (.I0(n_0_sig_s_ready_dup_i_2),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_stop_request),
        .I3(m_axis_mm2s_tready),
        .I4(sig_reset_reg),
        .I5(I6),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT2 #(
    .INIT(4'hB)) 
     sig_s_ready_dup_i_2
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .O(n_0_sig_s_ready_dup_i_2));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module axi_dma_0_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg,
    SR,
    s2mm_halt_cmplt,
    dm_s2mm_scndry_resetn,
    m_axi_s2mm_aclk,
    I2,
    I1);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_s_h_halt_reg;
  output [0:0]SR;
  output s2mm_halt_cmplt;
  input dm_s2mm_scndry_resetn;
  input m_axi_s2mm_aclk;
  input I2;
  input I1;

  wire I1;
  wire I2;
  wire [0:0]SR;
  wire dm_s2mm_scndry_resetn;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_halt_cmplt_i_1__0;
  wire s2mm_halt_cmplt;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_s_h_halt_reg;

FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dm_s2mm_scndry_resetn),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     sig_halt_cmplt_i_1__0
       (.I0(I1),
        .I1(s2mm_halt_cmplt),
        .O(n_0_sig_halt_cmplt_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_cmplt_i_1__0),
        .Q(s2mm_halt_cmplt),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(sig_s_h_halt_reg),
        .R(SR));
LUT1 #(
    .INIT(2'h1)) 
     \sig_strb_reg_out[3]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module axi_dma_0_axi_datamover_reset_7
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rst2all_stop_request,
    SR,
    O1,
    O2,
    mm2s_halt_cmplt,
    dm_mm2s_scndry_resetn,
    m_axi_mm2s_aclk,
    I1,
    I2,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    I3,
    I4);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_rst2all_stop_request;
  output [0:0]SR;
  output O1;
  output O2;
  output mm2s_halt_cmplt;
  input dm_mm2s_scndry_resetn;
  input m_axi_mm2s_aclk;
  input I1;
  input I2;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input I3;
  input I4;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire dm_mm2s_scndry_resetn;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt_cmplt;
  wire n_0_sig_halt_cmplt_i_1;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rst2all_stop_request;

LUT1 #(
    .INIT(2'h1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT4 #(
    .INIT(16'h88A8)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(I2),
        .I2(s_axis_mm2s_cmd_tready),
        .I3(s_axis_mm2s_cmd_tvalid_split),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dm_mm2s_scndry_resetn),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     sig_halt_cmplt_i_1
       (.I0(I4),
        .I1(mm2s_halt_cmplt),
        .O(n_0_sig_halt_cmplt_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_cmplt_i_1),
        .Q(mm2s_halt_cmplt),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT2 #(
    .INIT(4'h2)) 
     sig_ok_to_post_rd_addr_i_3
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(I3),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_rst2all_stop_request),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module axi_dma_0_axi_datamover_s2mm_full_wrap
   (m_axi_s2mm_wvalid,
    out,
    s_axis_s2mm_tready,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wlast,
    DI,
    sig_s_h_halt_reg,
    O1,
    s2mm_decerr_i,
    O2,
    s2mm_interr_i,
    s2mm_slverr_i,
    D,
    O3,
    s2mm_halt_cmplt,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    Q,
    O4,
    E,
    m_axi_s2mm_bready,
    m_axi_s2mm_aclk,
    dm_s2mm_scndry_resetn,
    I2,
    p_13_out,
    s2mm_scndry_resetn,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    m_axi_s2mm_awready,
    m_axi_s2mm_bresp,
    p_0_out,
    I4,
    s_axis_s2mm_tdata,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep);
  output m_axi_s2mm_wvalid;
  output [31:0]out;
  output s_axis_s2mm_tready;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wlast;
  output [8:0]DI;
  output sig_s_h_halt_reg;
  output O1;
  output s2mm_decerr_i;
  output O2;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]D;
  output O3;
  output s2mm_halt_cmplt;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output [2:0]Q;
  output [2:0]O4;
  output [0:0]E;
  output m_axi_s2mm_bready;
  input m_axi_s2mm_aclk;
  input dm_s2mm_scndry_resetn;
  input I2;
  input p_13_out;
  input s2mm_scndry_resetn;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input m_axi_s2mm_awready;
  input [1:0]m_axi_s2mm_bresp;
  input [8:0]p_0_out;
  input [47:0]I4;
  input [31:0]s_axis_s2mm_tdata;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tkeep;

  wire [13:0]D;
  wire [8:0]DI;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_slast_with_stop ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire [3:0]\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask ;
  wire [3:0]\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ;
  wire [1:0]\GEN_INDET_BTT.I_STRT_STRB_GEN/sig_start_offset_un ;
  wire I2;
  wire [47:0]I4;
  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ;
  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire O1;
  wire O2;
  wire O3;
  wire [2:0]O4;
  wire [2:0]Q;
  wire dm_s2mm_scndry_resetn;
  wire dre2skid_wready;
  wire [7:0]lsig_byte_cntr_incr_value;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire \n_100_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_109_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_10_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_112_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_11_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_12_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_13_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_14_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_15_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_15_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_16_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_16_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_17_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_17_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_18_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_18_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_19_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_19_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_19_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_19_I_WR_STATUS_CNTLR;
  wire \n_20_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_20_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_21_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_21_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_22_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_22_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_22_I_WR_DATA_CNTL;
  wire \n_23_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_23_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_23_I_WR_DATA_CNTL;
  wire n_23_I_WR_STATUS_CNTLR;
  wire \n_24_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_24_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_24_I_WR_DATA_CNTL;
  wire n_24_I_WR_STATUS_CNTLR;
  wire \n_25_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_25_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_25_I_WR_DATA_CNTL;
  wire \n_26_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_27_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_27_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_27_I_WR_STATUS_CNTLR;
  wire \n_28_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_28_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_29_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_29_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_2_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_30_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_31_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_32_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_32_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_33_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_34_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_35_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_36_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_36_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_37_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_37_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_37_I_WR_DATA_CNTL;
  wire \n_38_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_38_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_38_I_WR_DATA_CNTL;
  wire \n_39_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_39_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_39_I_WR_DATA_CNTL;
  wire \n_40_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_40_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_40_I_WR_DATA_CNTL;
  wire \n_41_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_41_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_41_I_WR_DATA_CNTL;
  wire \n_42_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_42_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_42_I_WR_DATA_CNTL;
  wire \n_43_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_43_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_43_I_WR_DATA_CNTL;
  wire \n_44_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_44_I_WR_DATA_CNTL;
  wire \n_45_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_46_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_47_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_48_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_49_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_50_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_51_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_52_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_53_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_54_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_55_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_56_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_57_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_57_I_CMD_STATUS;
  wire \n_58_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_58_I_CMD_STATUS;
  wire \n_59_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_59_I_CMD_STATUS;
  wire \n_60_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_60_I_CMD_STATUS;
  wire \n_61_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_61_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire n_61_I_CMD_STATUS;
  wire \n_62_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_62_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire n_62_I_CMD_STATUS;
  wire \n_63_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_63_I_CMD_STATUS;
  wire \n_64_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_64_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire n_64_I_CMD_STATUS;
  wire \n_65_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_65_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire n_65_I_CMD_STATUS;
  wire \n_66_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_66_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire n_66_I_CMD_STATUS;
  wire \n_67_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_67_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire n_67_I_CMD_STATUS;
  wire \n_68_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_68_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire n_68_I_CMD_STATUS;
  wire \n_69_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_69_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire n_69_I_CMD_STATUS;
  wire \n_70_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire n_70_I_CMD_STATUS;
  wire \n_71_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_72_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_73_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_74_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_75_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_76_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_77_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_78_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_79_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_79_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_80_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_80_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_81_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_81_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_82_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_83_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_84_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_85_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_86_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_87_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_88_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_89_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_89_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_90_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_90_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_91_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_91_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_92_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_92_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_93_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_93_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_94_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_95_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_96_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_98_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire [31:0]out;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire [8:0]p_0_out;
  wire [0:0]p_0_out_1;
  wire p_11_out;
  wire p_13_out;
  wire p_1_in;
  wire p_1_out;
  wire p_22_out;
  wire [7:0]p_2_in;
  wire p_2_in_0;
  wire p_2_out;
  wire p_32_out;
  wire p_3_out;
  wire [13:0]p_5_out;
  wire p_9_out;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_calc_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [31:0]sig_cmd_addr_slice;
  wire sig_cmd_eof_slice;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_type_slice;
  wire [13:0]sig_coelsc_bytes_rcvd;
  wire sig_coelsc_eop;
  wire sig_csm_pop_child_cmd;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2skid_wlast;
  wire [3:0]sig_data2skid_wstrb;
  wire [13:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_eop;
  wire sig_data2wsc_valid;
  wire [36:36]sig_data_fifo_data_out;
  wire sig_data_reg_out_en;
  wire sig_dre2ibtt_eop;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire [3:0]sig_dre2ibtt_tstrb;
  wire sig_good_strm_dbeat1_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_ibtt2wdc_tlast;
  wire [3:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire sig_input_reg_empty;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_next_calc_error_reg;
  wire sig_psm_halt;
  wire sig_s_h_halt_reg;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [6:0]sig_sf2pcc_xfer_bytes;
  wire sig_single_dbeat2_out;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [1:0]sig_xfer_address;
  wire sig_xfer_calc_err_reg;
  wire sig_xfer_cmd_cmplt_reg;
  wire sig_xfer_is_seq_reg;
  wire [4:0]sig_xfer_len;
  wire [7:0]sig_xfer_len_reg;
  wire sig_xfer_type_reg;
  wire skid2dre_wlast;
  wire [3:0]skid2dre_wstrb;
  wire skid2dre_wvalid;

axi_dma_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF 
       (.D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop ),
        .E(sig_data_reg_out_en),
        .I1(\n_112_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .O1({\n_12_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_13_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_14_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_15_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_16_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_17_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_18_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_19_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_20_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_21_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_22_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_23_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_24_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_25_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_26_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_27_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_28_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_29_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_30_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_31_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_32_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_33_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_34_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_35_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_36_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_37_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_38_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_39_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_40_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_41_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_42_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_43_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF }),
        .Q(skid2dre_wstrb),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .dre2skid_wready(dre2skid_wready),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in2_in(p_0_in2_in),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_sstrb_stop_mask(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask ),
        .skid2dre_wlast(skid2dre_wlast),
        .skid2dre_wvalid(skid2dre_wvalid));
axi_dma_0_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.D(p_2_in),
        .DI(DI),
        .DIBDI({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb}),
        .DOBDO(sig_data_fifo_data_out),
        .E(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .I1(n_22_I_WR_DATA_CNTL),
        .I10(\n_20_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I11(\n_23_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I12(\n_11_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I13(\n_29_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I14({\n_24_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ,\n_25_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ,\n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER }),
        .I15(sig_good_strm_dbeat1_out),
        .I2(\n_21_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I3(\n_22_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I4(\n_10_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I5(\n_28_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I6(\n_27_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I7(n_25_I_WR_DATA_CNTL),
        .I8(\n_32_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I9(\n_19_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O1(\n_15_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O10(\n_79_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O11(\n_80_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O12(\n_81_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O13(E),
        .O14(Q),
        .O15(O4),
        .O16(\n_89_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O17(\n_90_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O18(\n_91_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O19(\n_92_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O2(\n_16_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O20(\n_93_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O21(\n_94_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O22(\n_95_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O23(sig_xfer_len),
        .O24(sig_ibtt2wdc_tstrb),
        .O3(\n_17_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O4(\n_18_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O5(\n_19_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O6({lsig_byte_cntr_incr_value,\n_36_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_37_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_38_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_39_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_40_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_41_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_42_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_43_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_44_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_45_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_46_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_47_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_48_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_49_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_50_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_51_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_52_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_53_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_54_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_55_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_56_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_57_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_58_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_59_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_60_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_61_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_62_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_63_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_64_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_65_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_66_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_67_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT }),
        .O7(\n_68_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O8(\n_69_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O9({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .Q(sig_dre2ibtt_tdata),
        .S0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in({n_37_I_WR_DATA_CNTL,n_38_I_WR_DATA_CNTL,n_39_I_WR_DATA_CNTL,n_40_I_WR_DATA_CNTL,n_41_I_WR_DATA_CNTL,n_42_I_WR_DATA_CNTL,n_43_I_WR_DATA_CNTL,n_44_I_WR_DATA_CNTL}),
        .p_0_out(p_0_out),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in_0),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_slast_with_stop(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_slast_with_stop ),
        .sig_stop_request(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request ),
        .sig_strm_tvalid(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .sig_xfer_address(sig_xfer_address));
axi_dma_0_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.D({\n_61_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_62_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,p_0_out_1}),
        .Din({p_1_out,p_2_out,p_3_out,p_5_out}),
        .I1(\n_69_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I10(n_23_I_WR_STATUS_CNTLR),
        .I11(\n_79_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I12(\n_81_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I13(sig_xfer_len),
        .I2(\n_2_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I3(\n_89_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I4(\n_90_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I5(\n_91_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I6(\n_92_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I7(\n_93_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I8(\n_94_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I9(\n_95_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O1(sig_xfer_address),
        .O2({\n_64_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_65_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_66_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_67_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_68_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_69_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_70_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_71_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_72_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_73_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_74_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_75_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_76_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_77_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_78_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_79_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_80_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_81_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_82_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_83_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_84_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_85_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_86_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_87_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_88_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_89_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_90_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_91_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_92_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_93_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\GEN_INDET_BTT.I_STRT_STRB_GEN/sig_start_offset_un }),
        .O3(\n_96_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .O4(\n_98_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .O5(\n_100_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .O6(sig_xfer_len_reg),
        .O7(\n_109_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .O8(\n_112_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .O9({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .Q({sig_cmd_addr_slice,sig_cmd_eof_slice,sig_cmd_type_slice,n_57_I_CMD_STATUS,n_58_I_CMD_STATUS,n_59_I_CMD_STATUS,n_60_I_CMD_STATUS,n_61_I_CMD_STATUS,n_62_I_CMD_STATUS,n_63_I_CMD_STATUS,n_64_I_CMD_STATUS,n_65_I_CMD_STATUS,n_66_I_CMD_STATUS,n_67_I_CMD_STATUS,n_68_I_CMD_STATUS,n_69_I_CMD_STATUS,n_70_I_CMD_STATUS}),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .p_22_out(p_22_out),
        .p_32_out(p_32_out),
        .p_9_out(p_9_out),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_single_dbeat2_out(sig_single_dbeat2_out),
        .sig_xfer_calc_err_reg(sig_xfer_calc_err_reg),
        .sig_xfer_cmd_cmplt_reg(sig_xfer_cmd_cmplt_reg),
        .sig_xfer_is_seq_reg(sig_xfer_is_seq_reg),
        .sig_xfer_type_reg(sig_xfer_type_reg));
axi_dma_0_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop ),
        .DI(DI[2:0]),
        .DIBDI({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb}),
        .DOBDO(sig_data_fifo_data_out),
        .Din({p_1_out,p_2_out,p_3_out,p_5_out}),
        .E(sig_data_reg_out_en),
        .I1(\n_16_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I12(\n_11_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I13(\n_29_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I14({\n_24_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ,\n_25_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ,\n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER }),
        .I15(sig_good_strm_dbeat1_out),
        .I2(\n_80_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I3(\n_17_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I4(\n_18_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I5(\n_19_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I6({\n_12_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_13_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_14_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_15_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_16_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_17_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_18_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_19_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_20_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_21_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_22_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_23_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_24_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_25_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_26_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_27_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_28_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_29_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_30_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_31_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_32_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_33_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_34_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_35_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_36_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_37_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_38_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_39_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_40_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_41_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_42_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_43_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF }),
        .O1(\n_2_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O10(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .O11(\n_32_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O12(sig_dre2ibtt_tdata),
        .O2(\n_10_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O3(\n_19_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O4(\n_20_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O5(\n_21_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O6(\n_22_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O7(\n_23_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O8(\n_27_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O9(\n_28_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .Q(skid2dre_wstrb),
        .S0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .dre2skid_wready(dre2skid_wready),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in2_in(p_0_in2_in),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in_0),
        .p_9_out(p_9_out),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_slast_with_stop(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_slast_with_stop ),
        .sig_sstrb_stop_mask(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask ),
        .sig_stop_request(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request ),
        .sig_strm_tvalid(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .skid2dre_wlast(skid2dre_wlast),
        .skid2dre_wvalid(skid2dre_wvalid));
axi_dma_0_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.D({\n_64_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_65_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_66_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_67_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_68_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_69_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_70_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_71_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_72_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_73_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_74_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_75_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_76_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_77_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_78_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_79_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_80_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_81_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_82_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_83_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_84_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_85_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_86_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_87_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_88_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_89_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_90_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_91_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_92_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_93_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\GEN_INDET_BTT.I_STRT_STRB_GEN/sig_start_offset_un }),
        .I1(n_23_I_WR_STATUS_CNTLR),
        .I2(\n_96_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .I3(\n_98_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .I4(sig_xfer_len_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_xfer_calc_err_reg(sig_xfer_calc_err_reg),
        .sig_xfer_type_reg(sig_xfer_type_reg));
axi_dma_0_axi_datamover_cmd_status__parameterized0 I_CMD_STATUS
       (.D(D),
        .I1(\n_109_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .I2({sig_coelsc_eop,sig_coelsc_bytes_rcvd,sig_wsc2stat_status}),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q({sig_cmd_addr_slice,sig_cmd_eof_slice,sig_cmd_type_slice,n_57_I_CMD_STATUS,n_58_I_CMD_STATUS,n_59_I_CMD_STATUS,n_60_I_CMD_STATUS,n_61_I_CMD_STATUS,n_62_I_CMD_STATUS,n_63_I_CMD_STATUS,n_64_I_CMD_STATUS,n_65_I_CMD_STATUS,n_66_I_CMD_STATUS,n_67_I_CMD_STATUS,n_68_I_CMD_STATUS,n_69_I_CMD_STATUS,n_70_I_CMD_STATUS}),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_13_out(p_13_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_dma_0_axi_datamover_reset I_RESET
       (.I1(n_24_I_WR_STATUS_CNTLR),
        .I2(I2),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .dm_s2mm_scndry_resetn(dm_s2mm_scndry_resetn),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_s_h_halt_reg(sig_s_h_halt_reg));
axi_dma_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D({\n_36_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_37_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_38_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_39_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_40_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_41_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_42_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_43_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_44_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_45_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_46_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_47_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_48_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_49_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_50_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_51_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_52_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_53_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_54_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_55_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_56_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_57_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_58_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_59_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_60_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_61_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_62_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_63_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_64_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_65_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_66_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_67_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT }),
        .I1(n_23_I_WR_DATA_CNTL),
        .I2(sig_data2skid_wstrb),
        .I3(sig_strb_skid_mux_out),
        .Q(sig_strb_skid_reg),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .p_0_in3_in(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_skid2data_wready(sig_skid2data_wready));
axi_dma_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.D({\n_61_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_62_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,p_0_out_1}),
        .Din({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .I1(\n_15_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I2(\n_100_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .I3(n_27_I_WR_STATUS_CNTLR),
        .I4(n_19_I_WR_STATUS_CNTLR),
        .I5(\n_68_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I6(p_2_in),
        .I7(lsig_byte_cntr_incr_value),
        .O1(n_22_I_WR_DATA_CNTL),
        .O2(n_23_I_WR_DATA_CNTL),
        .O24(sig_ibtt2wdc_tstrb),
        .O3(n_24_I_WR_DATA_CNTL),
        .O4(n_25_I_WR_DATA_CNTL),
        .O5(sig_strb_skid_mux_out),
        .O6(sig_xfer_len_reg),
        .O7(sig_data2skid_wstrb),
        .Q(sig_strb_skid_reg),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in({n_37_I_WR_DATA_CNTL,n_38_I_WR_DATA_CNTL,n_39_I_WR_DATA_CNTL,n_40_I_WR_DATA_CNTL,n_41_I_WR_DATA_CNTL,n_42_I_WR_DATA_CNTL,n_43_I_WR_DATA_CNTL,n_44_I_WR_DATA_CNTL}),
        .p_0_in3_in(p_0_in3_in),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_inhibit_rdy_n(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_single_dbeat2_out(sig_single_dbeat2_out),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_xfer_calc_err_reg(sig_xfer_calc_err_reg),
        .sig_xfer_cmd_cmplt_reg(sig_xfer_cmd_cmplt_reg),
        .sig_xfer_is_seq_reg(sig_xfer_is_seq_reg));
axi_dma_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.Din({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .I1(n_24_I_WR_DATA_CNTL),
        .I2({sig_coelsc_eop,sig_coelsc_bytes_rcvd,sig_wsc2stat_status}),
        .O1(n_19_I_WR_STATUS_CNTLR),
        .O2(n_23_I_WR_STATUS_CNTLR),
        .O3(n_24_I_WR_STATUS_CNTLR),
        .O4(n_27_I_WR_STATUS_CNTLR),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .p_11_out(p_11_out),
        .p_22_out(p_22_out),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_inhibit_rdy_n(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_realign" *) 
module axi_dma_0_axi_datamover_s2mm_realign
   (dre2skid_wready,
    sig_strm_tvalid,
    O1,
    sig_stop_request,
    DIBDI,
    O2,
    I12,
    S0,
    sig_sstrb_stop_mask,
    E,
    sig_inhibit_rdy_n,
    O3,
    O4,
    O5,
    O6,
    O7,
    I14,
    O8,
    O9,
    I13,
    I15,
    O10,
    O11,
    sig_slast_with_stop,
    O12,
    SR,
    m_axi_s2mm_aclk,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    sig_clr_dbc_reg,
    skid2dre_wvalid,
    sig_reset_reg,
    Q,
    p_0_in2_in,
    p_9_out,
    DI,
    I3,
    I4,
    I5,
    p_1_in,
    p_2_in,
    skid2dre_wlast,
    DOBDO,
    Din,
    sig_init_reg2,
    D,
    I6);
  output dre2skid_wready;
  output sig_strm_tvalid;
  output O1;
  output sig_stop_request;
  output [5:0]DIBDI;
  output O2;
  output [0:0]I12;
  output S0;
  output [3:0]sig_sstrb_stop_mask;
  output [0:0]E;
  output sig_inhibit_rdy_n;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [2:0]I14;
  output O8;
  output O9;
  output [0:0]I13;
  output [0:0]I15;
  output [0:0]O10;
  output O11;
  output sig_slast_with_stop;
  output [31:0]O12;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input sig_clr_dbc_reg;
  input skid2dre_wvalid;
  input sig_reset_reg;
  input [3:0]Q;
  input p_0_in2_in;
  input p_9_out;
  input [2:0]DI;
  input I3;
  input I4;
  input I5;
  input p_1_in;
  input p_2_in;
  input skid2dre_wlast;
  input [0:0]DOBDO;
  input [16:0]Din;
  input sig_init_reg2;
  input [3:0]D;
  input [31:0]I6;

  wire [3:0]D;
  wire [2:0]DI;
  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [16:0]Din;
  wire [0:0]E;
  wire I1;
  wire [0:0]I12;
  wire [0:0]I13;
  wire [2:0]I14;
  wire [0:0]I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [31:0]I6;
  wire O1;
  wire [0:0]O10;
  wire O11;
  wire [31:0]O12;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire S0;
  wire [0:0]SR;
  wire dre2skid_wready;
  wire lsig_cmd_fetch_pause;
  wire lsig_cmd_set_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_2 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_2 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[5]_i_4 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[6]_i_2 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[6] ;
  wire \n_35_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ;
  wire n_4_I_DRE_CNTL_FIFO;
  wire \n_5_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ;
  wire n_5_I_DRE_CNTL_FIFO;
  wire n_6_I_DRE_CNTL_FIFO;
  wire n_7_I_DRE_CNTL_FIFO;
  wire n_8_I_DRE_CNTL_FIFO;
  wire \n_9_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ;
  wire p_0_in2_in;
  wire p_1_in;
  wire p_2_in;
  wire p_7_out;
  wire p_9_out;
  wire sig_clr_dbc_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [13:0]sig_curr_btt_reg;
  wire sig_curr_eof_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_slast_with_stop;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;
  wire sig_strm_tvalid;
  wire skid2dre_wlast;
  wire skid2dre_wvalid;

LUT6 #(
    .INIT(64'h000000000000011F)) 
     \FSM_onehot_sig_cmdcntl_sm_state[2]_i_2 
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ),
        .I4(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] ),
        .I5(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_sig_cmdcntl_sm_state[3]_i_2 
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_onehot_sig_cmdcntl_sm_state[5]_i_4 
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] ),
        .I3(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ),
        .I4(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[6] ),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_sig_cmdcntl_sm_state[6]_i_2 
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ),
        .I4(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[6]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] ),
        .R(SR));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_8_I_DRE_CNTL_FIFO),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_7_I_DRE_CNTL_FIFO),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_6_I_DRE_CNTL_FIFO),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_5_I_DRE_CNTL_FIFO),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_4_I_DRE_CNTL_FIFO),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[6] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_5_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_9_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
axi_dma_0_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(D),
        .DI(DI),
        .DIBDI({DIBDI[5],DIBDI[3:0]}),
        .DOBDO(DOBDO),
        .Dout({sig_curr_eof_reg,sig_curr_btt_reg}),
        .E(E),
        .I1(I1),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O1(sig_strm_tvalid),
        .O10(O5),
        .O11(O6),
        .O12(O7),
        .O13(O8),
        .O14(O9),
        .O15(O10),
        .O16(O11),
        .O17(\n_35_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .O18(O12),
        .O2(sig_stop_request),
        .O3(DIBDI[4]),
        .O4(\n_5_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .O5(O2),
        .O6(S0),
        .O7(\n_9_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .O8(O3),
        .O9(O4),
        .Q(Q),
        .SR(SR),
        .dre2skid_wready(dre2skid_wready),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_cmd_set_fetch_pause(lsig_cmd_set_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in2_in(p_0_in2_in),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .p_7_out(p_7_out),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_rd_empty(sig_rd_empty),
        .sig_reset_reg(sig_reset_reg),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .skid2dre_wlast(skid2dre_wlast),
        .skid2dre_wvalid(skid2dre_wvalid));
axi_dma_0_axi_datamover_fifo__parameterized5 I_DRE_CNTL_FIFO
       (.D({n_4_I_DRE_CNTL_FIFO,n_5_I_DRE_CNTL_FIFO,n_6_I_DRE_CNTL_FIFO,n_7_I_DRE_CNTL_FIFO,n_8_I_DRE_CNTL_FIFO}),
        .Din(Din),
        .Dout({sig_curr_eof_reg,sig_curr_btt_reg}),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_2 ),
        .I2(\n_35_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .I3(\n_0_FSM_onehot_sig_cmdcntl_sm_state[5]_i_4 ),
        .I4(\n_0_FSM_onehot_sig_cmdcntl_sm_state[6]_i_2 ),
        .I5(\n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_2 ),
        .O1(O1),
        .Q({\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[6] ,\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ,\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ,\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ,\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ,\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ,\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] }),
        .SR(SR),
        .lsig_cmd_set_fetch_pause(lsig_cmd_set_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_reg2(sig_init_reg2),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_rd_empty(sig_rd_empty),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_scatter" *) 
module axi_dma_0_axi_datamover_s2mm_scatter
   (dre2skid_wready,
    O1,
    O2,
    p_7_out,
    O3,
    O4,
    O5,
    I12,
    O6,
    O7,
    sig_sstrb_stop_mask,
    E,
    O8,
    DIBDI,
    O9,
    O10,
    O11,
    O12,
    I14,
    O13,
    O14,
    I13,
    I15,
    O15,
    O16,
    sig_slast_with_stop,
    O17,
    O18,
    m_axi_s2mm_aclk,
    SR,
    I1,
    Dout,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    lsig_cmd_set_fetch_pause,
    lsig_cmd_fetch_pause,
    I2,
    sig_clr_dbc_reg,
    skid2dre_wvalid,
    sig_reset_reg,
    sig_sm_pop_cmd_fifo,
    sig_need_cmd_flush,
    Q,
    p_0_in2_in,
    DI,
    I3,
    I4,
    I5,
    p_1_in,
    p_2_in,
    skid2dre_wlast,
    DOBDO,
    sig_rd_empty,
    D,
    I6);
  output dre2skid_wready;
  output O1;
  output O2;
  output p_7_out;
  output O3;
  output O4;
  output O5;
  output [0:0]I12;
  output O6;
  output O7;
  output [3:0]sig_sstrb_stop_mask;
  output [0:0]E;
  output O8;
  output [4:0]DIBDI;
  output O9;
  output O10;
  output O11;
  output O12;
  output [2:0]I14;
  output O13;
  output O14;
  output [0:0]I13;
  output [0:0]I15;
  output [0:0]O15;
  output O16;
  output sig_slast_with_stop;
  output O17;
  output [31:0]O18;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I1;
  input [14:0]Dout;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input lsig_cmd_set_fetch_pause;
  input lsig_cmd_fetch_pause;
  input I2;
  input sig_clr_dbc_reg;
  input skid2dre_wvalid;
  input sig_reset_reg;
  input sig_sm_pop_cmd_fifo;
  input sig_need_cmd_flush;
  input [3:0]Q;
  input p_0_in2_in;
  input [2:0]DI;
  input I3;
  input I4;
  input I5;
  input p_1_in;
  input p_2_in;
  input skid2dre_wlast;
  input [0:0]DOBDO;
  input sig_rd_empty;
  input [3:0]D;
  input [31:0]I6;

  wire [3:0]D;
  wire [2:0]DI;
  wire [4:0]DIBDI;
  wire [0:0]DOBDO;
  wire [14:0]Dout;
  wire [0:0]E;
  wire I1;
  wire [0:0]I12;
  wire [0:0]I13;
  wire [2:0]I14;
  wire [0:0]I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [31:0]I6;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire [0:0]O15;
  wire O16;
  wire O17;
  wire [31:0]O18;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire dre2skid_wready;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_cmd_set_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire \n_0_GEN_INDET_BTT.lsig_absorb2tlast_i_1 ;
  wire n_0_ld_btt_cntr_reg1_i_1;
  wire \n_0_sig_btt_cntr[0]_i_1__0 ;
  wire \n_0_sig_btt_cntr[10]_i_1__0 ;
  wire \n_0_sig_btt_cntr[11]_i_1__0 ;
  wire \n_0_sig_btt_cntr[11]_i_3 ;
  wire \n_0_sig_btt_cntr[11]_i_4 ;
  wire \n_0_sig_btt_cntr[11]_i_5 ;
  wire \n_0_sig_btt_cntr[11]_i_6 ;
  wire \n_0_sig_btt_cntr[12]_i_1__0 ;
  wire \n_0_sig_btt_cntr[13]_i_3 ;
  wire \n_0_sig_btt_cntr[13]_i_6 ;
  wire \n_0_sig_btt_cntr[13]_i_7 ;
  wire \n_0_sig_btt_cntr[1]_i_1__0 ;
  wire \n_0_sig_btt_cntr[2]_i_1__0 ;
  wire \n_0_sig_btt_cntr[3]_i_1__0 ;
  wire \n_0_sig_btt_cntr[3]_i_3 ;
  wire \n_0_sig_btt_cntr[3]_i_4 ;
  wire \n_0_sig_btt_cntr[3]_i_5 ;
  wire \n_0_sig_btt_cntr[3]_i_6 ;
  wire \n_0_sig_btt_cntr[4]_i_1__0 ;
  wire \n_0_sig_btt_cntr[5]_i_1__0 ;
  wire \n_0_sig_btt_cntr[6]_i_1__0 ;
  wire \n_0_sig_btt_cntr[7]_i_1__0 ;
  wire \n_0_sig_btt_cntr[7]_i_3 ;
  wire \n_0_sig_btt_cntr[7]_i_4 ;
  wire \n_0_sig_btt_cntr[7]_i_5 ;
  wire \n_0_sig_btt_cntr[7]_i_6 ;
  wire \n_0_sig_btt_cntr[8]_i_1__0 ;
  wire \n_0_sig_btt_cntr[9]_i_1__0 ;
  wire \n_0_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_0_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_0_sig_btt_cntr_reg[7]_i_2 ;
  wire n_0_sig_btt_eq_0_i_2;
  wire n_0_sig_btt_eq_0_i_3;
  wire n_0_sig_btt_eq_0_i_4;
  wire n_0_sig_btt_eq_0_i_6;
  wire n_0_sig_btt_eq_0_i_8;
  wire n_0_sig_btt_eq_0_i_9;
  wire n_0_sig_cmd_full_i_1;
  wire n_0_sig_curr_eof_reg_i_1;
  wire \n_0_sig_curr_strt_offset[0]_i_1 ;
  wire \n_0_sig_curr_strt_offset[1]_i_1 ;
  wire \n_0_sig_fifo_mssai[0]_i_1 ;
  wire \n_0_sig_fifo_mssai[1]_i_1 ;
  wire \n_0_sig_max_first_increment[0]_i_1 ;
  wire \n_0_sig_max_first_increment[10]_i_1 ;
  wire \n_0_sig_max_first_increment[11]_i_1 ;
  wire \n_0_sig_max_first_increment[12]_i_1 ;
  wire \n_0_sig_max_first_increment[13]_i_1 ;
  wire \n_0_sig_max_first_increment[1]_i_1 ;
  wire \n_0_sig_max_first_increment[3]_i_1 ;
  wire \n_0_sig_max_first_increment[4]_i_1 ;
  wire \n_0_sig_max_first_increment[5]_i_1 ;
  wire \n_0_sig_max_first_increment[6]_i_1 ;
  wire \n_0_sig_max_first_increment[7]_i_1 ;
  wire \n_0_sig_max_first_increment[8]_i_1 ;
  wire \n_0_sig_max_first_increment[9]_i_1 ;
  wire \n_0_sig_max_first_increment_reg[0] ;
  wire \n_0_sig_max_first_increment_reg[10] ;
  wire \n_0_sig_max_first_increment_reg[11] ;
  wire \n_0_sig_max_first_increment_reg[12] ;
  wire \n_0_sig_max_first_increment_reg[13] ;
  wire \n_0_sig_max_first_increment_reg[1] ;
  wire \n_0_sig_max_first_increment_reg[2] ;
  wire \n_0_sig_max_first_increment_reg[3] ;
  wire \n_0_sig_max_first_increment_reg[4] ;
  wire \n_0_sig_max_first_increment_reg[5] ;
  wire \n_0_sig_max_first_increment_reg[6] ;
  wire \n_0_sig_max_first_increment_reg[7] ;
  wire \n_0_sig_max_first_increment_reg[8] ;
  wire \n_0_sig_max_first_increment_reg[9] ;
  wire \n_0_sig_next_strt_offset[0]_i_1 ;
  wire \n_0_sig_next_strt_offset[1]_i_1 ;
  wire \n_0_storage_data[8]_i_10 ;
  wire \n_0_storage_data[8]_i_11 ;
  wire \n_0_storage_data[8]_i_12 ;
  wire \n_0_storage_data[8]_i_13 ;
  wire \n_0_storage_data[8]_i_14 ;
  wire \n_0_storage_data[8]_i_15 ;
  wire \n_0_storage_data[8]_i_16 ;
  wire \n_0_storage_data[8]_i_17 ;
  wire \n_0_storage_data[8]_i_18 ;
  wire \n_0_storage_data[8]_i_5 ;
  wire \n_0_storage_data[8]_i_6 ;
  wire \n_0_storage_data[8]_i_7 ;
  wire \n_0_storage_data[8]_i_8 ;
  wire \n_0_storage_data[8]_i_9 ;
  wire \n_0_storage_data_reg[8]_i_4 ;
  wire n_10_I_MSSAI_SKID_BUF;
  wire n_15_I_TSTRB_FIFO;
  wire n_16_I_TSTRB_FIFO;
  wire n_17_I_TSTRB_FIFO;
  wire n_18_I_TSTRB_FIFO;
  wire n_1_SLICE_INSERTION;
  wire \n_1_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_1_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_1_sig_btt_cntr_reg[7]_i_2 ;
  wire \n_1_storage_data_reg[8]_i_4 ;
  wire n_24_I_MSSAI_SKID_BUF;
  wire n_25_I_MSSAI_SKID_BUF;
  wire n_28_I_MSSAI_SKID_BUF;
  wire n_2_I_TSTRB_FIFO;
  wire \n_2_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_2_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_2_sig_btt_cntr_reg[7]_i_2 ;
  wire \n_2_storage_data_reg[8]_i_2 ;
  wire \n_2_storage_data_reg[8]_i_4 ;
  wire n_3_I_TSTRB_FIFO;
  wire n_3_SLICE_INSERTION;
  wire \n_3_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_3_sig_btt_cntr_reg[13]_i_5 ;
  wire \n_3_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_3_sig_btt_cntr_reg[7]_i_2 ;
  wire \n_3_storage_data_reg[8]_i_2 ;
  wire \n_3_storage_data_reg[8]_i_4 ;
  wire n_4_I_MSSAI_SKID_BUF;
  wire n_5_I_TSTRB_FIFO;
  wire n_5_SLICE_INSERTION;
  wire n_6_I_TSTRB_FIFO;
  wire n_6_SLICE_INSERTION;
  wire n_7_I_MSSAI_SKID_BUF;
  wire n_7_I_TSTRB_FIFO;
  wire n_8_I_TSTRB_FIFO;
  wire n_8_SLICE_INSERTION;
  wire n_9_I_MSSAI_SKID_BUF;
  wire n_9_I_TSTRB_FIFO;
  wire [3:0]p_0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire p_1_in_1;
  wire p_2_in;
  wire p_7_out;
  wire sig_btt_cntr04_out;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire [13:0]sig_btt_cntr_dup;
  wire [13:0]sig_btt_cntr_prv0;
  wire sig_btt_eq_0;
  wire sig_clr_dbc_reg;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_fifo_eof_out;
  wire sig_fifo_freeze_out;
  wire [1:0]sig_fifo_mssai;
  wire sig_fifo_tlast_out;
  wire sig_inhibit_rdy_n;
  wire sig_ld_cmd;
  wire sig_need_cmd_flush;
  wire [1:0]sig_next_strt_offset_reg__0;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_reset_reg;
  wire sig_slast_with_stop;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_strm_tlast;
  wire [8:8]sig_tstrb_fifo_data_in;
  wire [1:0]sig_tstrb_fifo_mssai_out;
  wire sig_tstrb_fifo_rdy;
  wire skid2dre_wlast;
  wire skid2dre_wvalid;
  wire [8:0]slice_insert_data;
  wire slice_insert_valid;
  wire storage_data0;
  wire [3:1]\NLW_sig_btt_cntr_reg[13]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_reg[13]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_storage_data_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_storage_data_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_storage_data_reg[8]_i_4_O_UNCONNECTED ;

LUT3 #(
    .INIT(8'hCD)) 
     \FSM_onehot_sig_cmdcntl_sm_state[5]_i_2 
       (.I0(p_7_out),
        .I1(sig_rd_empty),
        .I2(sig_need_cmd_flush),
        .O(O17));
LUT5 #(
    .INIT(32'h08C8C8C8)) 
     \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(lsig_set_absorb2tlast),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(lsig_absorb2tlast),
        .I3(sig_strm_tlast),
        .I4(O1),
        .O(\n_0_GEN_INDET_BTT.lsig_absorb2tlast_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INDET_BTT.lsig_absorb2tlast_i_1 ),
        .Q(lsig_absorb2tlast),
        .R(1'b0));
axi_dma_0_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.D(D),
        .DI(DI),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I12(I12),
        .I13(I13),
        .I14(I14[2:1]),
        .I15(I15),
        .I2(O13),
        .I3(I3),
        .I6(I6),
        .O1(O1),
        .O10(O8),
        .O11(n_24_I_MSSAI_SKID_BUF),
        .O12(n_25_I_MSSAI_SKID_BUF),
        .O13(n_28_I_MSSAI_SKID_BUF),
        .O14(p_0_in),
        .O15(O15),
        .O16(O16),
        .O18(O18),
        .O2(O2),
        .O3(n_4_I_MSSAI_SKID_BUF),
        .O4(O3),
        .O5(n_7_I_MSSAI_SKID_BUF),
        .O6(O4),
        .O7(n_9_I_MSSAI_SKID_BUF),
        .O8(n_10_I_MSSAI_SKID_BUF),
        .O9(O6),
        .Q(Q),
        .SR(SR),
        .dre2skid_wready(dre2skid_wready),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_cmd_set_fetch_pause(lsig_cmd_set_fetch_pause),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_fifo_tlast_out,sig_fifo_eof_out,sig_fifo_freeze_out,sig_tstrb_fifo_mssai_out,n_15_I_TSTRB_FIFO,n_16_I_TSTRB_FIFO,n_17_I_TSTRB_FIFO,n_18_I_TSTRB_FIFO}),
        .p_0_in2_in(p_0_in2_in),
        .p_7_out(p_7_out),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_rd_empty(sig_rd_empty_0),
        .sig_reset_reg(sig_reset_reg),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_strm_tlast(sig_strm_tlast),
        .skid2dre_wlast(skid2dre_wlast),
        .skid2dre_wvalid(skid2dre_wvalid));
axi_dma_0_axi_datamover_fifo__parameterized6 I_TSTRB_FIFO
       (.DI(DI),
        .DIBDI(DIBDI[1]),
        .E(sig_btt_cntr04_out),
        .I1(n_8_SLICE_INSERTION),
        .I10(O6),
        .I11(O1),
        .I12(slice_insert_data),
        .I14(I14[0]),
        .I2(n_10_I_MSSAI_SKID_BUF),
        .I3(I2),
        .I4(n_25_I_MSSAI_SKID_BUF),
        .I5(n_24_I_MSSAI_SKID_BUF),
        .I6(I3),
        .I7(I4),
        .I8(n_28_I_MSSAI_SKID_BUF),
        .I9(I5),
        .O1(n_2_I_TSTRB_FIFO),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(p_0_in),
        .O15(O14),
        .O2(n_3_I_TSTRB_FIFO),
        .O3(n_5_I_TSTRB_FIFO),
        .O4(n_6_I_TSTRB_FIFO),
        .O5(n_7_I_TSTRB_FIFO),
        .O6(n_8_I_TSTRB_FIFO),
        .O7(O5),
        .O8(O7),
        .O9(O9),
        .Q(p_1_in_1),
        .SR(n_9_I_TSTRB_FIFO),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_fifo_tlast_out,sig_fifo_eof_out,sig_fifo_freeze_out,sig_tstrb_fifo_mssai_out,n_15_I_TSTRB_FIFO,n_16_I_TSTRB_FIFO,n_17_I_TSTRB_FIFO,n_18_I_TSTRB_FIFO}),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_rd_empty(sig_rd_empty_0),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .slice_insert_valid(slice_insert_valid));
axi_dma_0_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_tstrb_fifo_data_in),
        .Dout(Dout[1:0]),
        .E(sig_btt_cntr04_out),
        .I1(n_3_I_TSTRB_FIFO),
        .I10(n_8_I_TSTRB_FIFO),
        .I11(n_2_I_TSTRB_FIFO),
        .I2(n_7_I_TSTRB_FIFO),
        .I3(n_10_I_MSSAI_SKID_BUF),
        .I4(n_6_I_TSTRB_FIFO),
        .I5(\n_0_sig_max_first_increment_reg[2] ),
        .I6(n_0_sig_btt_eq_0_i_2),
        .I7(n_0_sig_btt_eq_0_i_3),
        .I8(n_0_sig_btt_eq_0_i_4),
        .I9(n_0_sig_btt_eq_0_i_6),
        .O1(n_1_SLICE_INSERTION),
        .O2(n_3_SLICE_INSERTION),
        .O3(n_5_SLICE_INSERTION),
        .O4(n_6_SLICE_INSERTION),
        .O5(n_8_SLICE_INSERTION),
        .O6(p_1_in_1),
        .O7(slice_insert_data),
        .Q(sig_btt_cntr_dup),
        .SR(SR),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_btt_cntr_prv0(sig_btt_cntr_prv0[1:0]),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_next_strt_offset_reg__0(sig_next_strt_offset_reg__0),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .slice_insert_valid(slice_insert_valid),
        .storage_data0(storage_data0));
LUT6 #(
    .INIT(64'h0000000000000EEE)) 
     ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_ld_cmd),
        .I2(sig_tstrb_fifo_data_in),
        .I3(storage_data0),
        .I4(n_9_I_MSSAI_SKID_BUF),
        .I5(n_6_I_TSTRB_FIFO),
        .O(n_0_ld_btt_cntr_reg1_i_1));
FDRE #(
    .INIT(1'b0)) 
     ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_ld_btt_cntr_reg1_i_1),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_3_SLICE_INSERTION),
        .Q(ld_btt_cntr_reg2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_1_SLICE_INSERTION),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[0]_i_1__0 
       (.I0(Dout[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[0]),
        .O(\n_0_sig_btt_cntr[0]_i_1__0 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[10]_i_1__0 
       (.I0(Dout[10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(\n_0_sig_btt_cntr[10]_i_1__0 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[11]_i_1__0 
       (.I0(Dout[11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(\n_0_sig_btt_cntr[11]_i_1__0 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[11]_i_3 
       (.I0(sig_btt_cntr_dup[11]),
        .I1(\n_0_sig_max_first_increment_reg[11] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[11]),
        .O(\n_0_sig_btt_cntr[11]_i_3 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[11]_i_4 
       (.I0(sig_btt_cntr_dup[10]),
        .I1(\n_0_sig_max_first_increment_reg[10] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[10]),
        .O(\n_0_sig_btt_cntr[11]_i_4 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[11]_i_5 
       (.I0(sig_btt_cntr_dup[9]),
        .I1(\n_0_sig_max_first_increment_reg[9] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[9]),
        .O(\n_0_sig_btt_cntr[11]_i_5 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[11]_i_6 
       (.I0(sig_btt_cntr_dup[8]),
        .I1(\n_0_sig_max_first_increment_reg[8] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[8]),
        .O(\n_0_sig_btt_cntr[11]_i_6 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[12]_i_1__0 
       (.I0(Dout[12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(\n_0_sig_btt_cntr[12]_i_1__0 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[13]_i_3 
       (.I0(Dout[13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[13]),
        .O(\n_0_sig_btt_cntr[13]_i_3 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[13]_i_6 
       (.I0(sig_btt_cntr_dup[13]),
        .I1(\n_0_sig_max_first_increment_reg[13] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[13]),
        .O(\n_0_sig_btt_cntr[13]_i_6 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[13]_i_7 
       (.I0(sig_btt_cntr_dup[12]),
        .I1(\n_0_sig_max_first_increment_reg[12] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[12]),
        .O(\n_0_sig_btt_cntr[13]_i_7 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[1]_i_1__0 
       (.I0(Dout[1]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(\n_0_sig_btt_cntr[1]_i_1__0 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[2]_i_1__0 
       (.I0(Dout[2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(\n_0_sig_btt_cntr[2]_i_1__0 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[3]_i_1__0 
       (.I0(Dout[3]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(\n_0_sig_btt_cntr[3]_i_1__0 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[3]_i_3 
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\n_0_sig_max_first_increment_reg[3] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[3]),
        .O(\n_0_sig_btt_cntr[3]_i_3 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[3]_i_4 
       (.I0(sig_btt_cntr_dup[2]),
        .I1(\n_0_sig_max_first_increment_reg[2] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[2]),
        .O(\n_0_sig_btt_cntr[3]_i_4 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[3]_i_5 
       (.I0(sig_btt_cntr_dup[1]),
        .I1(\n_0_sig_max_first_increment_reg[1] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[1]),
        .O(\n_0_sig_btt_cntr[3]_i_5 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[3]_i_6 
       (.I0(sig_btt_cntr_dup[0]),
        .I1(\n_0_sig_max_first_increment_reg[0] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[0]),
        .O(\n_0_sig_btt_cntr[3]_i_6 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[4]_i_1__0 
       (.I0(Dout[4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(\n_0_sig_btt_cntr[4]_i_1__0 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[5]_i_1__0 
       (.I0(Dout[5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(\n_0_sig_btt_cntr[5]_i_1__0 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[6]_i_1__0 
       (.I0(Dout[6]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(\n_0_sig_btt_cntr[6]_i_1__0 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[7]_i_1__0 
       (.I0(Dout[7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(\n_0_sig_btt_cntr[7]_i_1__0 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[7]_i_3 
       (.I0(sig_btt_cntr_dup[7]),
        .I1(\n_0_sig_max_first_increment_reg[7] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[7]),
        .O(\n_0_sig_btt_cntr[7]_i_3 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[7]_i_4 
       (.I0(sig_btt_cntr_dup[6]),
        .I1(\n_0_sig_max_first_increment_reg[6] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[6]),
        .O(\n_0_sig_btt_cntr[7]_i_4 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[7]_i_5 
       (.I0(sig_btt_cntr_dup[5]),
        .I1(\n_0_sig_max_first_increment_reg[5] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[5]),
        .O(\n_0_sig_btt_cntr[7]_i_5 ));
LUT4 #(
    .INIT(16'hA959)) 
     \sig_btt_cntr[7]_i_6 
       (.I0(sig_btt_cntr_dup[4]),
        .I1(\n_0_sig_max_first_increment_reg[4] ),
        .I2(sig_tstrb_fifo_data_in),
        .I3(sig_btt_cntr_dup[4]),
        .O(\n_0_sig_btt_cntr[7]_i_6 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[8]_i_1__0 
       (.I0(Dout[8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(\n_0_sig_btt_cntr[8]_i_1__0 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[9]_i_1__0 
       (.I0(Dout[9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(\n_0_sig_btt_cntr[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[0]_i_1__0 ),
        .Q(sig_btt_cntr_dup[0]),
        .R(n_9_I_TSTRB_FIFO));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[10]_i_1__0 ),
        .Q(sig_btt_cntr_dup[10]),
        .R(n_9_I_TSTRB_FIFO));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[11]_i_1__0 ),
        .Q(sig_btt_cntr_dup[11]),
        .R(n_9_I_TSTRB_FIFO));
CARRY4 \sig_btt_cntr_reg[11]_i_2 
       (.CI(\n_0_sig_btt_cntr_reg[7]_i_2 ),
        .CO({\n_0_sig_btt_cntr_reg[11]_i_2 ,\n_1_sig_btt_cntr_reg[11]_i_2 ,\n_2_sig_btt_cntr_reg[11]_i_2 ,\n_3_sig_btt_cntr_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({\n_0_sig_btt_cntr[11]_i_3 ,\n_0_sig_btt_cntr[11]_i_4 ,\n_0_sig_btt_cntr[11]_i_5 ,\n_0_sig_btt_cntr[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[12]_i_1__0 ),
        .Q(sig_btt_cntr_dup[12]),
        .R(n_9_I_TSTRB_FIFO));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[13]_i_3 ),
        .Q(sig_btt_cntr_dup[13]),
        .R(n_9_I_TSTRB_FIFO));
CARRY4 \sig_btt_cntr_reg[13]_i_5 
       (.CI(\n_0_sig_btt_cntr_reg[11]_i_2 ),
        .CO({\NLW_sig_btt_cntr_reg[13]_i_5_CO_UNCONNECTED [3:1],\n_3_sig_btt_cntr_reg[13]_i_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sig_btt_cntr_dup[12]}),
        .O({\NLW_sig_btt_cntr_reg[13]_i_5_O_UNCONNECTED [3:2],sig_btt_cntr_prv0[13:12]}),
        .S({1'b0,1'b0,\n_0_sig_btt_cntr[13]_i_6 ,\n_0_sig_btt_cntr[13]_i_7 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[1]_i_1__0 ),
        .Q(sig_btt_cntr_dup[1]),
        .R(n_9_I_TSTRB_FIFO));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[2]_i_1__0 ),
        .Q(sig_btt_cntr_dup[2]),
        .R(n_9_I_TSTRB_FIFO));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[3]_i_1__0 ),
        .Q(sig_btt_cntr_dup[3]),
        .R(n_9_I_TSTRB_FIFO));
CARRY4 \sig_btt_cntr_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_sig_btt_cntr_reg[3]_i_2 ,\n_1_sig_btt_cntr_reg[3]_i_2 ,\n_2_sig_btt_cntr_reg[3]_i_2 ,\n_3_sig_btt_cntr_reg[3]_i_2 }),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({\n_0_sig_btt_cntr[3]_i_3 ,\n_0_sig_btt_cntr[3]_i_4 ,\n_0_sig_btt_cntr[3]_i_5 ,\n_0_sig_btt_cntr[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[4]_i_1__0 ),
        .Q(sig_btt_cntr_dup[4]),
        .R(n_9_I_TSTRB_FIFO));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[5]_i_1__0 ),
        .Q(sig_btt_cntr_dup[5]),
        .R(n_9_I_TSTRB_FIFO));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[6]_i_1__0 ),
        .Q(sig_btt_cntr_dup[6]),
        .R(n_9_I_TSTRB_FIFO));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[7]_i_1__0 ),
        .Q(sig_btt_cntr_dup[7]),
        .R(n_9_I_TSTRB_FIFO));
CARRY4 \sig_btt_cntr_reg[7]_i_2 
       (.CI(\n_0_sig_btt_cntr_reg[3]_i_2 ),
        .CO({\n_0_sig_btt_cntr_reg[7]_i_2 ,\n_1_sig_btt_cntr_reg[7]_i_2 ,\n_2_sig_btt_cntr_reg[7]_i_2 ,\n_3_sig_btt_cntr_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({\n_0_sig_btt_cntr[7]_i_3 ,\n_0_sig_btt_cntr[7]_i_4 ,\n_0_sig_btt_cntr[7]_i_5 ,\n_0_sig_btt_cntr[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[8]_i_1__0 ),
        .Q(sig_btt_cntr_dup[8]),
        .R(n_9_I_TSTRB_FIFO));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(\n_0_sig_btt_cntr[9]_i_1__0 ),
        .Q(sig_btt_cntr_dup[9]),
        .R(n_9_I_TSTRB_FIFO));
LUT6 #(
    .INIT(64'h0500050505330505)) 
     sig_btt_eq_0_i_2
       (.I0(sig_btt_cntr_prv0[13]),
        .I1(Dout[13]),
        .I2(sig_btt_cntr_prv0[12]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(Dout[12]),
        .O(n_0_sig_btt_eq_0_i_2));
LUT6 #(
    .INIT(64'h0044034700000000)) 
     sig_btt_eq_0_i_3
       (.I0(Dout[10]),
        .I1(sig_ld_cmd),
        .I2(sig_btt_cntr_prv0[10]),
        .I3(Dout[11]),
        .I4(sig_btt_cntr_prv0[11]),
        .I5(n_0_sig_btt_eq_0_i_8),
        .O(n_0_sig_btt_eq_0_i_3));
LUT6 #(
    .INIT(64'h0500050505330505)) 
     sig_btt_eq_0_i_4
       (.I0(sig_btt_cntr_prv0[3]),
        .I1(Dout[3]),
        .I2(sig_btt_cntr_prv0[2]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(Dout[2]),
        .O(n_0_sig_btt_eq_0_i_4));
LUT6 #(
    .INIT(64'h0044034700000000)) 
     sig_btt_eq_0_i_6
       (.I0(Dout[7]),
        .I1(sig_ld_cmd),
        .I2(sig_btt_cntr_prv0[7]),
        .I3(Dout[5]),
        .I4(sig_btt_cntr_prv0[5]),
        .I5(n_0_sig_btt_eq_0_i_9),
        .O(n_0_sig_btt_eq_0_i_6));
LUT6 #(
    .INIT(64'h0500050505330505)) 
     sig_btt_eq_0_i_8
       (.I0(sig_btt_cntr_prv0[8]),
        .I1(Dout[8]),
        .I2(sig_btt_cntr_prv0[9]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(Dout[9]),
        .O(n_0_sig_btt_eq_0_i_8));
LUT6 #(
    .INIT(64'h0500050505330505)) 
     sig_btt_eq_0_i_9
       (.I0(sig_btt_cntr_prv0[4]),
        .I1(Dout[4]),
        .I2(sig_btt_cntr_prv0[6]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(Dout[6]),
        .O(n_0_sig_btt_eq_0_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_6_SLICE_INSERTION),
        .Q(sig_btt_eq_0),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_4_I_MSSAI_SKID_BUF),
        .Q(p_7_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000EEEEE0EE)) 
     sig_cmd_full_i_1
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(I1),
        .I3(O3),
        .I4(lsig_set_absorb2tlast),
        .I5(n_7_I_MSSAI_SKID_BUF),
        .O(n_0_sig_cmd_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd_full_i_1),
        .Q(sig_cmd_full),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFB08)) 
     sig_curr_eof_reg_i_1
       (.I0(Dout[14]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_curr_eof_reg),
        .O(n_0_sig_curr_eof_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_curr_eof_reg_i_1),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
LUT6 #(
    .INIT(64'h0000000000E20000)) 
     \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg__0[0]),
        .I3(sig_eop_sent_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(storage_data0),
        .O(\n_0_sig_curr_strt_offset[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000E20000)) 
     \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg__0[1]),
        .I3(sig_eop_sent_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(storage_data0),
        .O(\n_0_sig_curr_strt_offset[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_curr_strt_offset[1]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
FDRE #(
    .INIT(1'b0)) 
     \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_curr_strt_offset[0]_i_1 ),
        .Q(sig_curr_strt_offset[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_curr_strt_offset[1]_i_1 ),
        .Q(sig_curr_strt_offset[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_5_I_TSTRB_FIFO),
        .Q(sig_eop_halt_xfer),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent),
        .Q(sig_eop_sent_reg),
        .R(sig_eop_sent_reg0));
LUT4 #(
    .INIT(16'hF704)) 
     \sig_fifo_mssai[0]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\n_0_sig_fifo_mssai[0]_i_1 ));
LUT5 #(
    .INIT(32'hFF9F0090)) 
     \sig_fifo_mssai[1]_i_1 
       (.I0(sig_next_strt_offset_reg__0[1]),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\n_0_sig_fifo_mssai[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_fifo_mssai[0]_i_1 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_fifo_mssai[1]_i_1 ),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
     \sig_max_first_increment[0]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[0] ),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(storage_data0),
        .I4(sig_cmd_full),
        .I5(sig_sm_ld_dre_cmd),
        .O(\n_0_sig_max_first_increment[0]_i_1 ));
LUT5 #(
    .INIT(32'h00008A00)) 
     \sig_max_first_increment[10]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[10] ),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(storage_data0),
        .O(\n_0_sig_max_first_increment[10]_i_1 ));
LUT5 #(
    .INIT(32'h00008A00)) 
     \sig_max_first_increment[11]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[11] ),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(storage_data0),
        .O(\n_0_sig_max_first_increment[11]_i_1 ));
LUT5 #(
    .INIT(32'h00008A00)) 
     \sig_max_first_increment[12]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[12] ),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(storage_data0),
        .O(\n_0_sig_max_first_increment[12]_i_1 ));
LUT5 #(
    .INIT(32'h00008A00)) 
     \sig_max_first_increment[13]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[13] ),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(storage_data0),
        .O(\n_0_sig_max_first_increment[13]_i_1 ));
LUT6 #(
    .INIT(64'h3C003C000000AA00)) 
     \sig_max_first_increment[1]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[1] ),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(sig_next_strt_offset_reg__0[0]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(storage_data0),
        .I5(sig_ld_cmd),
        .O(\n_0_sig_max_first_increment[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT5 #(
    .INIT(32'h00008A00)) 
     \sig_max_first_increment[3]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[3] ),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(storage_data0),
        .O(\n_0_sig_max_first_increment[3]_i_1 ));
LUT5 #(
    .INIT(32'h00008A00)) 
     \sig_max_first_increment[4]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[4] ),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(storage_data0),
        .O(\n_0_sig_max_first_increment[4]_i_1 ));
LUT5 #(
    .INIT(32'h00008A00)) 
     \sig_max_first_increment[5]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[5] ),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(storage_data0),
        .O(\n_0_sig_max_first_increment[5]_i_1 ));
LUT5 #(
    .INIT(32'h00008A00)) 
     \sig_max_first_increment[6]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[6] ),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(storage_data0),
        .O(\n_0_sig_max_first_increment[6]_i_1 ));
LUT5 #(
    .INIT(32'h00008A00)) 
     \sig_max_first_increment[7]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[7] ),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(storage_data0),
        .O(\n_0_sig_max_first_increment[7]_i_1 ));
LUT5 #(
    .INIT(32'h00008A00)) 
     \sig_max_first_increment[8]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[8] ),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(storage_data0),
        .O(\n_0_sig_max_first_increment[8]_i_1 ));
LUT5 #(
    .INIT(32'h00008A00)) 
     \sig_max_first_increment[9]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[9] ),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(storage_data0),
        .O(\n_0_sig_max_first_increment[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[0]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[10]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[11]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[12]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[13]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[1]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_5_SLICE_INSERTION),
        .Q(\n_0_sig_max_first_increment_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[3]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[4]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[4] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[5]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[6]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[7]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[8]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_max_first_increment[9]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[9] ),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF708)) 
     \sig_next_strt_offset[0]_i_1 
       (.I0(Dout[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_next_strt_offset_reg__0[0]),
        .O(\n_0_sig_next_strt_offset[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF87FF00007800)) 
     \sig_next_strt_offset[1]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(Dout[0]),
        .I2(Dout[1]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(sig_next_strt_offset_reg__0[1]),
        .O(\n_0_sig_next_strt_offset[1]_i_1 ));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_next_strt_offset[0]_i_1 ),
        .Q(sig_next_strt_offset_reg__0[0]),
        .R(sig_eop_sent_reg0));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_next_strt_offset[1]_i_1 ),
        .Q(sig_next_strt_offset_reg__0[1]),
        .R(sig_eop_sent_reg0));
LUT4 #(
    .INIT(16'h9009)) 
     \storage_data[8]_i_10 
       (.I0(sig_btt_cntr_dup[9]),
        .I1(\n_0_sig_max_first_increment_reg[9] ),
        .I2(sig_btt_cntr_dup[8]),
        .I3(\n_0_sig_max_first_increment_reg[8] ),
        .O(\n_0_storage_data[8]_i_10 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \storage_data[8]_i_11 
       (.I0(\n_0_sig_max_first_increment_reg[7] ),
        .I1(sig_btt_cntr_dup[7]),
        .I2(\n_0_sig_max_first_increment_reg[6] ),
        .I3(sig_btt_cntr_dup[6]),
        .O(\n_0_storage_data[8]_i_11 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \storage_data[8]_i_12 
       (.I0(\n_0_sig_max_first_increment_reg[5] ),
        .I1(sig_btt_cntr_dup[5]),
        .I2(\n_0_sig_max_first_increment_reg[4] ),
        .I3(sig_btt_cntr_dup[4]),
        .O(\n_0_storage_data[8]_i_12 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \storage_data[8]_i_13 
       (.I0(\n_0_sig_max_first_increment_reg[3] ),
        .I1(sig_btt_cntr_dup[3]),
        .I2(\n_0_sig_max_first_increment_reg[2] ),
        .I3(sig_btt_cntr_dup[2]),
        .O(\n_0_storage_data[8]_i_13 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \storage_data[8]_i_14 
       (.I0(\n_0_sig_max_first_increment_reg[1] ),
        .I1(sig_btt_cntr_dup[1]),
        .I2(\n_0_sig_max_first_increment_reg[0] ),
        .I3(sig_btt_cntr_dup[0]),
        .O(\n_0_storage_data[8]_i_14 ));
LUT4 #(
    .INIT(16'h9009)) 
     \storage_data[8]_i_15 
       (.I0(sig_btt_cntr_dup[7]),
        .I1(\n_0_sig_max_first_increment_reg[7] ),
        .I2(sig_btt_cntr_dup[6]),
        .I3(\n_0_sig_max_first_increment_reg[6] ),
        .O(\n_0_storage_data[8]_i_15 ));
LUT4 #(
    .INIT(16'h9009)) 
     \storage_data[8]_i_16 
       (.I0(sig_btt_cntr_dup[5]),
        .I1(\n_0_sig_max_first_increment_reg[5] ),
        .I2(sig_btt_cntr_dup[4]),
        .I3(\n_0_sig_max_first_increment_reg[4] ),
        .O(\n_0_storage_data[8]_i_16 ));
LUT4 #(
    .INIT(16'h9009)) 
     \storage_data[8]_i_17 
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\n_0_sig_max_first_increment_reg[3] ),
        .I2(sig_btt_cntr_dup[2]),
        .I3(\n_0_sig_max_first_increment_reg[2] ),
        .O(\n_0_storage_data[8]_i_17 ));
LUT4 #(
    .INIT(16'h9009)) 
     \storage_data[8]_i_18 
       (.I0(sig_btt_cntr_dup[1]),
        .I1(\n_0_sig_max_first_increment_reg[1] ),
        .I2(sig_btt_cntr_dup[0]),
        .I3(\n_0_sig_max_first_increment_reg[0] ),
        .O(\n_0_storage_data[8]_i_18 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \storage_data[8]_i_5 
       (.I0(\n_0_sig_max_first_increment_reg[13] ),
        .I1(sig_btt_cntr_dup[13]),
        .I2(\n_0_sig_max_first_increment_reg[12] ),
        .I3(sig_btt_cntr_dup[12]),
        .O(\n_0_storage_data[8]_i_5 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \storage_data[8]_i_6 
       (.I0(\n_0_sig_max_first_increment_reg[11] ),
        .I1(sig_btt_cntr_dup[11]),
        .I2(\n_0_sig_max_first_increment_reg[10] ),
        .I3(sig_btt_cntr_dup[10]),
        .O(\n_0_storage_data[8]_i_6 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \storage_data[8]_i_7 
       (.I0(\n_0_sig_max_first_increment_reg[9] ),
        .I1(sig_btt_cntr_dup[9]),
        .I2(\n_0_sig_max_first_increment_reg[8] ),
        .I3(sig_btt_cntr_dup[8]),
        .O(\n_0_storage_data[8]_i_7 ));
LUT4 #(
    .INIT(16'h9009)) 
     \storage_data[8]_i_8 
       (.I0(sig_btt_cntr_dup[13]),
        .I1(\n_0_sig_max_first_increment_reg[13] ),
        .I2(sig_btt_cntr_dup[12]),
        .I3(\n_0_sig_max_first_increment_reg[12] ),
        .O(\n_0_storage_data[8]_i_8 ));
LUT4 #(
    .INIT(16'h9009)) 
     \storage_data[8]_i_9 
       (.I0(sig_btt_cntr_dup[11]),
        .I1(\n_0_sig_max_first_increment_reg[11] ),
        .I2(sig_btt_cntr_dup[10]),
        .I3(\n_0_sig_max_first_increment_reg[10] ),
        .O(\n_0_storage_data[8]_i_9 ));
CARRY4 \storage_data_reg[8]_i_2 
       (.CI(\n_0_storage_data_reg[8]_i_4 ),
        .CO({\NLW_storage_data_reg[8]_i_2_CO_UNCONNECTED [3],sig_tstrb_fifo_data_in,\n_2_storage_data_reg[8]_i_2 ,\n_3_storage_data_reg[8]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,\n_0_storage_data[8]_i_5 ,\n_0_storage_data[8]_i_6 ,\n_0_storage_data[8]_i_7 }),
        .O(\NLW_storage_data_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\n_0_storage_data[8]_i_8 ,\n_0_storage_data[8]_i_9 ,\n_0_storage_data[8]_i_10 }));
CARRY4 \storage_data_reg[8]_i_4 
       (.CI(1'b0),
        .CO({\n_0_storage_data_reg[8]_i_4 ,\n_1_storage_data_reg[8]_i_4 ,\n_2_storage_data_reg[8]_i_4 ,\n_3_storage_data_reg[8]_i_4 }),
        .CYINIT(1'b1),
        .DI({\n_0_storage_data[8]_i_11 ,\n_0_storage_data[8]_i_12 ,\n_0_storage_data[8]_i_13 ,\n_0_storage_data[8]_i_14 }),
        .O(\NLW_storage_data_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_storage_data[8]_i_15 ,\n_0_storage_data[8]_i_16 ,\n_0_storage_data[8]_i_17 ,\n_0_storage_data[8]_i_18 }));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module axi_dma_0_axi_datamover_sfifo_autord
   (p_2_out,
    DOBDO,
    O1,
    O3,
    O4,
    sig_slast_with_stop,
    p_3_out,
    O2,
    I3,
    O5,
    S,
    O6,
    m_axi_mm2s_aclk,
    SR,
    p_3_out_0,
    m_axi_mm2s_rdata,
    DIBDI,
    I1,
    p_0_in2_in,
    p_0_in5_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    sig_skid2dre_wready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    sig_sstrb_stop_mask,
    sig_rd_empty,
    I4,
    I2,
    I5);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output O1;
  output O3;
  output O4;
  output sig_slast_with_stop;
  output p_3_out;
  output O2;
  output [3:0]I3;
  output O5;
  output S;
  output O6;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input p_3_out_0;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input I1;
  input p_0_in2_in;
  input p_0_in5_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input sig_skid2dre_wready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]Q;
  input [3:0]sig_sstrb_stop_mask;
  input sig_rd_empty;
  input I4;
  input I2;
  input I5;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [2:0]Q;
  wire S;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire \n_48_BLK_MEM.I_SYNC_FIFOGEN_FIFO ;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire [31:0]p_2_out;
  wire p_3_out;
  wire p_3_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;

axi_dma_0_sync_fifo_fg__parameterized0 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(\n_48_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .O6(O5),
        .O7(O6),
        .Q(Q),
        .S(S),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .p_3_out_0(p_3_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_48_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module axi_dma_0_axi_datamover_sfifo_autord__parameterized0
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O8,
    O9,
    O10,
    D,
    O11,
    O12,
    E,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    SR,
    m_axi_s2mm_aclk,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_strm_tvalid,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    p_32_out,
    sig_child_qual_first_of_2,
    I10,
    I11,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out);
  output O1;
  output [0:0]O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O8;
  output [8:0]O9;
  output O10;
  output [3:0]D;
  output O11;
  output O12;
  output [0:0]E;
  output [2:0]O14;
  output [2:0]O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output [4:0]O23;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_strm_tvalid;
  input I1;
  input [0:0]Q;
  input [6:0]I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input p_32_out;
  input sig_child_qual_first_of_2;
  input I10;
  input I11;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;

  wire [3:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [6:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [0:0]O2;
  wire O20;
  wire O21;
  wire O22;
  wire [4:0]O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O8;
  wire [8:0]O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_6_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO ;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire sig_child_qual_first_of_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0_sync_fifo_fg__parameterized1 \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O2),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(\n_6_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_xfer_address(sig_xfer_address));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_6_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module axi_dma_0_axi_datamover_sfifo_autord__parameterized1
   (sig_data_fifo_data_out,
    DOBDO,
    O1,
    p_1_in,
    hold_ff_q,
    O2,
    I5,
    I4,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_4_out,
    S0,
    p_0_in5_in,
    I1);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output O1;
  output p_1_in;
  output hold_ff_q;
  output O2;
  output [2:0]I5;
  output [2:0]I4;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_4_out;
  input S0;
  input p_0_in5_in;
  input [2:0]I1;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [2:0]I1;
  wire [2:0]I4;
  wire [2:0]I5;
  wire O1;
  wire O2;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_40_BLK_MEM.I_SYNC_FIFOGEN_FIFO ;
  wire p_0_in5_in;
  wire p_1_in;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [36:0]sig_data_fifo_data_out;

axi_dma_0_sync_fifo_fg__parameterized2 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(hold_ff_q),
        .I2(I1),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(\n_40_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .O3(O2),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_40_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module axi_dma_0_axi_datamover_skid2mm_buf
   (p_0_in3_in,
    sig_skid2data_wready,
    m_axi_s2mm_wvalid,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    SR,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_reset_reg,
    m_axi_s2mm_wready,
    I1,
    D,
    I2,
    I3);
  output p_0_in3_in;
  output sig_skid2data_wready;
  output m_axi_s2mm_wvalid;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]Q;
  output [3:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_reset_reg;
  input m_axi_s2mm_wready;
  input I1;
  input [31:0]D;
  input [3:0]I2;
  input [3:0]I3;

  wire [31:0]D;
  wire I1;
  wire [3:0]I2;
  wire [3:0]I3;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire n_0_sig_m_valid_dup_i_1__0;
  wire n_0_sig_s_ready_dup_i_1__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_out;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_out;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign p_0_in3_in = sig_s_ready_dup;
  assign sig_skid2data_wready = sig_s_ready_out;
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1__0 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1__0 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1__0 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1__0 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1__0 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1__0 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1__0 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1__0 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1__0 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1__0 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1__0 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1__0 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1__0 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1__0 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1__0 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1__0 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1__0 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1__0 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1__0 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1__0 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1__0 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1__0 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1__0 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1__0 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[31]_i_1__0 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_2__0 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1__0 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1__0 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1__0 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1__0 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1__0 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1__0 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1__0 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h000000005DDD0000)) 
     sig_m_valid_dup_i_1__0
       (.I0(I1),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(m_axi_s2mm_wready),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_reset_reg),
        .O(n_0_sig_m_valid_dup_i_1__0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_m_valid_dup_i_1__0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_m_valid_dup_i_1__0),
        .Q(sig_m_valid_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
     sig_s_ready_dup_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_reset_reg),
        .I2(m_axi_s2mm_wready),
        .I3(I1),
        .I4(sig_m_valid_dup),
        .I5(sig_s_ready_dup),
        .O(n_0_sig_s_ready_dup_i_1__0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1__0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1__0),
        .Q(sig_s_ready_out),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[3]),
        .Q(Q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module axi_dma_0_axi_datamover_skid_buf
   (p_0_in2_in,
    s_axis_s2mm_tready,
    skid2dre_wvalid,
    skid2dre_wlast,
    D,
    Q,
    O1,
    m_axi_s2mm_aclk,
    SR,
    E,
    sig_sstrb_stop_mask,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    dre2skid_wready,
    I1,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    sig_reset_reg,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tdata);
  output p_0_in2_in;
  output s_axis_s2mm_tready;
  output skid2dre_wvalid;
  output skid2dre_wlast;
  output [3:0]D;
  output [3:0]Q;
  output [31:0]O1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [3:0]sig_sstrb_stop_mask;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input dre2skid_wready;
  input I1;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input sig_reset_reg;
  input [3:0]s_axis_s2mm_tkeep;
  input [31:0]s_axis_s2mm_tdata;

  wire [3:0]D;
  wire [0:0]E;
  wire I1;
  wire [31:0]O1;
  wire [3:0]Q;
  wire [0:0]SR;
  wire dre2skid_wready;
  wire m_axi_s2mm_aclk;
  wire \n_0_sig_data_reg_out[0]_i_1__2 ;
  wire \n_0_sig_data_reg_out[10]_i_1__2 ;
  wire \n_0_sig_data_reg_out[11]_i_1__2 ;
  wire \n_0_sig_data_reg_out[12]_i_1__2 ;
  wire \n_0_sig_data_reg_out[13]_i_1__2 ;
  wire \n_0_sig_data_reg_out[14]_i_1__2 ;
  wire \n_0_sig_data_reg_out[15]_i_1__2 ;
  wire \n_0_sig_data_reg_out[16]_i_1__2 ;
  wire \n_0_sig_data_reg_out[17]_i_1__2 ;
  wire \n_0_sig_data_reg_out[18]_i_1__2 ;
  wire \n_0_sig_data_reg_out[19]_i_1__2 ;
  wire \n_0_sig_data_reg_out[1]_i_1__2 ;
  wire \n_0_sig_data_reg_out[20]_i_1__2 ;
  wire \n_0_sig_data_reg_out[21]_i_1__2 ;
  wire \n_0_sig_data_reg_out[22]_i_1__2 ;
  wire \n_0_sig_data_reg_out[23]_i_1__2 ;
  wire \n_0_sig_data_reg_out[24]_i_1__2 ;
  wire \n_0_sig_data_reg_out[25]_i_1__2 ;
  wire \n_0_sig_data_reg_out[26]_i_1__2 ;
  wire \n_0_sig_data_reg_out[27]_i_1__2 ;
  wire \n_0_sig_data_reg_out[28]_i_1__2 ;
  wire \n_0_sig_data_reg_out[29]_i_1__2 ;
  wire \n_0_sig_data_reg_out[2]_i_1__2 ;
  wire \n_0_sig_data_reg_out[30]_i_1__2 ;
  wire \n_0_sig_data_reg_out[31]_i_1__2 ;
  wire \n_0_sig_data_reg_out[3]_i_1__2 ;
  wire \n_0_sig_data_reg_out[4]_i_1__2 ;
  wire \n_0_sig_data_reg_out[5]_i_1__2 ;
  wire \n_0_sig_data_reg_out[6]_i_1__2 ;
  wire \n_0_sig_data_reg_out[7]_i_1__2 ;
  wire \n_0_sig_data_reg_out[8]_i_1__2 ;
  wire \n_0_sig_data_reg_out[9]_i_1__2 ;
  wire \n_0_sig_data_skid_reg_reg[0] ;
  wire \n_0_sig_data_skid_reg_reg[10] ;
  wire \n_0_sig_data_skid_reg_reg[11] ;
  wire \n_0_sig_data_skid_reg_reg[12] ;
  wire \n_0_sig_data_skid_reg_reg[13] ;
  wire \n_0_sig_data_skid_reg_reg[14] ;
  wire \n_0_sig_data_skid_reg_reg[15] ;
  wire \n_0_sig_data_skid_reg_reg[16] ;
  wire \n_0_sig_data_skid_reg_reg[17] ;
  wire \n_0_sig_data_skid_reg_reg[18] ;
  wire \n_0_sig_data_skid_reg_reg[19] ;
  wire \n_0_sig_data_skid_reg_reg[1] ;
  wire \n_0_sig_data_skid_reg_reg[20] ;
  wire \n_0_sig_data_skid_reg_reg[21] ;
  wire \n_0_sig_data_skid_reg_reg[22] ;
  wire \n_0_sig_data_skid_reg_reg[23] ;
  wire \n_0_sig_data_skid_reg_reg[24] ;
  wire \n_0_sig_data_skid_reg_reg[25] ;
  wire \n_0_sig_data_skid_reg_reg[26] ;
  wire \n_0_sig_data_skid_reg_reg[27] ;
  wire \n_0_sig_data_skid_reg_reg[28] ;
  wire \n_0_sig_data_skid_reg_reg[29] ;
  wire \n_0_sig_data_skid_reg_reg[2] ;
  wire \n_0_sig_data_skid_reg_reg[30] ;
  wire \n_0_sig_data_skid_reg_reg[31] ;
  wire \n_0_sig_data_skid_reg_reg[3] ;
  wire \n_0_sig_data_skid_reg_reg[4] ;
  wire \n_0_sig_data_skid_reg_reg[5] ;
  wire \n_0_sig_data_skid_reg_reg[6] ;
  wire \n_0_sig_data_skid_reg_reg[7] ;
  wire \n_0_sig_data_skid_reg_reg[8] ;
  wire \n_0_sig_data_skid_reg_reg[9] ;
  wire n_0_sig_m_valid_dup_i_1__1;
  wire n_0_sig_m_valid_dup_i_2__1;
  wire n_0_sig_mvalid_stop_reg_i_1;
  wire n_0_sig_s_ready_dup_i_1__3;
  wire n_0_sig_s_ready_dup_i_2__1;
  wire n_0_sig_sready_stop_reg_i_1;
  wire \n_0_sig_sstrb_stop_mask[0]_i_1 ;
  wire \n_0_sig_sstrb_stop_mask[1]_i_1 ;
  wire \n_0_sig_sstrb_stop_mask[2]_i_1 ;
  wire \n_0_sig_sstrb_stop_mask[3]_i_1 ;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out0;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire [3:0]sig_sstrb_stop_mask;
  wire [3:0]sig_sstrb_stop_mask_0;
  wire [3:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire skid2dre_wlast;

  assign p_0_in2_in = sig_m_valid_dup;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  assign skid2dre_wvalid = sig_m_valid_out;
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1__2 
       (.I0(s_axis_s2mm_tdata[0]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[0] ),
        .O(\n_0_sig_data_reg_out[0]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1__2 
       (.I0(s_axis_s2mm_tdata[10]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[10] ),
        .O(\n_0_sig_data_reg_out[10]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1__2 
       (.I0(s_axis_s2mm_tdata[11]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[11] ),
        .O(\n_0_sig_data_reg_out[11]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1__2 
       (.I0(s_axis_s2mm_tdata[12]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[12] ),
        .O(\n_0_sig_data_reg_out[12]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1__2 
       (.I0(s_axis_s2mm_tdata[13]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[13] ),
        .O(\n_0_sig_data_reg_out[13]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1__2 
       (.I0(s_axis_s2mm_tdata[14]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[14] ),
        .O(\n_0_sig_data_reg_out[14]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1__2 
       (.I0(s_axis_s2mm_tdata[15]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[15] ),
        .O(\n_0_sig_data_reg_out[15]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1__2 
       (.I0(s_axis_s2mm_tdata[16]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[16] ),
        .O(\n_0_sig_data_reg_out[16]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1__2 
       (.I0(s_axis_s2mm_tdata[17]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[17] ),
        .O(\n_0_sig_data_reg_out[17]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1__2 
       (.I0(s_axis_s2mm_tdata[18]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[18] ),
        .O(\n_0_sig_data_reg_out[18]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1__2 
       (.I0(s_axis_s2mm_tdata[19]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[19] ),
        .O(\n_0_sig_data_reg_out[19]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1__2 
       (.I0(s_axis_s2mm_tdata[1]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[1] ),
        .O(\n_0_sig_data_reg_out[1]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1__2 
       (.I0(s_axis_s2mm_tdata[20]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[20] ),
        .O(\n_0_sig_data_reg_out[20]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1__2 
       (.I0(s_axis_s2mm_tdata[21]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[21] ),
        .O(\n_0_sig_data_reg_out[21]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1__2 
       (.I0(s_axis_s2mm_tdata[22]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[22] ),
        .O(\n_0_sig_data_reg_out[22]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1__2 
       (.I0(s_axis_s2mm_tdata[23]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[23] ),
        .O(\n_0_sig_data_reg_out[23]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1__2 
       (.I0(s_axis_s2mm_tdata[24]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[24] ),
        .O(\n_0_sig_data_reg_out[24]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1__2 
       (.I0(s_axis_s2mm_tdata[25]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[25] ),
        .O(\n_0_sig_data_reg_out[25]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1__2 
       (.I0(s_axis_s2mm_tdata[26]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[26] ),
        .O(\n_0_sig_data_reg_out[26]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1__2 
       (.I0(s_axis_s2mm_tdata[27]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[27] ),
        .O(\n_0_sig_data_reg_out[27]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1__2 
       (.I0(s_axis_s2mm_tdata[28]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[28] ),
        .O(\n_0_sig_data_reg_out[28]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1__2 
       (.I0(s_axis_s2mm_tdata[29]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[29] ),
        .O(\n_0_sig_data_reg_out[29]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1__2 
       (.I0(s_axis_s2mm_tdata[2]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[2] ),
        .O(\n_0_sig_data_reg_out[2]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1__2 
       (.I0(s_axis_s2mm_tdata[30]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[30] ),
        .O(\n_0_sig_data_reg_out[30]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_1__2 
       (.I0(s_axis_s2mm_tdata[31]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[31] ),
        .O(\n_0_sig_data_reg_out[31]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1__2 
       (.I0(s_axis_s2mm_tdata[3]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[3] ),
        .O(\n_0_sig_data_reg_out[3]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1__2 
       (.I0(s_axis_s2mm_tdata[4]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[4] ),
        .O(\n_0_sig_data_reg_out[4]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1__2 
       (.I0(s_axis_s2mm_tdata[5]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[5] ),
        .O(\n_0_sig_data_reg_out[5]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1__2 
       (.I0(s_axis_s2mm_tdata[6]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[6] ),
        .O(\n_0_sig_data_reg_out[6]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1__2 
       (.I0(s_axis_s2mm_tdata[7]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[7] ),
        .O(\n_0_sig_data_reg_out[7]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1__2 
       (.I0(s_axis_s2mm_tdata[8]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[8] ),
        .O(\n_0_sig_data_reg_out[8]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1__2 
       (.I0(s_axis_s2mm_tdata[9]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[9] ),
        .O(\n_0_sig_data_reg_out[9]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[0]_i_1__2 ),
        .Q(O1[0]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[10]_i_1__2 ),
        .Q(O1[10]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[11]_i_1__2 ),
        .Q(O1[11]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[12]_i_1__2 ),
        .Q(O1[12]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[13]_i_1__2 ),
        .Q(O1[13]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[14]_i_1__2 ),
        .Q(O1[14]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[15]_i_1__2 ),
        .Q(O1[15]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[16]_i_1__2 ),
        .Q(O1[16]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[17]_i_1__2 ),
        .Q(O1[17]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[18]_i_1__2 ),
        .Q(O1[18]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[19]_i_1__2 ),
        .Q(O1[19]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[1]_i_1__2 ),
        .Q(O1[1]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[20]_i_1__2 ),
        .Q(O1[20]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[21]_i_1__2 ),
        .Q(O1[21]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[22]_i_1__2 ),
        .Q(O1[22]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[23]_i_1__2 ),
        .Q(O1[23]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[24]_i_1__2 ),
        .Q(O1[24]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[25]_i_1__2 ),
        .Q(O1[25]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[26]_i_1__2 ),
        .Q(O1[26]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[27]_i_1__2 ),
        .Q(O1[27]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[28]_i_1__2 ),
        .Q(O1[28]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[29]_i_1__2 ),
        .Q(O1[29]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[2]_i_1__2 ),
        .Q(O1[2]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[30]_i_1__2 ),
        .Q(O1[30]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[31]_i_1__2 ),
        .Q(O1[31]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[3]_i_1__2 ),
        .Q(O1[3]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[4]_i_1__2 ),
        .Q(O1[4]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[5]_i_1__2 ),
        .Q(O1[5]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[6]_i_1__2 ),
        .Q(O1[6]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[7]_i_1__2 ),
        .Q(O1[7]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[8]_i_1__2 ),
        .Q(O1[8]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[9]_i_1__2 ),
        .Q(O1[9]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(\n_0_sig_data_skid_reg_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(\n_0_sig_data_skid_reg_reg[10] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(\n_0_sig_data_skid_reg_reg[11] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(\n_0_sig_data_skid_reg_reg[12] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(\n_0_sig_data_skid_reg_reg[13] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(\n_0_sig_data_skid_reg_reg[14] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(\n_0_sig_data_skid_reg_reg[15] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(\n_0_sig_data_skid_reg_reg[16] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(\n_0_sig_data_skid_reg_reg[17] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(\n_0_sig_data_skid_reg_reg[18] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(\n_0_sig_data_skid_reg_reg[19] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(\n_0_sig_data_skid_reg_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(\n_0_sig_data_skid_reg_reg[20] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(\n_0_sig_data_skid_reg_reg[21] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(\n_0_sig_data_skid_reg_reg[22] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(\n_0_sig_data_skid_reg_reg[23] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[24]),
        .Q(\n_0_sig_data_skid_reg_reg[24] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[25]),
        .Q(\n_0_sig_data_skid_reg_reg[25] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[26]),
        .Q(\n_0_sig_data_skid_reg_reg[26] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[27]),
        .Q(\n_0_sig_data_skid_reg_reg[27] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[28]),
        .Q(\n_0_sig_data_skid_reg_reg[28] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[29]),
        .Q(\n_0_sig_data_skid_reg_reg[29] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(\n_0_sig_data_skid_reg_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[30]),
        .Q(\n_0_sig_data_skid_reg_reg[30] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[31]),
        .Q(\n_0_sig_data_skid_reg_reg[31] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(\n_0_sig_data_skid_reg_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(\n_0_sig_data_skid_reg_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(\n_0_sig_data_skid_reg_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(\n_0_sig_data_skid_reg_reg[6] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(\n_0_sig_data_skid_reg_reg[7] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(\n_0_sig_data_skid_reg_reg[8] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(\n_0_sig_data_skid_reg_reg[9] ),
        .R(SR));
LUT4 #(
    .INIT(16'hEFE0)) 
     sig_last_reg_out_i_1__1
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tlast),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(skid2dre_wlast),
        .R(sig_data_reg_out0));
LUT2 #(
    .INIT(4'hE)) 
     sig_last_skid_reg_i_1__1
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tlast),
        .O(sig_slast_with_stop));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h0000A2AAAA00AAAA)) 
     sig_m_valid_dup_i_1__1
       (.I0(n_0_sig_m_valid_dup_i_2__1),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .I3(sig_m_valid_dup),
        .I4(sig_stop_request),
        .I5(dre2skid_wready),
        .O(n_0_sig_m_valid_dup_i_1__1));
LUT6 #(
    .INIT(64'h1011101011111010)) 
     sig_m_valid_dup_i_2__1
       (.I0(I1),
        .I1(sig_mvalid_stop),
        .I2(s_axis_s2mm_tvalid),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .I5(dre2skid_wready),
        .O(n_0_sig_m_valid_dup_i_2__1));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_m_valid_dup_i_1__1),
        .Q(sig_m_valid_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_m_valid_dup_i_1__1),
        .Q(sig_m_valid_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF8CAC8C8C)) 
     sig_mvalid_stop_reg_i_1
       (.I0(dre2skid_wready),
        .I1(sig_stop_request),
        .I2(sig_m_valid_dup),
        .I3(sig_halt_reg_dly3),
        .I4(sig_halt_reg_dly2),
        .I5(sig_mvalid_stop),
        .O(n_0_sig_mvalid_stop_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_mvalid_stop_reg_i_1),
        .Q(sig_mvalid_stop),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT5 #(
    .INIT(32'h20200020)) 
     sig_s_ready_dup_i_1__3
       (.I0(n_0_sig_s_ready_dup_i_2__1),
        .I1(sig_stop_request),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .O(n_0_sig_s_ready_dup_i_1__3));
LUT5 #(
    .INIT(32'hFFFFFF70)) 
     sig_s_ready_dup_i_2__1
       (.I0(sig_m_valid_dup),
        .I1(s_axis_s2mm_tvalid),
        .I2(sig_s_ready_dup),
        .I3(dre2skid_wready),
        .I4(sig_reset_reg),
        .O(n_0_sig_s_ready_dup_i_2__1));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1__3),
        .Q(sig_s_ready_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1__3),
        .Q(sig_s_ready_out),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     sig_sready_stop_reg_i_1
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_stop_request),
        .O(n_0_sig_sready_stop_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_sready_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_sready_stop_reg_i_1),
        .Q(sig_stop_request),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[0]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask_0[0]),
        .O(\n_0_sig_sstrb_stop_mask[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[1]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask_0[1]),
        .O(\n_0_sig_sstrb_stop_mask[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[2]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask_0[2]),
        .O(\n_0_sig_sstrb_stop_mask[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[3]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask_0[3]),
        .O(\n_0_sig_sstrb_stop_mask[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_sstrb_stop_mask[0]_i_1 ),
        .Q(sig_sstrb_stop_mask_0[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_sstrb_stop_mask[1]_i_1 ),
        .Q(sig_sstrb_stop_mask_0[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_sstrb_stop_mask[2]_i_1 ),
        .Q(sig_sstrb_stop_mask_0[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_sstrb_stop_mask[3]_i_1 ),
        .Q(sig_sstrb_stop_mask_0[3]),
        .R(SR));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[0]_i_1__1 
       (.I0(sig_sstrb_stop_mask_0[0]),
        .I1(s_axis_s2mm_tkeep[0]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[1]_i_1__1 
       (.I0(sig_sstrb_stop_mask_0[1]),
        .I1(s_axis_s2mm_tkeep[1]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[2]_i_1__1 
       (.I0(sig_sstrb_stop_mask_0[2]),
        .I1(s_axis_s2mm_tkeep[2]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_strb_reg_out[3]_i_1__1 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_data_reg_out0));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[3]_i_3__0 
       (.I0(sig_sstrb_stop_mask_0[3]),
        .I1(s_axis_s2mm_tkeep[3]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(Q[0]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(Q[1]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(Q[2]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(Q[3]),
        .R(sig_data_reg_out0));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[0]_i_1__1 
       (.I0(sig_sstrb_stop_mask_0[0]),
        .I1(s_axis_s2mm_tkeep[0]),
        .O(sig_sstrb_with_stop[0]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[0]_i_1__3 
       (.I0(Q[0]),
        .I1(sig_sstrb_stop_mask[0]),
        .O(D[0]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[1]_i_1__1 
       (.I0(sig_sstrb_stop_mask_0[1]),
        .I1(s_axis_s2mm_tkeep[1]),
        .O(sig_sstrb_with_stop[1]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[1]_i_1__3 
       (.I0(Q[1]),
        .I1(sig_sstrb_stop_mask[1]),
        .O(D[1]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[2]_i_1__1 
       (.I0(sig_sstrb_stop_mask_0[2]),
        .I1(s_axis_s2mm_tkeep[2]),
        .O(sig_sstrb_with_stop[2]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[2]_i_1__3 
       (.I0(Q[2]),
        .I1(sig_sstrb_stop_mask[2]),
        .O(D[2]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[3]_i_1__1 
       (.I0(sig_sstrb_stop_mask_0[3]),
        .I1(s_axis_s2mm_tkeep[3]),
        .O(sig_sstrb_with_stop[3]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[3]_i_1__3 
       (.I0(Q[3]),
        .I1(sig_sstrb_stop_mask[3]),
        .O(D[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module axi_dma_0_axi_datamover_skid_buf_6
   (p_0_in5_in,
    p_0_in2_in,
    sig_skid2dre_wready,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    sig_stop_request,
    sig_mvalid_stop,
    sig_sstrb_stop_mask,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    I1,
    m_axi_mm2s_aclk,
    I2,
    SR,
    sig_slast_with_stop,
    p_3_out,
    DOBDO,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axis_mm2s_tready,
    D,
    sig_halt_reg_dly3,
    sig_halt_reg_dly2,
    I3);
  output p_0_in5_in;
  output p_0_in2_in;
  output sig_skid2dre_wready;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output sig_stop_request;
  output sig_mvalid_stop;
  output [3:0]sig_sstrb_stop_mask;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  input I1;
  input m_axi_mm2s_aclk;
  input I2;
  input [0:0]SR;
  input sig_slast_with_stop;
  input p_3_out;
  input [16:0]DOBDO;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axis_mm2s_tready;
  input [19:0]D;
  input sig_halt_reg_dly3;
  input sig_halt_reg_dly2;
  input [3:0]I3;

  wire [19:0]D;
  wire [16:0]DOBDO;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire n_0_sig_mvalid_stop_reg_i_1;
  wire n_0_sig_sready_stop_reg_i_1;
  wire \n_0_sig_sstrb_stop_mask[0]_i_1 ;
  wire \n_0_sig_sstrb_stop_mask[1]_i_1 ;
  wire \n_0_sig_sstrb_stop_mask[2]_i_1 ;
  wire \n_0_sig_sstrb_stop_mask[3]_i_1 ;
  wire p_3_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out0;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_out;
  wire sig_mvalid_stop;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;

  assign m_axis_mm2s_tvalid = sig_m_valid_out;
  assign p_0_in2_in = sig_m_valid_dup;
  assign p_0_in5_in = sig_s_ready_dup;
  assign sig_skid2dre_wready = sig_s_ready_out;
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1 
       (.I0(DOBDO[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1 
       (.I0(DOBDO[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1 
       (.I0(DOBDO[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1 
       (.I0(DOBDO[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1 
       (.I0(DOBDO[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1 
       (.I0(DOBDO[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1 
       (.I0(DOBDO[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1 
       (.I0(DOBDO[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1 
       (.I0(DOBDO[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1 
       (.I0(DOBDO[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1 
       (.I0(DOBDO[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[31]_i_1 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_data_reg_out0));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[31]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_3 
       (.I0(DOBDO[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axis_mm2s_tdata[16]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axis_mm2s_tdata[17]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axis_mm2s_tdata[18]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axis_mm2s_tdata[19]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axis_mm2s_tdata[20]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axis_mm2s_tdata[21]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axis_mm2s_tdata[22]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axis_mm2s_tdata[23]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axis_mm2s_tdata[24]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axis_mm2s_tdata[25]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axis_mm2s_tdata[26]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axis_mm2s_tdata[27]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axis_mm2s_tdata[28]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axis_mm2s_tdata[29]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axis_mm2s_tdata[30]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axis_mm2s_tdata[31]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[0]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[1]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[2]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[3]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[4]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[5]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[6]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[7]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[8]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[9]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[10]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[11]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
LUT5 #(
    .INIT(32'hF8FFF800)) 
     sig_last_reg_out_i_1
       (.I0(p_3_out),
        .I1(DOBDO[16]),
        .I2(sig_stop_request),
        .I3(sig_s_ready_dup),
        .I4(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(SR));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(sig_m_valid_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(sig_m_valid_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFF400F0F0)) 
     sig_mvalid_stop_reg_i_1
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_stop_request),
        .I3(m_axis_mm2s_tready),
        .I4(sig_m_valid_dup),
        .I5(sig_mvalid_stop),
        .O(n_0_sig_mvalid_stop_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_mvalid_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_mvalid_stop_reg_i_1),
        .Q(sig_mvalid_stop),
        .R(SR));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_s_ready_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_s_ready_out),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     sig_sready_stop_reg_i_1
       (.I0(sig_stop_request),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .O(n_0_sig_sready_stop_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_sready_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_sready_stop_reg_i_1),
        .Q(sig_stop_request),
        .R(SR));
LUT3 #(
    .INIT(8'hBA)) 
     \sig_sstrb_stop_mask[0]_i_1 
       (.I0(sig_sstrb_stop_mask[0]),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .O(\n_0_sig_sstrb_stop_mask[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \sig_sstrb_stop_mask[1]_i_1 
       (.I0(sig_sstrb_stop_mask[1]),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .O(\n_0_sig_sstrb_stop_mask[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \sig_sstrb_stop_mask[2]_i_1 
       (.I0(sig_sstrb_stop_mask[2]),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .O(\n_0_sig_sstrb_stop_mask[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \sig_sstrb_stop_mask[3]_i_1 
       (.I0(sig_sstrb_stop_mask[3]),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .O(\n_0_sig_sstrb_stop_mask[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_sstrb_stop_mask[0]_i_1 ),
        .Q(sig_sstrb_stop_mask[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_sstrb_stop_mask[1]_i_1 ),
        .Q(sig_sstrb_stop_mask[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_sstrb_stop_mask[2]_i_1 ),
        .Q(sig_sstrb_stop_mask[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_sstrb_stop_mask[3]_i_1 ),
        .Q(sig_sstrb_stop_mask[3]),
        .R(SR));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[0]_i_1 
       (.I0(DOBDO[12]),
        .I1(sig_sstrb_stop_mask[0]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[1]_i_1 
       (.I0(DOBDO[13]),
        .I1(sig_sstrb_stop_mask[1]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[2]_i_1 
       (.I0(DOBDO[14]),
        .I1(sig_sstrb_stop_mask[2]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[3]_i_1 
       (.I0(DOBDO[15]),
        .I1(sig_sstrb_stop_mask[3]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axis_mm2s_tkeep[0]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axis_mm2s_tkeep[1]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axis_mm2s_tkeep[2]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axis_mm2s_tkeep[3]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module axi_dma_0_axi_datamover_skid_buf__parameterized0
   (p_0_in5_in,
    p_4_out,
    sig_ibtt2wdc_tvalid,
    sig_ibtt2wdc_tlast,
    O1,
    D,
    O6,
    O7,
    O24,
    Q,
    m_axi_s2mm_aclk,
    SR,
    sig_slast_with_stop,
    I1,
    lsig_eop_reg,
    hold_ff_q,
    I2,
    I7,
    p_0_in,
    sig_stop_request,
    sig_reset_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I3,
    I8,
    DOBDO,
    I4,
    I5);
  output p_0_in5_in;
  output p_4_out;
  output sig_ibtt2wdc_tvalid;
  output sig_ibtt2wdc_tlast;
  output O1;
  output [7:0]D;
  output [39:0]O6;
  output O7;
  output [3:0]O24;
  output [2:0]Q;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_slast_with_stop;
  input I1;
  input lsig_eop_reg;
  input hold_ff_q;
  input I2;
  input I7;
  input [7:0]p_0_in;
  input sig_stop_request;
  input sig_reset_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I3;
  input I8;
  input [18:0]DOBDO;
  input [21:0]I4;
  input [2:0]I5;

  wire [7:0]D;
  wire [18:0]DOBDO;
  wire I1;
  wire I2;
  wire I3;
  wire [21:0]I4;
  wire [2:0]I5;
  wire I7;
  wire I8;
  wire O1;
  wire [3:0]O24;
  wire [39:0]O6;
  wire O7;
  wire [2:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire \n_0_sig_data_reg_out[0]_i_1__1 ;
  wire \n_0_sig_data_reg_out[10]_i_1__1 ;
  wire \n_0_sig_data_reg_out[11]_i_1__1 ;
  wire \n_0_sig_data_reg_out[12]_i_1__1 ;
  wire \n_0_sig_data_reg_out[13]_i_1__1 ;
  wire \n_0_sig_data_reg_out[14]_i_1__1 ;
  wire \n_0_sig_data_reg_out[15]_i_1__1 ;
  wire \n_0_sig_data_reg_out[16]_i_1__1 ;
  wire \n_0_sig_data_reg_out[17]_i_1__1 ;
  wire \n_0_sig_data_reg_out[18]_i_1__1 ;
  wire \n_0_sig_data_reg_out[19]_i_1__1 ;
  wire \n_0_sig_data_reg_out[1]_i_1__1 ;
  wire \n_0_sig_data_reg_out[20]_i_1__1 ;
  wire \n_0_sig_data_reg_out[21]_i_1__1 ;
  wire \n_0_sig_data_reg_out[22]_i_1__1 ;
  wire \n_0_sig_data_reg_out[23]_i_1__1 ;
  wire \n_0_sig_data_reg_out[24]_i_1__1 ;
  wire \n_0_sig_data_reg_out[25]_i_1__1 ;
  wire \n_0_sig_data_reg_out[26]_i_1__1 ;
  wire \n_0_sig_data_reg_out[27]_i_1__1 ;
  wire \n_0_sig_data_reg_out[28]_i_1__1 ;
  wire \n_0_sig_data_reg_out[29]_i_1__1 ;
  wire \n_0_sig_data_reg_out[2]_i_1__1 ;
  wire \n_0_sig_data_reg_out[30]_i_1__1 ;
  wire \n_0_sig_data_reg_out[31]_i_1__1 ;
  wire \n_0_sig_data_reg_out[35]_i_1 ;
  wire \n_0_sig_data_reg_out[36]_i_1 ;
  wire \n_0_sig_data_reg_out[37]_i_1 ;
  wire \n_0_sig_data_reg_out[38]_i_1 ;
  wire \n_0_sig_data_reg_out[39]_i_1 ;
  wire \n_0_sig_data_reg_out[3]_i_1__1 ;
  wire \n_0_sig_data_reg_out[4]_i_1__1 ;
  wire \n_0_sig_data_reg_out[5]_i_1__1 ;
  wire \n_0_sig_data_reg_out[6]_i_1__1 ;
  wire \n_0_sig_data_reg_out[7]_i_1__1 ;
  wire \n_0_sig_data_reg_out[8]_i_1__1 ;
  wire \n_0_sig_data_reg_out[9]_i_1__1 ;
  wire \n_0_sig_data_skid_reg_reg[0] ;
  wire \n_0_sig_data_skid_reg_reg[10] ;
  wire \n_0_sig_data_skid_reg_reg[11] ;
  wire \n_0_sig_data_skid_reg_reg[12] ;
  wire \n_0_sig_data_skid_reg_reg[13] ;
  wire \n_0_sig_data_skid_reg_reg[14] ;
  wire \n_0_sig_data_skid_reg_reg[15] ;
  wire \n_0_sig_data_skid_reg_reg[16] ;
  wire \n_0_sig_data_skid_reg_reg[17] ;
  wire \n_0_sig_data_skid_reg_reg[18] ;
  wire \n_0_sig_data_skid_reg_reg[19] ;
  wire \n_0_sig_data_skid_reg_reg[1] ;
  wire \n_0_sig_data_skid_reg_reg[20] ;
  wire \n_0_sig_data_skid_reg_reg[21] ;
  wire \n_0_sig_data_skid_reg_reg[22] ;
  wire \n_0_sig_data_skid_reg_reg[23] ;
  wire \n_0_sig_data_skid_reg_reg[24] ;
  wire \n_0_sig_data_skid_reg_reg[25] ;
  wire \n_0_sig_data_skid_reg_reg[26] ;
  wire \n_0_sig_data_skid_reg_reg[27] ;
  wire \n_0_sig_data_skid_reg_reg[28] ;
  wire \n_0_sig_data_skid_reg_reg[29] ;
  wire \n_0_sig_data_skid_reg_reg[2] ;
  wire \n_0_sig_data_skid_reg_reg[30] ;
  wire \n_0_sig_data_skid_reg_reg[31] ;
  wire \n_0_sig_data_skid_reg_reg[35] ;
  wire \n_0_sig_data_skid_reg_reg[36] ;
  wire \n_0_sig_data_skid_reg_reg[37] ;
  wire \n_0_sig_data_skid_reg_reg[38] ;
  wire \n_0_sig_data_skid_reg_reg[39] ;
  wire \n_0_sig_data_skid_reg_reg[3] ;
  wire \n_0_sig_data_skid_reg_reg[4] ;
  wire \n_0_sig_data_skid_reg_reg[5] ;
  wire \n_0_sig_data_skid_reg_reg[6] ;
  wire \n_0_sig_data_skid_reg_reg[7] ;
  wire \n_0_sig_data_skid_reg_reg[8] ;
  wire \n_0_sig_data_skid_reg_reg[9] ;
  wire n_0_sig_m_valid_dup_i_1__3;
  wire n_0_sig_m_valid_dup_i_2__0;
  wire n_0_sig_mvalid_stop_reg_i_1;
  wire n_0_sig_s_ready_dup_i_1__1;
  wire [7:0]p_0_in;
  wire s2mm_strm_eop;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out0;
  wire sig_data_reg_out_en;
  wire sig_ibtt2wdc_tlast;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire [4:0]sig_sstrb_stop_mask;
  wire [4:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire [4:0]sig_strb_skid_mux_out;
  wire [4:0]sig_strb_skid_reg;

  assign p_0_in5_in = sig_s_ready_dup;
  assign p_4_out = sig_s_ready_out;
  assign sig_ibtt2wdc_tvalid = sig_m_valid_out;
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_INDET_BTT.lsig_byte_cntr[0]_i_1 
       (.I0(O6[32]),
        .I1(I7),
        .I2(p_0_in[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_INDET_BTT.lsig_byte_cntr[1]_i_1 
       (.I0(O6[33]),
        .I1(I7),
        .I2(p_0_in[1]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_INDET_BTT.lsig_byte_cntr[2]_i_1 
       (.I0(O6[34]),
        .I1(I7),
        .I2(p_0_in[2]),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_INDET_BTT.lsig_byte_cntr[3]_i_1 
       (.I0(O6[35]),
        .I1(I7),
        .I2(p_0_in[3]),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_INDET_BTT.lsig_byte_cntr[4]_i_1 
       (.I0(O6[36]),
        .I1(I7),
        .I2(p_0_in[4]),
        .O(D[4]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_INDET_BTT.lsig_byte_cntr[5]_i_1 
       (.I0(O6[37]),
        .I1(I7),
        .I2(p_0_in[5]),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_INDET_BTT.lsig_byte_cntr[6]_i_1 
       (.I0(O6[38]),
        .I1(I7),
        .I2(p_0_in[6]),
        .O(D[6]));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_2 
       (.I0(sig_m_valid_out),
        .I1(I1),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 
       (.I0(O6[39]),
        .I1(I7),
        .I2(p_0_in[7]),
        .O(D[7]));
LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(s2mm_strm_eop),
        .I1(sig_m_valid_out),
        .I2(I1),
        .I3(lsig_eop_reg),
        .O(O1));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1__1 
       (.I0(I4[0]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[0] ),
        .O(\n_0_sig_data_reg_out[0]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1__1 
       (.I0(I4[10]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[10] ),
        .O(\n_0_sig_data_reg_out[10]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1__1 
       (.I0(I4[11]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[11] ),
        .O(\n_0_sig_data_reg_out[11]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1__1 
       (.I0(I4[12]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[12] ),
        .O(\n_0_sig_data_reg_out[12]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1__1 
       (.I0(I4[13]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[13] ),
        .O(\n_0_sig_data_reg_out[13]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1__1 
       (.I0(I4[14]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[14] ),
        .O(\n_0_sig_data_reg_out[14]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1__1 
       (.I0(I4[15]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[15] ),
        .O(\n_0_sig_data_reg_out[15]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1__1 
       (.I0(I4[16]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[16] ),
        .O(\n_0_sig_data_reg_out[16]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1__1 
       (.I0(I4[17]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[17] ),
        .O(\n_0_sig_data_reg_out[17]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1__1 
       (.I0(I4[18]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[18] ),
        .O(\n_0_sig_data_reg_out[18]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1__1 
       (.I0(DOBDO[0]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[19] ),
        .O(\n_0_sig_data_reg_out[19]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1__1 
       (.I0(I4[1]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[1] ),
        .O(\n_0_sig_data_reg_out[1]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1__1 
       (.I0(DOBDO[1]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[20] ),
        .O(\n_0_sig_data_reg_out[20]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1__1 
       (.I0(DOBDO[2]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[21] ),
        .O(\n_0_sig_data_reg_out[21]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1__1 
       (.I0(DOBDO[3]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[22] ),
        .O(\n_0_sig_data_reg_out[22]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1__1 
       (.I0(DOBDO[4]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[23] ),
        .O(\n_0_sig_data_reg_out[23]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1__1 
       (.I0(DOBDO[5]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[24] ),
        .O(\n_0_sig_data_reg_out[24]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1__1 
       (.I0(DOBDO[6]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[25] ),
        .O(\n_0_sig_data_reg_out[25]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1__1 
       (.I0(DOBDO[7]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[26] ),
        .O(\n_0_sig_data_reg_out[26]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1__1 
       (.I0(DOBDO[8]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[27] ),
        .O(\n_0_sig_data_reg_out[27]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1__1 
       (.I0(DOBDO[9]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[28] ),
        .O(\n_0_sig_data_reg_out[28]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1__1 
       (.I0(DOBDO[10]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[29] ),
        .O(\n_0_sig_data_reg_out[29]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1__1 
       (.I0(I4[2]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[2] ),
        .O(\n_0_sig_data_reg_out[2]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1__1 
       (.I0(DOBDO[11]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[30] ),
        .O(\n_0_sig_data_reg_out[30]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_1__1 
       (.I0(DOBDO[12]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[31] ),
        .O(\n_0_sig_data_reg_out[31]_i_1__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \sig_data_reg_out[35]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[35] ),
        .I1(sig_s_ready_dup),
        .O(\n_0_sig_data_reg_out[35]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \sig_data_reg_out[36]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[36] ),
        .I1(sig_s_ready_dup),
        .O(\n_0_sig_data_reg_out[36]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \sig_data_reg_out[37]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[37] ),
        .I1(sig_s_ready_dup),
        .O(\n_0_sig_data_reg_out[37]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \sig_data_reg_out[38]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[38] ),
        .I1(sig_s_ready_dup),
        .O(\n_0_sig_data_reg_out[38]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \sig_data_reg_out[39]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[39] ),
        .I1(sig_s_ready_dup),
        .O(\n_0_sig_data_reg_out[39]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1__1 
       (.I0(I4[3]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[3] ),
        .O(\n_0_sig_data_reg_out[3]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1__1 
       (.I0(I4[4]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[4] ),
        .O(\n_0_sig_data_reg_out[4]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1__1 
       (.I0(I4[5]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[5] ),
        .O(\n_0_sig_data_reg_out[5]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1__1 
       (.I0(I4[6]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[6] ),
        .O(\n_0_sig_data_reg_out[6]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1__1 
       (.I0(I4[7]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[7] ),
        .O(\n_0_sig_data_reg_out[7]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1__1 
       (.I0(I4[8]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[8] ),
        .O(\n_0_sig_data_reg_out[8]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1__1 
       (.I0(I4[9]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[9] ),
        .O(\n_0_sig_data_reg_out[9]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[0]_i_1__1 ),
        .Q(O6[0]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[10]_i_1__1 ),
        .Q(O6[10]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[11]_i_1__1 ),
        .Q(O6[11]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[12]_i_1__1 ),
        .Q(O6[12]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[13]_i_1__1 ),
        .Q(O6[13]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[14]_i_1__1 ),
        .Q(O6[14]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[15]_i_1__1 ),
        .Q(O6[15]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[16]_i_1__1 ),
        .Q(O6[16]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[17]_i_1__1 ),
        .Q(O6[17]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[18]_i_1__1 ),
        .Q(O6[18]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[19]_i_1__1 ),
        .Q(O6[19]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[1]_i_1__1 ),
        .Q(O6[1]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[20]_i_1__1 ),
        .Q(O6[20]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[21]_i_1__1 ),
        .Q(O6[21]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[22]_i_1__1 ),
        .Q(O6[22]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[23]_i_1__1 ),
        .Q(O6[23]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[24]_i_1__1 ),
        .Q(O6[24]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[25]_i_1__1 ),
        .Q(O6[25]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[26]_i_1__1 ),
        .Q(O6[26]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[27]_i_1__1 ),
        .Q(O6[27]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[28]_i_1__1 ),
        .Q(O6[28]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[29]_i_1__1 ),
        .Q(O6[29]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[2]_i_1__1 ),
        .Q(O6[2]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[30]_i_1__1 ),
        .Q(O6[30]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[31]_i_1__1 ),
        .Q(O6[31]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I5[0]),
        .Q(O6[32]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I5[1]),
        .Q(O6[33]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I5[2]),
        .Q(O6[34]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[35]_i_1 ),
        .Q(O6[35]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[36]_i_1 ),
        .Q(O6[36]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[37]_i_1 ),
        .Q(O6[37]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[38]_i_1 ),
        .Q(O6[38]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[39]_i_1 ),
        .Q(O6[39]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[3]_i_1__1 ),
        .Q(O6[3]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[4]_i_1__1 ),
        .Q(O6[4]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[5]_i_1__1 ),
        .Q(O6[5]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[6]_i_1__1 ),
        .Q(O6[6]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[7]_i_1__1 ),
        .Q(O6[7]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[8]_i_1__1 ),
        .Q(O6[8]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[9]_i_1__1 ),
        .Q(O6[9]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[0]),
        .Q(\n_0_sig_data_skid_reg_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[10]),
        .Q(\n_0_sig_data_skid_reg_reg[10] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[11]),
        .Q(\n_0_sig_data_skid_reg_reg[11] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[12]),
        .Q(\n_0_sig_data_skid_reg_reg[12] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[13]),
        .Q(\n_0_sig_data_skid_reg_reg[13] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[14]),
        .Q(\n_0_sig_data_skid_reg_reg[14] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[15]),
        .Q(\n_0_sig_data_skid_reg_reg[15] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[16]),
        .Q(\n_0_sig_data_skid_reg_reg[16] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[17]),
        .Q(\n_0_sig_data_skid_reg_reg[17] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[18]),
        .Q(\n_0_sig_data_skid_reg_reg[18] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[0]),
        .Q(\n_0_sig_data_skid_reg_reg[19] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[1]),
        .Q(\n_0_sig_data_skid_reg_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[1]),
        .Q(\n_0_sig_data_skid_reg_reg[20] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[2]),
        .Q(\n_0_sig_data_skid_reg_reg[21] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[3]),
        .Q(\n_0_sig_data_skid_reg_reg[22] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[4]),
        .Q(\n_0_sig_data_skid_reg_reg[23] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[5]),
        .Q(\n_0_sig_data_skid_reg_reg[24] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[6]),
        .Q(\n_0_sig_data_skid_reg_reg[25] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[7]),
        .Q(\n_0_sig_data_skid_reg_reg[26] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[8]),
        .Q(\n_0_sig_data_skid_reg_reg[27] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[9]),
        .Q(\n_0_sig_data_skid_reg_reg[28] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[10]),
        .Q(\n_0_sig_data_skid_reg_reg[29] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[2]),
        .Q(\n_0_sig_data_skid_reg_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[11]),
        .Q(\n_0_sig_data_skid_reg_reg[30] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[12]),
        .Q(\n_0_sig_data_skid_reg_reg[31] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[19]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[20]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[21]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(1'b0),
        .Q(\n_0_sig_data_skid_reg_reg[35] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(1'b0),
        .Q(\n_0_sig_data_skid_reg_reg[36] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(1'b0),
        .Q(\n_0_sig_data_skid_reg_reg[37] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(1'b0),
        .Q(\n_0_sig_data_skid_reg_reg[38] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(1'b0),
        .Q(\n_0_sig_data_skid_reg_reg[39] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[3]),
        .Q(\n_0_sig_data_skid_reg_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[4]),
        .Q(\n_0_sig_data_skid_reg_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[5]),
        .Q(\n_0_sig_data_skid_reg_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[6]),
        .Q(\n_0_sig_data_skid_reg_reg[6] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[7]),
        .Q(\n_0_sig_data_skid_reg_reg[7] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[8]),
        .Q(\n_0_sig_data_skid_reg_reg[8] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I4[9]),
        .Q(\n_0_sig_data_skid_reg_reg[9] ),
        .R(SR));
LUT4 #(
    .INIT(16'hEFE0)) 
     sig_last_reg_out_i_1__3
       (.I0(sig_stop_request),
        .I1(DOBDO[17]),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h00000000FFF8FFFA)) 
     sig_m_valid_dup_i_1__3
       (.I0(sig_m_valid_dup),
        .I1(I1),
        .I2(hold_ff_q),
        .I3(I2),
        .I4(sig_s_ready_dup),
        .I5(n_0_sig_m_valid_dup_i_2__0),
        .O(n_0_sig_m_valid_dup_i_1__3));
LUT6 #(
    .INIT(64'hFFFFFFFFFF2AFFFF)) 
     sig_m_valid_dup_i_2__0
       (.I0(sig_stop_request),
        .I1(sig_m_valid_dup),
        .I2(I1),
        .I3(sig_reset_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_mvalid_stop),
        .O(n_0_sig_m_valid_dup_i_2__0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_m_valid_dup_i_1__3),
        .Q(sig_m_valid_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_m_valid_dup_i_1__3),
        .Q(sig_m_valid_out),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFF70)) 
     sig_mvalid_stop_reg_i_1
       (.I0(I1),
        .I1(sig_m_valid_dup),
        .I2(sig_stop_request),
        .I3(sig_mvalid_stop),
        .O(n_0_sig_mvalid_stop_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_mvalid_stop_reg_i_1),
        .Q(sig_mvalid_stop),
        .R(SR));
LUT6 #(
    .INIT(64'h00000000FBAAFFFF)) 
     sig_s_ready_dup_i_1__1
       (.I0(sig_reset_reg),
        .I1(sig_m_valid_dup),
        .I2(I3),
        .I3(sig_s_ready_dup),
        .I4(I1),
        .I5(I8),
        .O(n_0_sig_s_ready_dup_i_1__1));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1__1),
        .Q(sig_s_ready_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1__1),
        .Q(sig_s_ready_out),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sstrb_stop_mask[0]),
        .Q(sig_sstrb_stop_mask[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sstrb_stop_mask[1]),
        .Q(sig_sstrb_stop_mask[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sstrb_stop_mask[2]),
        .Q(sig_sstrb_stop_mask[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sstrb_stop_mask[3]),
        .Q(sig_sstrb_stop_mask[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sstrb_stop_mask[4]),
        .Q(sig_sstrb_stop_mask[4]),
        .R(SR));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[0]_i_1__2 
       (.I0(sig_sstrb_stop_mask[0]),
        .I1(DOBDO[13]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[1]_i_1__2 
       (.I0(sig_sstrb_stop_mask[1]),
        .I1(DOBDO[14]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[2]_i_1__2 
       (.I0(sig_sstrb_stop_mask[2]),
        .I1(DOBDO[15]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[3]_i_1__3 
       (.I0(sig_sstrb_stop_mask[3]),
        .I1(DOBDO[16]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_strb_reg_out[4]_i_1 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_data_reg_out0));
LUT2 #(
    .INIT(4'h7)) 
     \sig_strb_reg_out[4]_i_2 
       (.I0(sig_m_valid_dup),
        .I1(I1),
        .O(sig_data_reg_out_en));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[4]_i_3 
       (.I0(sig_sstrb_stop_mask[4]),
        .I1(DOBDO[18]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(O24[0]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(O24[1]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(O24[2]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(O24[3]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[4]),
        .Q(s2mm_strm_eop),
        .R(sig_data_reg_out0));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[0]_i_1__2 
       (.I0(sig_sstrb_stop_mask[0]),
        .I1(DOBDO[13]),
        .O(sig_sstrb_with_stop[0]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[1]_i_1__2 
       (.I0(sig_sstrb_stop_mask[1]),
        .I1(DOBDO[14]),
        .O(sig_sstrb_with_stop[1]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[2]_i_1__2 
       (.I0(sig_sstrb_stop_mask[2]),
        .I1(DOBDO[15]),
        .O(sig_sstrb_with_stop[2]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[3]_i_1__2 
       (.I0(sig_sstrb_stop_mask[3]),
        .I1(DOBDO[16]),
        .O(sig_sstrb_with_stop[3]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[4]_i_1 
       (.I0(sig_sstrb_stop_mask[4]),
        .I1(DOBDO[18]),
        .O(sig_sstrb_with_stop[4]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[4]),
        .Q(sig_strb_skid_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_slice" *) 
module axi_dma_0_axi_datamover_slice
   (slice_insert_valid,
    O1,
    storage_data0,
    O2,
    sig_tstrb_fifo_rdy,
    O3,
    O4,
    E,
    O5,
    O6,
    O7,
    I1,
    m_axi_s2mm_aclk,
    CO,
    I2,
    I3,
    I4,
    ld_btt_cntr_reg2,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I5,
    sig_ld_cmd,
    sig_next_strt_offset_reg__0,
    I6,
    I7,
    I8,
    I9,
    I10,
    Dout,
    sig_btt_cntr_prv0,
    sig_curr_strt_offset,
    Q,
    sig_curr_eof_reg,
    sig_btt_eq_0,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_inhibit_rdy_n,
    I11,
    sig_fifo_mssai,
    SR);
  output slice_insert_valid;
  output O1;
  output storage_data0;
  output O2;
  output sig_tstrb_fifo_rdy;
  output O3;
  output O4;
  output [0:0]E;
  output O5;
  output [0:0]O6;
  output [8:0]O7;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]CO;
  input I2;
  input I3;
  input I4;
  input ld_btt_cntr_reg2;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I5;
  input sig_ld_cmd;
  input [1:0]sig_next_strt_offset_reg__0;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input [1:0]Dout;
  input [1:0]sig_btt_cntr_prv0;
  input [1:0]sig_curr_strt_offset;
  input [13:0]Q;
  input sig_curr_eof_reg;
  input sig_btt_eq_0;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_inhibit_rdy_n;
  input I11;
  input [1:0]sig_fifo_mssai;
  input [0:0]SR;

  wire [0:0]CO;
  wire [1:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire [8:0]O7;
  wire [13:0]Q;
  wire [0:0]SR;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire \n_0_areset_d_reg[0] ;
  wire n_0_ld_btt_cntr_reg2_i_2;
  wire n_0_ld_btt_cntr_reg3_i_2;
  wire n_0_sig_btt_eq_0_i_5;
  wire \n_0_storage_data[0]_i_1 ;
  wire \n_0_storage_data[1]_i_1 ;
  wire \n_0_storage_data[6]_i_2 ;
  wire \n_0_storage_data[6]_i_3 ;
  wire \n_0_storage_data[6]_i_4 ;
  wire [1:0]sig_btt_cntr_prv0;
  wire sig_btt_eq_0;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire sig_ld_cmd;
  wire [1:0]sig_next_strt_offset_reg__0;
  wire sig_sm_ld_dre_cmd;
  wire [7:2]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire slice_insert_valid;
  wire storage_data0;

FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(\n_0_areset_d_reg[0] ),
        .R(1'b0));
FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_areset_d_reg[0] ),
        .Q(O6),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000002A002A2A)) 
     ld_btt_cntr_reg2_i_1
       (.I0(n_0_ld_btt_cntr_reg2_i_2),
        .I1(CO),
        .I2(storage_data0),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     ld_btt_cntr_reg2_i_2
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg2),
        .O(n_0_ld_btt_cntr_reg2_i_2));
LUT6 #(
    .INIT(64'h000000002A002A2A)) 
     ld_btt_cntr_reg3_i_1
       (.I0(n_0_ld_btt_cntr_reg3_i_2),
        .I1(CO),
        .I2(storage_data0),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     ld_btt_cntr_reg3_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg3),
        .O(n_0_ld_btt_cntr_reg3_i_2));
LUT3 #(
    .INIT(8'h0D)) 
     m_valid_i_i_2
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg2),
        .O(O5));
FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(slice_insert_valid),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4440FFFF44404440)) 
     \sig_btt_cntr[13]_i_2__0 
       (.I0(sig_btt_eq_0),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg2),
        .I3(ld_btt_cntr_reg3),
        .I4(sig_cmd_full),
        .I5(sig_sm_ld_dre_cmd),
        .O(E));
LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
     sig_btt_eq_0_i_1
       (.I0(I6),
        .I1(I7),
        .I2(I8),
        .I3(n_0_sig_btt_eq_0_i_5),
        .I4(I9),
        .I5(I10),
        .O(O4));
LUT6 #(
    .INIT(64'h0000003050500030)) 
     sig_btt_eq_0_i_5
       (.I0(Dout[0]),
        .I1(sig_btt_cntr_prv0[0]),
        .I2(E),
        .I3(sig_btt_cntr_prv0[1]),
        .I4(sig_ld_cmd),
        .I5(Dout[1]),
        .O(n_0_sig_btt_eq_0_i_5));
LUT6 #(
    .INIT(64'h00A800A800A8AAA8)) 
     \sig_max_first_increment[2]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(I5),
        .I2(storage_data0),
        .I3(sig_ld_cmd),
        .I4(sig_next_strt_offset_reg__0[0]),
        .I5(sig_next_strt_offset_reg__0[1]),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \storage_data[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_curr_strt_offset[1]),
        .O(\n_0_storage_data[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT4 #(
    .INIT(16'h00EF)) 
     \storage_data[1]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(Q[1]),
        .I2(\n_0_storage_data[6]_i_2 ),
        .I3(sig_curr_strt_offset[1]),
        .O(\n_0_storage_data[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT5 #(
    .INIT(32'h00FFCF8F)) 
     \storage_data[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\n_0_storage_data[6]_i_2 ),
        .I3(sig_curr_strt_offset[0]),
        .I4(sig_curr_strt_offset[1]),
        .O(sig_tstrb_fifo_data_in[2]));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT5 #(
    .INIT(32'hFBFBB333)) 
     \storage_data[3]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(\n_0_storage_data[6]_i_2 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_curr_strt_offset[1]),
        .O(sig_tstrb_fifo_data_in[3]));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \storage_data[4]_i_1 
       (.I0(sig_fifo_mssai[0]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[4]));
LUT2 #(
    .INIT(4'hB)) 
     \storage_data[5]_i_1 
       (.I0(sig_fifo_mssai[1]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[5]));
LUT6 #(
    .INIT(64'h04044CCC00000000)) 
     \storage_data[6]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(\n_0_storage_data[6]_i_2 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_curr_strt_offset[1]),
        .I5(storage_data0),
        .O(sig_tstrb_fifo_data_in[6]));
LUT2 #(
    .INIT(4'h8)) 
     \storage_data[6]_i_2 
       (.I0(\n_0_storage_data[6]_i_3 ),
        .I1(\n_0_storage_data[6]_i_4 ),
        .O(\n_0_storage_data[6]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \storage_data[6]_i_3 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\n_0_storage_data[6]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \storage_data[6]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_storage_data[6]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \storage_data[7]_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[7]));
LUT4 #(
    .INIT(16'h8A88)) 
     \storage_data[8]_i_1 
       (.I0(sig_tstrb_fifo_rdy),
        .I1(ld_btt_cntr_reg2),
        .I2(sig_btt_eq_0),
        .I3(ld_btt_cntr_reg3),
        .O(storage_data0));
LUT5 #(
    .INIT(32'h0000005D)) 
     \storage_data[8]_i_3 
       (.I0(slice_insert_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(I11),
        .I3(\n_0_areset_d_reg[0] ),
        .I4(O6),
        .O(sig_tstrb_fifo_rdy));
FDRE \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(storage_data0),
        .D(\n_0_storage_data[0]_i_1 ),
        .Q(O7[0]),
        .R(1'b0));
FDRE \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(storage_data0),
        .D(\n_0_storage_data[1]_i_1 ),
        .Q(O7[1]),
        .R(1'b0));
FDRE \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(storage_data0),
        .D(sig_tstrb_fifo_data_in[2]),
        .Q(O7[2]),
        .R(1'b0));
FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(storage_data0),
        .D(sig_tstrb_fifo_data_in[3]),
        .Q(O7[3]),
        .R(1'b0));
FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(storage_data0),
        .D(sig_tstrb_fifo_data_in[4]),
        .Q(O7[4]),
        .R(1'b0));
FDRE \storage_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(storage_data0),
        .D(sig_tstrb_fifo_data_in[5]),
        .Q(O7[5]),
        .R(1'b0));
FDRE \storage_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(storage_data0),
        .D(sig_tstrb_fifo_data_in[6]),
        .Q(O7[6]),
        .R(1'b0));
FDRE \storage_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(storage_data0),
        .D(sig_tstrb_fifo_data_in[7]),
        .Q(O7[7]),
        .R(1'b0));
FDRE \storage_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(storage_data0),
        .D(CO),
        .Q(O7[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module axi_dma_0_axi_datamover_wr_status_cntl
   (sig_wr_fifo,
    I2,
    O1,
    sig_wsc2stat_status_valid,
    sig_halt_reg_dly1,
    sig_data2addr_stop_req,
    O2,
    O3,
    m_axi_s2mm_bready,
    sig_inhibit_rdy_n,
    O4,
    SR,
    m_axi_s2mm_aclk,
    sig_stat2wsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_addr2wsc_cmd_fifo_empty,
    p_22_out,
    I1,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    sig_next_calc_error_reg,
    p_11_out,
    m_axi_s2mm_bresp,
    Din,
    sig_reset_reg,
    sig_init_reg2,
    sig_addr2data_addr_posted,
    sig_s_h_halt_reg);
  output sig_wr_fifo;
  output [17:0]I2;
  output O1;
  output sig_wsc2stat_status_valid;
  output sig_halt_reg_dly1;
  output sig_data2addr_stop_req;
  output O2;
  output O3;
  output m_axi_s2mm_bready;
  output sig_inhibit_rdy_n;
  output O4;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_stat2wsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_addr2wsc_cmd_fifo_empty;
  input p_22_out;
  input I1;
  input sig_addr2wsc_calc_error;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input sig_next_calc_error_reg;
  input p_11_out;
  input [1:0]m_axi_s2mm_bresp;
  input [16:0]Din;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_addr2data_addr_posted;
  input sig_s_h_halt_reg;

  wire [16:0]Din;
  wire I1;
  wire [17:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_halt_reg_i_1;
  wire \n_0_sig_wdc_statcnt[0]_i_1 ;
  wire \n_0_sig_wdc_statcnt[1]_i_1 ;
  wire \n_0_sig_wdc_statcnt[2]_i_1 ;
  wire n_2_I_WRESP_STATUS_FIFO;
  wire \n_3_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO ;
  wire n_3_I_WRESP_STATUS_FIFO;
  wire p_11_out;
  wire p_22_out;
  wire p_4_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2addr_stop_req;
  wire sig_data2wsc_valid;
  wire [20:4]sig_dcntl_sfifo_out;
  wire sig_halt_reg_dly1;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_next_calc_error_reg;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_rd_empty_1;
  wire sig_reset_reg;
  wire sig_s_h_halt_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire [2:0]sig_wdc_statcnt;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire sig_wsc2stat_status_valid;

axi_dma_0_axi_datamover_fifo__parameterized4 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.Clken(sig_wr_fifo),
        .Din(Din),
        .Dout(sig_dcntl_sfifo_out),
        .I2(I2[0]),
        .O1(O1),
        .O2(\n_3_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO ),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_1),
        .sig_reset_reg(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(I2[3]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(I2[13]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(I2[14]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(I2[15]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(I2[16]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[7]),
        .Q(I2[4]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(I2[5]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(I2[6]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(I2[7]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(I2[8]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(I2[9]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(I2[10]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(I2[11]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(I2[12]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_2_I_WRESP_STATUS_FIFO),
        .Q(I2[1]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(I2[17]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(I2[0]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_3_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_coelsc_reg_empty),
        .S(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status_valid),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_3_I_WRESP_STATUS_FIFO),
        .Q(I2[2]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
axi_dma_0_axi_datamover_fifo__parameterized3 I_WRESP_STATUS_FIFO
       (.Dout(sig_dcntl_sfifo_out[4]),
        .I1(sig_data2addr_stop_req),
        .I2(I2[2:1]),
        .O1(n_2_I_WRESP_STATUS_FIFO),
        .O2(n_3_I_WRESP_STATUS_FIFO),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_reg2(sig_init_reg2),
        .sig_rd_empty(sig_rd_empty_1),
        .sig_rd_empty_0(sig_rd_empty),
        .sig_reset_reg(sig_reset_reg),
        .sig_wr_fifo(sig_wr_fifo_0));
LUT5 #(
    .INIT(32'hB6969692)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr2data_addr_posted),
        .I1(sig_wr_fifo_0),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT5 #(
    .INIT(32'hFB24DB20)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr2data_addr_posted),
        .I1(sig_wr_fifo_0),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT5 #(
    .INIT(32'hFFFB2000)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr2data_addr_posted),
        .I1(sig_wr_fifo_0),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
LUT6 #(
    .INIT(64'h0000003000000002)) 
     sig_halt_cmplt_i_2
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(I1),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[0]),
        .O(O3));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(sig_data2addr_stop_req),
        .O(n_0_sig_halt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_reg_i_1),
        .Q(sig_data2addr_stop_req),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \sig_next_addr_reg[31]_i_2__2 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(p_22_out),
        .O(O2));
LUT5 #(
    .INIT(32'hEFEFFFEF)) 
     sig_next_calc_error_reg_i_6
       (.I0(sig_wdc_status_going_full),
        .I1(sig_next_calc_error_reg),
        .I2(p_11_out),
        .I3(sig_wsc2stat_status_valid),
        .I4(sig_stat2wsc_status_ready),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT5 #(
    .INIT(32'h9B996662)) 
     \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wdc_statcnt[2]),
        .I3(sig_wdc_statcnt[1]),
        .I4(sig_wdc_statcnt[0]),
        .O(\n_0_sig_wdc_statcnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT5 #(
    .INIT(32'hDF22BB40)) 
     \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wdc_statcnt[2]),
        .I3(sig_wdc_statcnt[1]),
        .I4(sig_wdc_statcnt[0]),
        .O(\n_0_sig_wdc_statcnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT5 #(
    .INIT(32'hD0F0F0B0)) 
     \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wdc_statcnt[2]),
        .I3(sig_wdc_statcnt[1]),
        .I4(sig_wdc_statcnt[0]),
        .O(\n_0_sig_wdc_statcnt[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_wdc_statcnt[0]_i_1 ),
        .Q(sig_wdc_statcnt[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_wdc_statcnt[1]_i_1 ),
        .Q(sig_wdc_statcnt[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_wdc_statcnt[2]_i_1 ),
        .Q(sig_wdc_statcnt[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt[2]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[0]),
        .O(sig_statcnt_gt_eq_thres));
FDRE #(
    .INIT(1'b0)) 
     sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module axi_dma_0_axi_datamover_wrdata_cntl
   (sig_halt_reg_dly3,
    sig_halt_reg_dly2,
    sig_next_calc_error_reg,
    sig_data2mstr_cmd_ready,
    Din,
    lsig_eop_reg,
    O1,
    O2,
    O3,
    O4,
    sig_last_skid_mux_out,
    sig_data2skid_wlast,
    O5,
    O7,
    sig_data2wsc_valid,
    p_0_in,
    SR,
    m_axi_s2mm_aclk,
    sig_xfer_calc_err_reg,
    sig_xfer_is_seq_reg,
    sig_halt_reg_dly1,
    sig_xfer_cmd_cmplt_reg,
    I1,
    sig_ibtt2wdc_tlast,
    sig_ibtt2wdc_tvalid,
    I2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wr_fifo,
    sig_single_dbeat2_out,
    sig_skid2data_wready,
    sig_data2addr_stop_req,
    sig_addr2data_addr_posted,
    O6,
    I3,
    p_0_in3_in,
    sig_last_skid_reg,
    O24,
    Q,
    D,
    I4,
    sig_inhibit_rdy_n,
    I5,
    I6,
    I7);
  output sig_halt_reg_dly3;
  output sig_halt_reg_dly2;
  output sig_next_calc_error_reg;
  output sig_data2mstr_cmd_ready;
  output [16:0]Din;
  output lsig_eop_reg;
  output O1;
  output O2;
  output O3;
  output O4;
  output sig_last_skid_mux_out;
  output sig_data2skid_wlast;
  output [3:0]O5;
  output [3:0]O7;
  output sig_data2wsc_valid;
  output [7:0]p_0_in;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_xfer_calc_err_reg;
  input sig_xfer_is_seq_reg;
  input sig_halt_reg_dly1;
  input sig_xfer_cmd_cmplt_reg;
  input I1;
  input sig_ibtt2wdc_tlast;
  input sig_ibtt2wdc_tvalid;
  input I2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wr_fifo;
  input sig_single_dbeat2_out;
  input sig_skid2data_wready;
  input sig_data2addr_stop_req;
  input sig_addr2data_addr_posted;
  input [7:0]O6;
  input I3;
  input p_0_in3_in;
  input sig_last_skid_reg;
  input [3:0]O24;
  input [3:0]Q;
  input [2:0]D;
  input I4;
  input sig_inhibit_rdy_n;
  input I5;
  input [7:0]I6;
  input [7:0]I7;

  wire [2:0]D;
  wire [16:0]Din;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [7:0]I6;
  wire [7:0]I7;
  wire O1;
  wire O2;
  wire [3:0]O24;
  wire O3;
  wire O4;
  wire [3:0]O5;
  wire [7:0]O6;
  wire [3:0]O7;
  wire [3:0]Q;
  wire [0:0]SR;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[10]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_6 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[12]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_3 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_10 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_7 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_8 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_9 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[8]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[9]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6 ;
  wire \n_0_GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 ;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_data2wsc_calc_err_i_1;
  wire n_0_sig_data2wsc_cmd_cmplt_i_1;
  wire \n_0_sig_dbeat_cntr[5]_i_2__0 ;
  wire \n_0_sig_dbeat_cntr[7]_i_1__0 ;
  wire n_0_sig_dqual_reg_empty_i_1__0;
  wire n_0_sig_dqual_reg_full_i_1;
  wire n_0_sig_first_dbeat_i_1__0;
  wire n_0_sig_first_dbeat_reg;
  wire n_0_sig_last_dbeat_i_1__0;
  wire n_0_sig_last_dbeat_i_3__0;
  wire n_0_sig_last_dbeat_i_4;
  wire n_0_sig_last_dbeat_i_5;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_last_mmap_dbeat_reg_i_2__0;
  wire n_0_sig_last_mmap_dbeat_reg_i_3;
  wire n_0_sig_last_reg_out_i_2__0;
  wire n_0_sig_ld_new_cmd_reg_i_1;
  wire n_0_sig_next_calc_error_reg_i_1;
  wire n_0_sig_next_calc_error_reg_i_3__0;
  wire n_0_sig_next_calc_error_reg_i_4__0;
  wire n_0_sig_next_calc_error_reg_i_5__0;
  wire n_0_sig_next_calc_error_reg_i_7;
  wire n_0_sig_push_err2wsc_i_1;
  wire n_0_sig_push_to_wsc_i_1;
  wire n_0_sig_single_dbeat_i_1;
  wire n_0_sig_single_dbeat_i_2;
  wire n_0_sig_single_dbeat_reg;
  wire \n_0_sig_strb_reg_out[3]_i_3 ;
  wire \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ;
  wire \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6 ;
  wire \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ;
  wire \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6 ;
  wire \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 ;
  wire \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ;
  wire \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6 ;
  wire \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 ;
  wire \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 ;
  wire [7:0]p_0_in;
  wire p_0_in3_in;
  wire [7:0]p_0_in__0;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_valid;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_ibtt2wdc_tlast;
  wire sig_ibtt2wdc_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire sig_push_err2wsc;
  wire sig_single_dbeat2_out;
  wire sig_skid2data_wready;
  wire sig_wr_fifo;
  wire sig_xfer_calc_err_reg;
  wire sig_xfer_cmd_cmplt_reg;
  wire sig_xfer_is_seq_reg;
  wire [3:1]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h000000002E220000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[10]_i_1 
       (.I0(Din[12]),
        .I1(I5),
        .I2(O4),
        .I3(\n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(lsig_end_of_cmd_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[10]_i_1 ));
LUT6 #(
    .INIT(64'h000000002E220000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[11]_i_1 
       (.I0(Din[13]),
        .I1(I5),
        .I2(O4),
        .I3(\n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(lsig_end_of_cmd_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 
       (.I0(Din[13]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 
       (.I0(Din[12]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 
       (.I0(Din[11]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[11]_i_6 
       (.I0(Din[10]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_6 ));
LUT6 #(
    .INIT(64'h000000002E220000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[12]_i_1 
       (.I0(Din[14]),
        .I1(I5),
        .I2(O4),
        .I3(\n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(lsig_end_of_cmd_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[12]_i_1 ));
LUT6 #(
    .INIT(64'h000000002E220000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1 
       (.I0(Din[15]),
        .I1(I5),
        .I2(O4),
        .I3(\n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(lsig_end_of_cmd_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[13]_i_3 
       (.I0(Din[15]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 
       (.I0(Din[14]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 
       (.I0(Din[5]),
        .I1(I7[3]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 
       (.I0(Din[4]),
        .I1(I7[2]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 
       (.I0(Din[3]),
        .I1(I7[1]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 
       (.I0(Din[2]),
        .I1(I7[0]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 ));
LUT4 #(
    .INIT(16'hD0FF)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O1),
        .I2(lsig_end_of_cmd_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_10 
       (.I0(Din[6]),
        .I1(I7[4]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_10 ));
LUT5 #(
    .INIT(32'h55105555)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(sig_data2addr_stop_req),
        .I1(n_0_sig_last_mmap_dbeat_reg_i_3),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(n_0_sig_next_calc_error_reg_i_5__0),
        .I4(sig_skid2data_wready),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(O1),
        .I2(sig_ibtt2wdc_tvalid),
        .O(O4));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7 
       (.I0(Din[9]),
        .I1(I7[7]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_7 ));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_8 
       (.I0(Din[8]),
        .I1(I7[6]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_8 ));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_9 
       (.I0(Din[7]),
        .I1(I7[5]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_9 ));
LUT6 #(
    .INIT(64'h000000002E220000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[8]_i_1 
       (.I0(Din[10]),
        .I1(I5),
        .I2(O4),
        .I3(\n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(lsig_end_of_cmd_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[8]_i_1 ));
LUT6 #(
    .INIT(64'h000000002E220000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[9]_i_1 
       (.I0(Din[11]),
        .I1(I5),
        .I2(O4),
        .I3(\n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(lsig_end_of_cmd_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I5),
        .D(I6[0]),
        .Q(Din[2]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[10]_i_1 ),
        .Q(Din[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_1 ),
        .Q(Din[13]),
        .R(1'b0));
CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 
       (.CI(\n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6 ),
        .CO({\n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ,\n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ,\n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ,\n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ,\n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ,\n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ,\n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 }),
        .S({\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[12]_i_1 ),
        .Q(Din[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_1 ),
        .Q(Din[15]),
        .R(1'b0));
CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 
       (.CI(\n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_CO_UNCONNECTED [3:1],\n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_O_UNCONNECTED [3:2],\n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 ,\n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 }),
        .S({1'b0,1'b0,\n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_3 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 }));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I5),
        .D(I6[1]),
        .Q(Din[3]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I5),
        .D(I6[2]),
        .Q(Din[4]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I5),
        .D(I6[3]),
        .Q(Din[5]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ,\n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ,\n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ,\n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI(Din[5:2]),
        .O(p_0_in[3:0]),
        .S({\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I5),
        .D(I6[4]),
        .Q(Din[6]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(I5),
        .D(I6[5]),
        .Q(Din[7]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(I5),
        .D(I6[6]),
        .Q(Din[8]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(I5),
        .D(I6[7]),
        .Q(Din[9]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6 
       (.CI(\n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ),
        .CO({\n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6 ,\n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6 ,\n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6 ,\n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_6 }),
        .CYINIT(1'b0),
        .DI(Din[9:6]),
        .O(p_0_in[7:4]),
        .S({\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_7 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_8 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_9 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_10 }));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[8]_i_1 ),
        .Q(Din[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[9]_i_1 ),
        .Q(Din[11]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT5 #(
    .INIT(32'hFF8F0080)) 
     \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(sig_ibtt2wdc_tlast),
        .I2(sig_ibtt2wdc_tvalid),
        .I3(O1),
        .I4(lsig_end_of_cmd_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 ),
        .Q(lsig_end_of_cmd_reg),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(lsig_eop_reg),
        .R(SR));
LUT2 #(
    .INIT(4'h2)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(Din[16]));
LUT5 #(
    .INIT(32'hF08F0EF0)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT5 #(
    .INIT(32'hAADAA4AA)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT5 #(
    .INIT(32'hCCECC8CC)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
LUT6 #(
    .INIT(64'hC0C0C0C0C0C000A0)) 
     sig_data2wsc_calc_err_i_1
       (.I0(Din[0]),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_wr_fifo),
        .I4(sig_last_mmap_dbeat),
        .I5(sig_push_err2wsc),
        .O(n_0_sig_data2wsc_calc_err_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_data2wsc_calc_err_i_1),
        .Q(Din[0]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hC0C0C0C0C0C000A0)) 
     sig_data2wsc_cmd_cmplt_i_1
       (.I0(Din[1]),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_wr_fifo),
        .I4(sig_last_mmap_dbeat),
        .I5(sig_push_err2wsc),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_data2wsc_cmd_cmplt_i_1),
        .Q(Din[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \sig_dbeat_cntr[0]_i_1__0 
       (.I0(O6[0]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[1]_i_1__0 
       (.I0(O6[1]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .O(p_0_in__0[1]));
LUT5 #(
    .INIT(32'hB8B8B88B)) 
     \sig_dbeat_cntr[2]_i_1__0 
       (.I0(O6[2]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in__0[2]));
LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
     \sig_dbeat_cntr[3]_i_1__0 
       (.I0(O6[3]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in__0[3]));
LUT4 #(
    .INIT(16'h8BB8)) 
     \sig_dbeat_cntr[4]_i_1__0 
       (.I0(O6[4]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(\n_0_sig_dbeat_cntr[5]_i_2__0 ),
        .O(p_0_in__0[4]));
LUT5 #(
    .INIT(32'hB88BB8B8)) 
     \sig_dbeat_cntr[5]_i_1__0 
       (.I0(O6[5]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[4]),
        .I4(\n_0_sig_dbeat_cntr[5]_i_2__0 ),
        .O(p_0_in__0[5]));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \sig_dbeat_cntr[5]_i_2__0 
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .O(\n_0_sig_dbeat_cntr[5]_i_2__0 ));
LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[6]_i_1__0 
       (.I0(O6[6]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(n_0_sig_last_reg_out_i_2__0),
        .O(p_0_in__0[6]));
LUT5 #(
    .INIT(32'hFFFFFE00)) 
     \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(n_0_sig_last_reg_out_i_2__0),
        .I3(n_0_sig_last_mmap_dbeat_reg_i_2__0),
        .I4(sig_data2mstr_cmd_ready),
        .O(\n_0_sig_dbeat_cntr[7]_i_1__0 ));
LUT5 #(
    .INIT(32'hB8B8B88B)) 
     \sig_dbeat_cntr[7]_i_2__0 
       (.I0(O6[7]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(n_0_sig_last_reg_out_i_2__0),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .O(p_0_in__0[7]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__0[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__0[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__0[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__0[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__0[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__0[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__0[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__0[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT4 #(
    .INIT(16'h33FB)) 
     sig_dqual_reg_empty_i_1__0
       (.I0(sig_dqual_reg_empty),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_last_mmap_dbeat),
        .I3(sig_data2mstr_cmd_ready),
        .O(n_0_sig_dqual_reg_empty_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_empty_i_1__0),
        .Q(sig_dqual_reg_empty),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT4 #(
    .INIT(16'hCC08)) 
     sig_dqual_reg_full_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_last_mmap_dbeat),
        .I3(sig_data2mstr_cmd_ready),
        .O(n_0_sig_dqual_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_full_i_1),
        .Q(sig_dqual_reg_full),
        .R(1'b0));
LUT5 #(
    .INIT(32'h3330A0A0)) 
     sig_first_dbeat_i_1__0
       (.I0(n_0_sig_first_dbeat_reg),
        .I1(I2),
        .I2(n_0_sig_last_dbeat_i_4),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_data2mstr_cmd_ready),
        .O(n_0_sig_first_dbeat_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_first_dbeat_i_1__0),
        .Q(n_0_sig_first_dbeat_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h5555FFFDFFFFFFFF)) 
     sig_halt_cmplt_i_3__0
       (.I0(sig_halt_reg_dly3),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_next_calc_error_reg),
        .I5(sig_data2addr_stop_req),
        .O(O3));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
LUT6 #(
    .INIT(64'hAAFFAAEAAA00AAEA)) 
     sig_last_dbeat_i_1__0
       (.I0(sig_single_dbeat2_out),
        .I1(n_0_sig_last_dbeat_i_3__0),
        .I2(n_0_sig_last_mmap_dbeat_reg_i_2__0),
        .I3(sig_data2mstr_cmd_ready),
        .I4(n_0_sig_last_dbeat_i_4),
        .I5(n_0_sig_last_dbeat_reg),
        .O(n_0_sig_last_dbeat_i_1__0));
LUT5 #(
    .INIT(32'h00010000)) 
     sig_last_dbeat_i_3__0
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(n_0_sig_last_dbeat_i_5),
        .O(n_0_sig_last_dbeat_i_3__0));
LUT5 #(
    .INIT(32'h0002AAAA)) 
     sig_last_dbeat_i_4
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(n_0_sig_last_reg_out_i_2__0),
        .I4(n_0_sig_last_mmap_dbeat_reg_i_2__0),
        .O(n_0_sig_last_dbeat_i_4));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT5 #(
    .INIT(32'h00000040)) 
     sig_last_dbeat_i_5
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .O(n_0_sig_last_dbeat_i_5));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_last_dbeat_i_1__0),
        .Q(n_0_sig_last_dbeat_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT5 #(
    .INIT(32'h00020000)) 
     sig_last_mmap_dbeat_reg_i_1__0
       (.I0(n_0_sig_last_mmap_dbeat_reg_i_2__0),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(n_0_sig_last_reg_out_i_2__0),
        .I4(sig_dqual_reg_full),
        .O(sig_last_mmap_dbeat));
LUT6 #(
    .INIT(64'h00000000DDD00000)) 
     sig_last_mmap_dbeat_reg_i_2__0
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(n_0_sig_last_mmap_dbeat_reg_i_3),
        .I2(sig_ibtt2wdc_tvalid),
        .I3(sig_data2addr_stop_req),
        .I4(sig_skid2data_wready),
        .I5(n_0_sig_next_calc_error_reg_i_5__0),
        .O(n_0_sig_last_mmap_dbeat_reg_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT5 #(
    .INIT(32'h55555545)) 
     sig_last_mmap_dbeat_reg_i_3
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .O(n_0_sig_last_mmap_dbeat_reg_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
     sig_last_reg_out_i_1__0
       (.I0(sig_dqual_reg_full),
        .I1(n_0_sig_last_reg_out_i_2__0),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(p_0_in3_in),
        .I5(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_last_reg_out_i_2__0
       (.I0(sig_dbeat_cntr_reg__0[5]),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_dbeat_cntr_reg__0[1]),
        .O(n_0_sig_last_reg_out_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     sig_last_skid_reg_i_1__0
       (.I0(sig_dqual_reg_full),
        .I1(n_0_sig_last_reg_out_i_2__0),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .O(sig_data2skid_wlast));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT3 #(
    .INIT(8'h08)) 
     sig_ld_new_cmd_reg_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(n_0_sig_ld_new_cmd_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_new_cmd_reg_i_1),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
LUT3 #(
    .INIT(8'h4F)) 
     sig_next_calc_error_reg_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_next_calc_error_reg_i_1));
LUT6 #(
    .INIT(64'h000000000000FF02)) 
     sig_next_calc_error_reg_i_2
       (.I0(n_0_sig_next_calc_error_reg_i_3__0),
        .I1(n_0_sig_next_calc_error_reg_i_4__0),
        .I2(n_0_sig_next_calc_error_reg_i_5__0),
        .I3(sig_dqual_reg_empty),
        .I4(I3),
        .I5(n_0_sig_next_calc_error_reg_i_7),
        .O(sig_data2mstr_cmd_ready));
LUT6 #(
    .INIT(64'h0000FFEFFFFFFFFF)) 
     sig_next_calc_error_reg_i_3__0
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr2data_addr_posted),
        .I4(sig_data2addr_stop_req),
        .I5(sig_last_mmap_dbeat_reg),
        .O(n_0_sig_next_calc_error_reg_i_3__0));
LUT5 #(
    .INIT(32'h57FFFFFF)) 
     sig_next_calc_error_reg_i_4__0
       (.I0(sig_skid2data_wready),
        .I1(sig_data2addr_stop_req),
        .I2(sig_ibtt2wdc_tvalid),
        .I3(sig_next_sequential_reg),
        .I4(n_0_sig_last_dbeat_reg),
        .O(n_0_sig_next_calc_error_reg_i_4__0));
LUT5 #(
    .INIT(32'hFFFF01FF)) 
     sig_next_calc_error_reg_i_5__0
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .O(n_0_sig_next_calc_error_reg_i_5__0));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT3 #(
    .INIT(8'h80)) 
     sig_next_calc_error_reg_i_7
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(n_0_sig_next_calc_error_reg_i_7));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_xfer_calc_err_reg),
        .Q(sig_next_calc_error_reg),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_xfer_cmd_cmplt_reg),
        .Q(sig_next_cmd_cmplt_reg),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_xfer_is_seq_reg),
        .Q(sig_next_sequential_reg),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(D[0]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(D[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(D[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_strt_strb_reg[3]),
        .R(n_0_sig_next_calc_error_reg_i_1));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_push_err2wsc_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .O(n_0_sig_push_err2wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_push_err2wsc_i_1),
        .Q(sig_push_err2wsc),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAA80A0)) 
     sig_push_to_wsc_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(I4),
        .I2(sig_data2wsc_valid),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_last_mmap_dbeat),
        .I5(sig_push_err2wsc),
        .O(n_0_sig_push_to_wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_push_to_wsc_i_1),
        .Q(sig_data2wsc_valid),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFF444F)) 
     sig_s_ready_dup_i_2__2
       (.I0(n_0_sig_last_mmap_dbeat_reg_i_3),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_data2addr_stop_req),
        .I3(sig_ibtt2wdc_tvalid),
        .I4(n_0_sig_next_calc_error_reg_i_5__0),
        .O(O2));
LUT3 #(
    .INIT(8'hB8)) 
     sig_single_dbeat_i_1
       (.I0(sig_single_dbeat2_out),
        .I1(n_0_sig_single_dbeat_i_2),
        .I2(n_0_sig_single_dbeat_reg),
        .O(n_0_sig_single_dbeat_i_1));
LUT6 #(
    .INIT(64'hEEEEEEEAFFFFFFFF)) 
     sig_single_dbeat_i_2
       (.I0(sig_data2mstr_cmd_ready),
        .I1(n_0_sig_last_mmap_dbeat_reg_i_2__0),
        .I2(n_0_sig_last_reg_out_i_2__0),
        .I3(sig_dbeat_cntr_reg__0[6]),
        .I4(sig_dbeat_cntr_reg__0[7]),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_single_dbeat_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_single_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_sig_single_dbeat_i_1),
        .Q(n_0_sig_single_dbeat_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
     \sig_strb_reg_out[0]_i_1__0 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(\n_0_sig_strb_reg_out[3]_i_3 ),
        .I2(sig_data2addr_stop_req),
        .I3(O24[0]),
        .I4(p_0_in3_in),
        .I5(Q[0]),
        .O(O5[0]));
LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
     \sig_strb_reg_out[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(\n_0_sig_strb_reg_out[3]_i_3 ),
        .I2(sig_data2addr_stop_req),
        .I3(O24[1]),
        .I4(p_0_in3_in),
        .I5(Q[1]),
        .O(O5[1]));
LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
     \sig_strb_reg_out[2]_i_1__0 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(\n_0_sig_strb_reg_out[3]_i_3 ),
        .I2(sig_data2addr_stop_req),
        .I3(O24[2]),
        .I4(p_0_in3_in),
        .I5(Q[2]),
        .O(O5[2]));
LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
     \sig_strb_reg_out[3]_i_2__0 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(\n_0_sig_strb_reg_out[3]_i_3 ),
        .I2(sig_data2addr_stop_req),
        .I3(O24[3]),
        .I4(p_0_in3_in),
        .I5(Q[3]),
        .O(O5[3]));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_strb_reg_out[3]_i_3 
       (.I0(n_0_sig_single_dbeat_reg),
        .I1(n_0_sig_first_dbeat_reg),
        .O(\n_0_sig_strb_reg_out[3]_i_3 ));
LUT5 #(
    .INIT(32'hABFFAB00)) 
     \sig_strb_skid_reg[0]_i_1__0 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(n_0_sig_single_dbeat_reg),
        .I3(sig_data2addr_stop_req),
        .I4(O24[0]),
        .O(O7[0]));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT5 #(
    .INIT(32'hABFFAB00)) 
     \sig_strb_skid_reg[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(n_0_sig_single_dbeat_reg),
        .I3(sig_data2addr_stop_req),
        .I4(O24[1]),
        .O(O7[1]));
LUT5 #(
    .INIT(32'hABFFAB00)) 
     \sig_strb_skid_reg[2]_i_1__0 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(n_0_sig_single_dbeat_reg),
        .I3(sig_data2addr_stop_req),
        .I4(O24[2]),
        .O(O7[2]));
LUT5 #(
    .INIT(32'hABFFAB00)) 
     \sig_strb_skid_reg[3]_i_1__0 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(n_0_sig_single_dbeat_reg),
        .I3(sig_data2addr_stop_req),
        .I4(O24[3]),
        .O(O7[3]));
endmodule

(* ORIG_REF_NAME = "axi_dma" *) (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* C_DLYTMR_RESOLUTION = "125" *) (* C_PRMRY_IS_ACLK_ASYNC = "0" *) (* C_INCLUDE_SG = "1" *) 
(* C_SG_INCLUDE_STSCNTRL_STRM = "1" *) (* C_SG_USE_STSAPP_LENGTH = "0" *) (* C_SG_LENGTH_WIDTH = "14" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
(* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) (* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_SF = "1" *) 
(* C_INCLUDE_MM2S_DRE = "0" *) (* C_MM2S_BURST_SIZE = "16" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
(* C_M_AXI_MM2S_DATA_WIDTH = "32" *) (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) (* C_INCLUDE_S2MM = "1" *) 
(* C_INCLUDE_S2MM_SF = "1" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_S2MM_BURST_SIZE = "16" *) 
(* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
(* C_ENABLE_MULTI_CHANNEL = "0" *) (* C_NUM_S2MM_CHANNELS = "1" *) (* C_NUM_MM2S_CHANNELS = "1" *) 
(* C_FAMILY = "kintex7" *) (* C_MICRO_DMA = "0" *) (* C_INSTANCE = "axi_dma" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module axi_dma_0_axi_dma__parameterized0
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awuser,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_aruser,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tid,
    m_axis_mm2s_tdest,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output [3:0]m_axi_sg_awuser;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output [3:0]m_axi_sg_aruser;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [3:0]m_axis_mm2s_tuser;
  output [4:0]m_axis_mm2s_tid;
  output [4:0]m_axis_mm2s_tdest;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tuser;
  input [4:0]s_axis_s2mm_tid;
  input [4:0]s_axis_s2mm_tdest;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire FIFO_Full;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr7_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_incr3_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_23_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_d1 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updtptr_tlast ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_ns12_out ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/p_1_out ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/introut0 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updtptr_tlast ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ;
  wire [8:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI ;
  wire [8:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out ;
  wire [2:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ;
  wire [2:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out ;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire [31:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg1 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/tailpntr_updated_d1 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/tailpntr_updated_d2 ;
  wire \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out ;
  wire \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_7_out ;
  wire [29:6]\I_SG_FETCH_MNGR/ch1_fetch_address ;
  wire \I_SG_FETCH_MNGR/ch1_sg_idle ;
  wire [29:6]\I_SG_FETCH_MNGR/ch2_fetch_address ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ;
  wire [95:95]\I_SG_FETCH_QUEUE/data_concat ;
  wire \I_SG_FETCH_QUEUE/p_0_in10_in ;
  wire [5:0]\^axi_dma_tstvec ;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch2_ftch_queue_empty;
  wire dm_m_axi_sg_aresetn;
  wire dm_mm2s_scndry_resetn;
  wire dm_s2mm_scndry_resetn;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [0:0]\^m_axi_sg_wstrb ;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_all_idle;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_cntrl_strm_stop;
  wire [31:6]mm2s_curdesc;
  wire mm2s_desc_flush;
  wire mm2s_error;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_irqthresh_wren;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_resetn;
  wire mm2s_scndry_resetn;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire [31:30]mm2s_taildesc;
  wire \n_0_INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN ;
  wire \n_0_INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN ;
  wire n_0_I_AXI_DMA_REG_MODULE;
  wire n_0_I_RST_MODULE;
  wire n_109_I_AXI_DMA_REG_MODULE;
  wire n_10_I_RST_MODULE;
  wire n_110_I_AXI_DMA_REG_MODULE;
  wire n_111_I_AXI_DMA_REG_MODULE;
  wire n_112_I_AXI_DMA_REG_MODULE;
  wire n_113_I_AXI_DMA_REG_MODULE;
  wire n_114_I_AXI_DMA_REG_MODULE;
  wire n_115_I_AXI_DMA_REG_MODULE;
  wire n_116_I_AXI_DMA_REG_MODULE;
  wire n_117_I_AXI_DMA_REG_MODULE;
  wire n_118_I_AXI_DMA_REG_MODULE;
  wire n_119_I_AXI_DMA_REG_MODULE;
  wire n_11_I_AXI_DMA_REG_MODULE;
  wire n_11_I_RST_MODULE;
  wire n_120_I_AXI_DMA_REG_MODULE;
  wire n_120_I_S2MM_DMA_MNGR;
  wire n_121_I_AXI_DMA_REG_MODULE;
  wire n_121_I_S2MM_DMA_MNGR;
  wire n_122_I_AXI_DMA_REG_MODULE;
  wire n_122_I_S2MM_DMA_MNGR;
  wire n_123_I_S2MM_DMA_MNGR;
  wire n_126_I_MM2S_DMA_MNGR;
  wire n_127_I_MM2S_DMA_MNGR;
  wire n_128_I_AXI_DMA_REG_MODULE;
  wire n_128_I_MM2S_DMA_MNGR;
  wire n_129_I_MM2S_DMA_MNGR;
  wire n_12_I_AXI_DMA_REG_MODULE;
  wire n_12_I_RST_MODULE;
  wire n_131_I_AXI_DMA_REG_MODULE;
  wire n_132_I_AXI_DMA_REG_MODULE;
  wire n_134_I_AXI_DMA_REG_MODULE;
  wire n_135_I_AXI_DMA_REG_MODULE;
  wire n_136_I_AXI_DMA_REG_MODULE;
  wire n_137_I_AXI_DMA_REG_MODULE;
  wire n_138_I_AXI_DMA_REG_MODULE;
  wire n_139_I_AXI_DMA_REG_MODULE;
  wire n_13_I_AXI_DMA_REG_MODULE;
  wire n_13_I_RST_MODULE;
  wire n_141_I_AXI_DMA_REG_MODULE;
  wire n_142_I_AXI_DMA_REG_MODULE;
  wire n_143_I_AXI_DMA_REG_MODULE;
  wire n_144_I_AXI_DMA_REG_MODULE;
  wire n_145_I_AXI_DMA_REG_MODULE;
  wire n_146_I_AXI_DMA_REG_MODULE;
  wire n_148_I_AXI_DMA_REG_MODULE;
  wire n_14_I_AXI_DMA_REG_MODULE;
  wire n_14_I_RST_MODULE;
  wire n_150_I_AXI_DMA_REG_MODULE;
  wire n_15_I_AXI_DMA_REG_MODULE;
  wire n_15_I_RST_MODULE;
  wire n_16_I_AXI_DMA_REG_MODULE;
  wire n_16_I_RST_MODULE;
  wire n_17_I_AXI_DMA_REG_MODULE;
  wire n_17_I_RST_MODULE;
  wire n_18_I_AXI_DMA_REG_MODULE;
  wire n_18_I_RST_MODULE;
  wire n_19_I_AXI_DMA_REG_MODULE;
(* MARK_DEBUG *)   wire \n_1_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_1_I_AXI_DMA_REG_MODULE;
(* MARK_DEBUG *)   wire \n_210_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_211_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_212_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_213_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_214_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_215_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_216_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_217_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_218_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_219_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_220_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_221_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_222_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_223_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_224_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_225_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_226_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_227_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_228_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_229_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_230_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_231_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_232_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_233_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_234_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_235_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_236_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_237_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_238_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_239_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_23_I_RST_MODULE;
(* MARK_DEBUG *)   wire \n_240_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_241_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_242_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_243_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_244_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_245_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_246_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_247_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_248_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_249_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_24_I_AXI_DMA_REG_MODULE;
(* MARK_DEBUG *)   wire \n_250_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_251_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_252_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_253_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_254_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_255_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_256_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_257_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_258_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_259_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_25_I_AXI_DMA_REG_MODULE;
(* MARK_DEBUG *)   wire \n_260_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_261_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_262_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_263_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_264_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_265_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_266_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_267_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_268_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_269_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_26_I_AXI_DMA_REG_MODULE;
  wire n_26_I_RST_MODULE;
(* MARK_DEBUG *)   wire \n_270_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_271_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_272_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_273_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_274_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_275_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_276_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_277_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_278_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_279_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_27_I_AXI_DMA_REG_MODULE;
(* MARK_DEBUG *)   wire \n_280_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_281_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_282_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_283_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_284_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_285_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_286_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_287_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_288_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_289_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_28_I_AXI_DMA_REG_MODULE;
(* MARK_DEBUG *)   wire \n_290_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_291_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_292_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_293_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_294_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_295_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_296_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_297_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_298_GEN_SG_ENGINE.I_SG_ENGINE ;
(* MARK_DEBUG *)   wire \n_299_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_29_I_AXI_DMA_REG_MODULE;
  wire n_2_I_AXI_DMA_REG_MODULE;
(* MARK_DEBUG *)   wire \n_300_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_301_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_30_I_AXI_DMA_REG_MODULE;
  wire \n_310_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_31_I_AXI_DMA_REG_MODULE;
  wire \n_326_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_327_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_328_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_329_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_32_I_RST_MODULE;
  wire \n_330_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_331_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_332_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_333_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_334_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_335_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_336_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_337_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_338_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_339_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_33_I_AXI_DMA_REG_MODULE;
  wire n_33_I_RST_MODULE;
  wire \n_340_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_341_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_342_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_343_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_344_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_345_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_346_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_347_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_348_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_349_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_34_I_AXI_DMA_REG_MODULE;
  wire n_34_I_RST_MODULE;
  wire \n_350_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_351_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_352_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_353_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_354_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_355_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_356_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_357_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_358_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_359_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_35_I_AXI_DMA_REG_MODULE;
  wire n_35_I_RST_MODULE;
  wire \n_360_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_361_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_362_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_363_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_364_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_365_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_366_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_367_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_368_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_369_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_36_I_AXI_DMA_REG_MODULE;
  wire n_36_I_RST_MODULE;
  wire \n_370_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_371_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_372_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_373_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_374_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_375_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_376_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_377_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_37_I_AXI_DMA_REG_MODULE;
  wire n_37_I_RST_MODULE;
  wire \n_384_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_385_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_386_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_388_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_389_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_38_I_AXI_DMA_REG_MODULE;
  wire n_38_I_RST_MODULE;
  wire n_39_I_AXI_DMA_REG_MODULE;
  wire n_39_I_RST_MODULE;
  wire n_3_I_AXI_DMA_REG_MODULE;
  wire n_3_I_RST_MODULE;
  wire n_40_I_AXI_DMA_REG_MODULE;
  wire n_40_I_RST_MODULE;
  wire \n_410_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_411_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_412_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_413_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_41_I_RST_MODULE;
  wire n_42_I_RST_MODULE;
  wire \n_430_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_431_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_43_I_RST_MODULE;
  wire n_44_I_RST_MODULE;
  wire n_45_I_RST_MODULE;
  wire \n_468_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_469_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_470_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_475_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_476_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_477_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_478_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_480_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_481_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_483_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_484_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_485_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_486_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_487_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_488_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_489_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_48_I_AXI_DMA_REG_MODULE;
  wire \n_490_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_491_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_492_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_493_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_494_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_495_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_496_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_497_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_49_I_AXI_DMA_REG_MODULE;
  wire n_4_I_AXI_DMA_REG_MODULE;
  wire n_4_I_RST_MODULE;
  wire n_51_I_AXI_DMA_REG_MODULE;
  wire n_52_I_AXI_DMA_REG_MODULE;
  wire n_58_I_PRMRY_DATAMOVER;
  wire n_5_I_AXI_DMA_REG_MODULE;
  wire n_5_I_RST_MODULE;
  wire n_6_I_AXI_DMA_REG_MODULE;
  wire n_6_I_RST_MODULE;
  wire n_77_I_PRMRY_DATAMOVER;
  wire n_7_I_AXI_DMA_REG_MODULE;
  wire n_7_I_RST_MODULE;
  wire n_8_I_AXI_DMA_REG_MODULE;
  wire n_8_I_RST_MODULE;
  wire n_9_I_AXI_DMA_REG_MODULE;
  wire n_9_I_RST_MODULE;
  wire p_0_in;
  wire [96:64]p_11_out;
  wire p_13_out;
  wire p_13_out_1;
  wire [7:0]p_15_out;
  wire [7:0]p_16_out;
  wire p_17_out;
  wire [63:0]p_17_out_0;
  wire p_18_out;
  wire [63:0]p_19_out;
  wire [13:0]p_1_in;
  wire p_22_out;
  wire p_23_out;
  wire p_24_out;
  wire p_26_out;
  wire [12:0]p_2_out;
  wire p_32_out;
  wire p_36_out;
  wire [96:46]p_38_out;
  wire [7:0]p_42_out;
  wire [7:0]p_43_out;
  wire p_44_out;
  wire p_45_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_53_out;
  wire p_54_out;
  wire p_59_out;
  wire p_7_out;
  wire p_8_out;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire s2mm_all_idle;
  wire [31:6]s2mm_curdesc;
  wire s2mm_desc_flush_del;
  wire s2mm_error;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire s2mm_irqthresh_wren;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_prmry_resetn;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_stop_i2_out;
  wire s2mm_sts_reset_out_n;
  wire [31:30]s2mm_taildesc;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [64:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire [31:4]s_axis_mm2s_updtptr_tdata;
  wire s_axis_mm2s_updtptr_tvalid;
  wire [32:0]s_axis_mm2s_updtsts_tdata;
  wire s_axis_mm2s_updtsts_tlast;
  wire s_axis_mm2s_updtsts_tvalid;
  wire [63:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [31:0]s_axis_s2mm_sts_tdata;
  wire [3:0]s_axis_s2mm_sts_tkeep;
  wire s_axis_s2mm_sts_tlast;
  wire s_axis_s2mm_sts_tready;
  wire s_axis_s2mm_sts_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire [31:4]s_axis_s2mm_updtptr_tdata;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [32:0]s_axis_s2mm_updtsts_tdata;
  wire s_axis_s2mm_updtsts_tlast;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire sts_queue_full;
  wire [1:0]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOB_UNCONNECTED ;
  wire [1:0]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOC_UNCONNECTED ;
  wire [1:0]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOD_UNCONNECTED ;

  assign axi_dma_tstvec[31] = \<const0> ;
  assign axi_dma_tstvec[30] = \<const0> ;
  assign axi_dma_tstvec[29] = \<const0> ;
  assign axi_dma_tstvec[28] = \<const0> ;
  assign axi_dma_tstvec[27] = \<const0> ;
  assign axi_dma_tstvec[26] = \<const0> ;
  assign axi_dma_tstvec[25] = \<const0> ;
  assign axi_dma_tstvec[24] = \<const0> ;
  assign axi_dma_tstvec[23] = \<const0> ;
  assign axi_dma_tstvec[22] = \<const0> ;
  assign axi_dma_tstvec[21] = \<const0> ;
  assign axi_dma_tstvec[20] = \<const0> ;
  assign axi_dma_tstvec[19] = \<const0> ;
  assign axi_dma_tstvec[18] = \<const0> ;
  assign axi_dma_tstvec[17] = \<const0> ;
  assign axi_dma_tstvec[16] = \<const0> ;
  assign axi_dma_tstvec[15] = \<const0> ;
  assign axi_dma_tstvec[14] = \<const0> ;
  assign axi_dma_tstvec[13] = \<const0> ;
  assign axi_dma_tstvec[12] = \<const0> ;
  assign axi_dma_tstvec[11] = \<const0> ;
  assign axi_dma_tstvec[10] = \<const0> ;
  assign axi_dma_tstvec[9] = \<const0> ;
  assign axi_dma_tstvec[8] = \<const0> ;
  assign axi_dma_tstvec[7] = \<const0> ;
  assign axi_dma_tstvec[6] = \<const0> ;
  assign axi_dma_tstvec[5:0] = \^axi_dma_tstvec [5:0];
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const1> ;
  assign m_axi_sg_arcache[0] = \<const1> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_aruser[3] = \<const0> ;
  assign m_axi_sg_aruser[2] = \<const0> ;
  assign m_axi_sg_aruser[1] = \<const0> ;
  assign m_axi_sg_aruser[0] = \<const0> ;
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const1> ;
  assign m_axi_sg_awcache[0] = \<const1> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awuser[3] = \<const0> ;
  assign m_axi_sg_awuser[2] = \<const0> ;
  assign m_axi_sg_awuser[1] = \<const0> ;
  assign m_axi_sg_awuser[0] = \<const0> ;
  assign m_axi_sg_wstrb[3] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[2] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[1] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[0] = \^m_axi_sg_wstrb [0];
  assign m_axis_mm2s_cntrl_tkeep[3] = \<const1> ;
  assign m_axis_mm2s_cntrl_tkeep[2] = \<const1> ;
  assign m_axis_mm2s_cntrl_tkeep[1] = \<const1> ;
  assign m_axis_mm2s_cntrl_tkeep[0] = \<const1> ;
  assign m_axis_mm2s_tdest[4] = \<const0> ;
  assign m_axis_mm2s_tdest[3] = \<const0> ;
  assign m_axis_mm2s_tdest[2] = \<const0> ;
  assign m_axis_mm2s_tdest[1] = \<const0> ;
  assign m_axis_mm2s_tdest[0] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3] = \<const0> ;
  assign m_axis_mm2s_tid[2] = \<const0> ;
  assign m_axis_mm2s_tid[1] = \<const0> ;
  assign m_axis_mm2s_tid[0] = \<const0> ;
  assign m_axis_mm2s_tuser[3] = \<const0> ;
  assign m_axis_mm2s_tuser[2] = \<const0> ;
  assign m_axis_mm2s_tuser[1] = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign s_axi_lite_awready = s_axi_lite_wready;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
RAM32M \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out }),
        .ADDRB({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out }),
        .ADDRC({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out }),
        .ADDRD({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out }),
        .DIA(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI [1:0]),
        .DIB(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI [3:2]),
        .DIC(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI [5:4]),
        .DID({\<const0> ,\<const0> }),
        .DOA(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [1:0]),
        .DOB(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [3:2]),
        .DOC(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [5:4]),
        .DOD(\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(m_axi_s2mm_aclk),
        .WE(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ));
RAM32M \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8 
       (.ADDRA({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out }),
        .ADDRB({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out }),
        .ADDRC({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out }),
        .ADDRD({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out }),
        .DIA(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI [7:6]),
        .DIB({\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI [8]}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [7:6]),
        .DOB({\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOB_UNCONNECTED [1],\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [8]}),
        .DOC(\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOD_UNCONNECTED [1:0]),
        .WCLK(m_axi_s2mm_aclk),
        .WE(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ));
axi_dma_0_axi_sg \GEN_SG_ENGINE.I_SG_ENGINE 
       (.CO(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out ),
        .D({\n_326_GEN_SG_ENGINE.I_SG_ENGINE ,\n_327_GEN_SG_ENGINE.I_SG_ENGINE ,\n_328_GEN_SG_ENGINE.I_SG_ENGINE ,\n_329_GEN_SG_ENGINE.I_SG_ENGINE ,\n_330_GEN_SG_ENGINE.I_SG_ENGINE ,\n_331_GEN_SG_ENGINE.I_SG_ENGINE ,\n_332_GEN_SG_ENGINE.I_SG_ENGINE ,\n_333_GEN_SG_ENGINE.I_SG_ENGINE ,\n_334_GEN_SG_ENGINE.I_SG_ENGINE ,\n_335_GEN_SG_ENGINE.I_SG_ENGINE ,\n_336_GEN_SG_ENGINE.I_SG_ENGINE ,\n_337_GEN_SG_ENGINE.I_SG_ENGINE ,\n_338_GEN_SG_ENGINE.I_SG_ENGINE ,\n_339_GEN_SG_ENGINE.I_SG_ENGINE ,\n_340_GEN_SG_ENGINE.I_SG_ENGINE ,\n_341_GEN_SG_ENGINE.I_SG_ENGINE ,\n_342_GEN_SG_ENGINE.I_SG_ENGINE ,\n_343_GEN_SG_ENGINE.I_SG_ENGINE ,\n_344_GEN_SG_ENGINE.I_SG_ENGINE ,\n_345_GEN_SG_ENGINE.I_SG_ENGINE ,\n_346_GEN_SG_ENGINE.I_SG_ENGINE ,\n_347_GEN_SG_ENGINE.I_SG_ENGINE ,\n_348_GEN_SG_ENGINE.I_SG_ENGINE ,\n_349_GEN_SG_ENGINE.I_SG_ENGINE ,\n_350_GEN_SG_ENGINE.I_SG_ENGINE ,\n_351_GEN_SG_ENGINE.I_SG_ENGINE }),
        .Din({s_axis_s2mm_updtsts_tlast,s_axis_s2mm_updtsts_tdata[32],s_axis_s2mm_updtsts_tdata[31],s_axis_s2mm_updtsts_tdata[30],s_axis_s2mm_updtsts_tdata[29],s_axis_s2mm_updtsts_tdata[28],s_axis_s2mm_updtsts_tdata[27],s_axis_s2mm_updtsts_tdata[26],s_axis_s2mm_updtsts_tdata[25],s_axis_s2mm_updtsts_tdata[24],s_axis_s2mm_updtsts_tdata[23],s_axis_s2mm_updtsts_tdata[22],s_axis_s2mm_updtsts_tdata[21],s_axis_s2mm_updtsts_tdata[20],s_axis_s2mm_updtsts_tdata[19],s_axis_s2mm_updtsts_tdata[18],s_axis_s2mm_updtsts_tdata[17],s_axis_s2mm_updtsts_tdata[16],s_axis_s2mm_updtsts_tdata[15],s_axis_s2mm_updtsts_tdata[14],s_axis_s2mm_updtsts_tdata[13],s_axis_s2mm_updtsts_tdata[12],s_axis_s2mm_updtsts_tdata[11],s_axis_s2mm_updtsts_tdata[10],s_axis_s2mm_updtsts_tdata[9],s_axis_s2mm_updtsts_tdata[8],s_axis_s2mm_updtsts_tdata[7],s_axis_s2mm_updtsts_tdata[6],s_axis_s2mm_updtsts_tdata[5],s_axis_s2mm_updtsts_tdata[4],s_axis_s2mm_updtsts_tdata[3],s_axis_s2mm_updtsts_tdata[2],s_axis_s2mm_updtsts_tdata[1],s_axis_s2mm_updtsts_tdata[0]}),
        .E(n_127_I_MM2S_DMA_MNGR),
        .I1(n_128_I_AXI_DMA_REG_MODULE),
        .I10(\n_0_INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN ),
        .I11(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out ),
        .I12(n_138_I_AXI_DMA_REG_MODULE),
        .I13(n_48_I_AXI_DMA_REG_MODULE),
        .I14(n_49_I_AXI_DMA_REG_MODULE),
        .I15(n_11_I_AXI_DMA_REG_MODULE),
        .I16(n_1_I_AXI_DMA_REG_MODULE),
        .I17(n_52_I_AXI_DMA_REG_MODULE),
        .I18(n_136_I_AXI_DMA_REG_MODULE),
        .I19(n_139_I_AXI_DMA_REG_MODULE),
        .I2(n_121_I_S2MM_DMA_MNGR),
        .I20(n_9_I_AXI_DMA_REG_MODULE),
        .I21(n_8_I_AXI_DMA_REG_MODULE),
        .I22(n_7_I_AXI_DMA_REG_MODULE),
        .I23(n_6_I_AXI_DMA_REG_MODULE),
        .I24(n_5_I_AXI_DMA_REG_MODULE),
        .I25(n_4_I_AXI_DMA_REG_MODULE),
        .I26(n_3_I_AXI_DMA_REG_MODULE),
        .I27(n_2_I_AXI_DMA_REG_MODULE),
        .I28(n_19_I_AXI_DMA_REG_MODULE),
        .I29(n_18_I_AXI_DMA_REG_MODULE),
        .I3(n_0_I_AXI_DMA_REG_MODULE),
        .I30(n_17_I_AXI_DMA_REG_MODULE),
        .I31(n_16_I_AXI_DMA_REG_MODULE),
        .I32(n_15_I_AXI_DMA_REG_MODULE),
        .I33(n_14_I_AXI_DMA_REG_MODULE),
        .I34(n_13_I_AXI_DMA_REG_MODULE),
        .I35(n_12_I_AXI_DMA_REG_MODULE),
        .I36(mm2s_curdesc),
        .I37(s2mm_curdesc),
        .I38(n_137_I_AXI_DMA_REG_MODULE),
        .I39(n_141_I_AXI_DMA_REG_MODULE),
        .I4(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .I40(n_144_I_AXI_DMA_REG_MODULE),
        .I41(n_134_I_AXI_DMA_REG_MODULE),
        .I42({n_109_I_AXI_DMA_REG_MODULE,n_110_I_AXI_DMA_REG_MODULE,n_111_I_AXI_DMA_REG_MODULE,n_112_I_AXI_DMA_REG_MODULE,n_113_I_AXI_DMA_REG_MODULE,n_114_I_AXI_DMA_REG_MODULE,n_115_I_AXI_DMA_REG_MODULE}),
        .I43(n_145_I_AXI_DMA_REG_MODULE),
        .I44(n_131_I_AXI_DMA_REG_MODULE),
        .I45({n_116_I_AXI_DMA_REG_MODULE,n_117_I_AXI_DMA_REG_MODULE,n_118_I_AXI_DMA_REG_MODULE,n_119_I_AXI_DMA_REG_MODULE,n_120_I_AXI_DMA_REG_MODULE,n_121_I_AXI_DMA_REG_MODULE,n_122_I_AXI_DMA_REG_MODULE}),
        .I46(mm2s_taildesc),
        .I47(s2mm_taildesc),
        .I48(s_axis_mm2s_updtptr_tdata),
        .I49(s_axis_s2mm_updtptr_tdata),
        .I5(n_45_I_RST_MODULE),
        .I50(n_26_I_AXI_DMA_REG_MODULE),
        .I51(n_27_I_AXI_DMA_REG_MODULE),
        .I52(n_28_I_AXI_DMA_REG_MODULE),
        .I53(n_29_I_AXI_DMA_REG_MODULE),
        .I54(n_30_I_AXI_DMA_REG_MODULE),
        .I55(n_31_I_AXI_DMA_REG_MODULE),
        .I56(n_35_I_AXI_DMA_REG_MODULE),
        .I57(n_36_I_AXI_DMA_REG_MODULE),
        .I58(n_37_I_AXI_DMA_REG_MODULE),
        .I59(n_38_I_AXI_DMA_REG_MODULE),
        .I6(n_32_I_RST_MODULE),
        .I60(n_39_I_AXI_DMA_REG_MODULE),
        .I61(n_40_I_AXI_DMA_REG_MODULE),
        .I62(n_33_I_RST_MODULE),
        .I63(n_126_I_MM2S_DMA_MNGR),
        .I64({s_axis_mm2s_updtsts_tlast,s_axis_mm2s_updtsts_tdata}),
        .I65(n_120_I_S2MM_DMA_MNGR),
        .I66(n_150_I_AXI_DMA_REG_MODULE),
        .I67(n_148_I_AXI_DMA_REG_MODULE),
        .I7(n_44_I_RST_MODULE),
        .I8(\n_0_INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN ),
        .I9(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ),
        .O1(\n_1_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O10(\^axi_dma_tstvec [5]),
        .O11(\n_310_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O12({\n_352_GEN_SG_ENGINE.I_SG_ENGINE ,\n_353_GEN_SG_ENGINE.I_SG_ENGINE ,\n_354_GEN_SG_ENGINE.I_SG_ENGINE ,\n_355_GEN_SG_ENGINE.I_SG_ENGINE ,\n_356_GEN_SG_ENGINE.I_SG_ENGINE ,\n_357_GEN_SG_ENGINE.I_SG_ENGINE ,\n_358_GEN_SG_ENGINE.I_SG_ENGINE ,\n_359_GEN_SG_ENGINE.I_SG_ENGINE ,\n_360_GEN_SG_ENGINE.I_SG_ENGINE ,\n_361_GEN_SG_ENGINE.I_SG_ENGINE ,\n_362_GEN_SG_ENGINE.I_SG_ENGINE ,\n_363_GEN_SG_ENGINE.I_SG_ENGINE ,\n_364_GEN_SG_ENGINE.I_SG_ENGINE ,\n_365_GEN_SG_ENGINE.I_SG_ENGINE ,\n_366_GEN_SG_ENGINE.I_SG_ENGINE ,\n_367_GEN_SG_ENGINE.I_SG_ENGINE ,\n_368_GEN_SG_ENGINE.I_SG_ENGINE ,\n_369_GEN_SG_ENGINE.I_SG_ENGINE ,\n_370_GEN_SG_ENGINE.I_SG_ENGINE ,\n_371_GEN_SG_ENGINE.I_SG_ENGINE ,\n_372_GEN_SG_ENGINE.I_SG_ENGINE ,\n_373_GEN_SG_ENGINE.I_SG_ENGINE ,\n_374_GEN_SG_ENGINE.I_SG_ENGINE ,\n_375_GEN_SG_ENGINE.I_SG_ENGINE ,\n_376_GEN_SG_ENGINE.I_SG_ENGINE ,\n_377_GEN_SG_ENGINE.I_SG_ENGINE }),
        .O13(\n_384_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O14(\n_385_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O15(\n_386_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O16(\n_388_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O17(\n_389_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O18(p_42_out),
        .O19(p_15_out),
        .O2(\I_SG_FETCH_MNGR/ch2_fetch_address ),
        .O20({\n_412_GEN_SG_ENGINE.I_SG_ENGINE ,\n_413_GEN_SG_ENGINE.I_SG_ENGINE }),
        .O21(p_43_out),
        .O22(p_16_out),
        .O23(\n_430_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O24(\n_431_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O25(\n_468_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O26(\n_469_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O27(\n_470_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O28(\n_475_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O29(\n_476_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O3({p_38_out[96:71],p_38_out[64],p_38_out[59:58],p_38_out[54:46],p_17_out_0[13:0],p_17_out_0[63:32]}),
        .O30(\n_477_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O31(\n_478_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O32(\n_480_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O33(\n_481_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O34(\n_483_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O35(\n_484_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O36(\n_485_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O37(\n_486_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O38(\n_487_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O39(\n_488_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O4({p_11_out[96:71],p_11_out[64],p_19_out[13:0],p_19_out[63:32]}),
        .O40(\n_489_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O41(\n_490_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O42(\n_491_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O43(\n_492_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O44(\n_493_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O45(\n_494_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O46(\n_495_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O47(\n_496_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O48(\n_497_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O5({\n_210_GEN_SG_ENGINE.I_SG_ENGINE ,\n_211_GEN_SG_ENGINE.I_SG_ENGINE ,\n_212_GEN_SG_ENGINE.I_SG_ENGINE ,\n_213_GEN_SG_ENGINE.I_SG_ENGINE ,\n_214_GEN_SG_ENGINE.I_SG_ENGINE ,\n_215_GEN_SG_ENGINE.I_SG_ENGINE ,\n_216_GEN_SG_ENGINE.I_SG_ENGINE ,\n_217_GEN_SG_ENGINE.I_SG_ENGINE ,\n_218_GEN_SG_ENGINE.I_SG_ENGINE ,\n_219_GEN_SG_ENGINE.I_SG_ENGINE ,\n_220_GEN_SG_ENGINE.I_SG_ENGINE ,\n_221_GEN_SG_ENGINE.I_SG_ENGINE ,\n_222_GEN_SG_ENGINE.I_SG_ENGINE ,\n_223_GEN_SG_ENGINE.I_SG_ENGINE ,\n_224_GEN_SG_ENGINE.I_SG_ENGINE ,\n_225_GEN_SG_ENGINE.I_SG_ENGINE ,\n_226_GEN_SG_ENGINE.I_SG_ENGINE ,\n_227_GEN_SG_ENGINE.I_SG_ENGINE ,\n_228_GEN_SG_ENGINE.I_SG_ENGINE ,\n_229_GEN_SG_ENGINE.I_SG_ENGINE ,\n_230_GEN_SG_ENGINE.I_SG_ENGINE ,\n_231_GEN_SG_ENGINE.I_SG_ENGINE ,\n_232_GEN_SG_ENGINE.I_SG_ENGINE ,\n_233_GEN_SG_ENGINE.I_SG_ENGINE ,\n_234_GEN_SG_ENGINE.I_SG_ENGINE ,\n_235_GEN_SG_ENGINE.I_SG_ENGINE ,\n_236_GEN_SG_ENGINE.I_SG_ENGINE ,\n_237_GEN_SG_ENGINE.I_SG_ENGINE ,\n_238_GEN_SG_ENGINE.I_SG_ENGINE ,\n_239_GEN_SG_ENGINE.I_SG_ENGINE ,\n_240_GEN_SG_ENGINE.I_SG_ENGINE ,\n_241_GEN_SG_ENGINE.I_SG_ENGINE ,\n_242_GEN_SG_ENGINE.I_SG_ENGINE ,\n_243_GEN_SG_ENGINE.I_SG_ENGINE ,\n_244_GEN_SG_ENGINE.I_SG_ENGINE ,\n_245_GEN_SG_ENGINE.I_SG_ENGINE ,\n_246_GEN_SG_ENGINE.I_SG_ENGINE ,\n_247_GEN_SG_ENGINE.I_SG_ENGINE ,\n_248_GEN_SG_ENGINE.I_SG_ENGINE ,\n_249_GEN_SG_ENGINE.I_SG_ENGINE ,\n_250_GEN_SG_ENGINE.I_SG_ENGINE ,\n_251_GEN_SG_ENGINE.I_SG_ENGINE ,\n_252_GEN_SG_ENGINE.I_SG_ENGINE ,\n_253_GEN_SG_ENGINE.I_SG_ENGINE ,\n_254_GEN_SG_ENGINE.I_SG_ENGINE ,\n_255_GEN_SG_ENGINE.I_SG_ENGINE ,\n_256_GEN_SG_ENGINE.I_SG_ENGINE ,\n_257_GEN_SG_ENGINE.I_SG_ENGINE ,\n_258_GEN_SG_ENGINE.I_SG_ENGINE ,\n_259_GEN_SG_ENGINE.I_SG_ENGINE ,\n_260_GEN_SG_ENGINE.I_SG_ENGINE ,\n_261_GEN_SG_ENGINE.I_SG_ENGINE ,\n_262_GEN_SG_ENGINE.I_SG_ENGINE ,\n_263_GEN_SG_ENGINE.I_SG_ENGINE ,\n_264_GEN_SG_ENGINE.I_SG_ENGINE ,\n_265_GEN_SG_ENGINE.I_SG_ENGINE ,\n_266_GEN_SG_ENGINE.I_SG_ENGINE ,\n_267_GEN_SG_ENGINE.I_SG_ENGINE ,\n_268_GEN_SG_ENGINE.I_SG_ENGINE ,\n_269_GEN_SG_ENGINE.I_SG_ENGINE ,\n_270_GEN_SG_ENGINE.I_SG_ENGINE ,\n_271_GEN_SG_ENGINE.I_SG_ENGINE ,\n_272_GEN_SG_ENGINE.I_SG_ENGINE ,\n_273_GEN_SG_ENGINE.I_SG_ENGINE ,\n_274_GEN_SG_ENGINE.I_SG_ENGINE ,\n_275_GEN_SG_ENGINE.I_SG_ENGINE ,\n_276_GEN_SG_ENGINE.I_SG_ENGINE ,\n_277_GEN_SG_ENGINE.I_SG_ENGINE ,\n_278_GEN_SG_ENGINE.I_SG_ENGINE ,\n_279_GEN_SG_ENGINE.I_SG_ENGINE ,\n_280_GEN_SG_ENGINE.I_SG_ENGINE ,\n_281_GEN_SG_ENGINE.I_SG_ENGINE ,\n_282_GEN_SG_ENGINE.I_SG_ENGINE ,\n_283_GEN_SG_ENGINE.I_SG_ENGINE ,\n_284_GEN_SG_ENGINE.I_SG_ENGINE ,\n_285_GEN_SG_ENGINE.I_SG_ENGINE ,\n_286_GEN_SG_ENGINE.I_SG_ENGINE ,\n_287_GEN_SG_ENGINE.I_SG_ENGINE ,\n_288_GEN_SG_ENGINE.I_SG_ENGINE ,\n_289_GEN_SG_ENGINE.I_SG_ENGINE ,\n_290_GEN_SG_ENGINE.I_SG_ENGINE ,\n_291_GEN_SG_ENGINE.I_SG_ENGINE ,\n_292_GEN_SG_ENGINE.I_SG_ENGINE ,\n_293_GEN_SG_ENGINE.I_SG_ENGINE ,\n_294_GEN_SG_ENGINE.I_SG_ENGINE ,\n_295_GEN_SG_ENGINE.I_SG_ENGINE ,\n_296_GEN_SG_ENGINE.I_SG_ENGINE ,\n_297_GEN_SG_ENGINE.I_SG_ENGINE ,\n_298_GEN_SG_ENGINE.I_SG_ENGINE ,\n_299_GEN_SG_ENGINE.I_SG_ENGINE ,\n_300_GEN_SG_ENGINE.I_SG_ENGINE }),
        .O6(\n_301_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O7(\I_SG_FETCH_QUEUE/p_0_in10_in ),
        .O8(\^m_axi_sg_wstrb ),
        .O9(\^axi_dma_tstvec [4]),
        .Q(n_51_I_AXI_DMA_REG_MODULE),
        .S({\n_410_GEN_SG_ENGINE.I_SG_ENGINE ,\n_411_GEN_SG_ENGINE.I_SG_ENGINE }),
        .SR(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_dly_fast_incr7_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr7_out ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(\I_SG_FETCH_MNGR/ch1_sg_idle ),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .ch2_dly_fast_incr3_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_incr3_out ),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .ftch_cmnd_data(\n_1_GEN_SG_ENGINE.I_SG_ENGINE ),
        .in0(\I_SG_FETCH_QUEUE/data_concat ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_error(mm2s_error),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .out(\I_SG_FETCH_MNGR/ch1_fetch_address ),
        .p_13_out(p_13_out),
        .p_15_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out ),
        .p_17_out(p_17_out),
        .p_18_out(p_18_out),
        .p_1_out(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/p_1_out ),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_23_out_0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_23_out ),
        .p_24_out(p_24_out),
        .p_26_out(p_26_out),
        .p_32_out(p_32_out),
        .p_36_out(p_36_out),
        .p_44_out(p_44_out),
        .p_45_out(p_45_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_53_out(p_53_out),
        .p_54_out(p_54_out),
        .p_59_out(p_59_out),
        .p_7_out(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_7_out ),
        .p_8_out(p_8_out),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden2_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ),
        .queue_rden_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .s2mm_desc_flush_del(s2mm_desc_flush_del),
        .s2mm_error(s2mm_error),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axi_lite_wdata(s_axi_lite_wdata[31:6]),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sg_ftch_error0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error0_1(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2),
        .sts_queue_full(sts_queue_full),
        .tailpntr_updated_d1(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/tailpntr_updated_d1 ),
        .tailpntr_updated_d2(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/tailpntr_updated_d2 ),
        .updtptr_tlast(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updtptr_tlast ),
        .updtptr_tlast_2(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updtptr_tlast ));
GND GND
       (.G(\<const0> ));
axi_dma_0_axi_dma_sofeof_gen \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN 
       (.I1(n_135_I_AXI_DMA_REG_MODULE),
        .O1(\n_0_INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN ),
        .O2(\^axi_dma_tstvec [0]),
        .axi_dma_tstvec(\^axi_dma_tstvec [1]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_0_in(p_0_in));
axi_dma_0_axi_dma_sofeof_gen_0 \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN 
       (.I1(n_132_I_AXI_DMA_REG_MODULE),
        .O1(\n_0_INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN ),
        .O2(\^axi_dma_tstvec [2]),
        .axi_dma_tstvec(\^axi_dma_tstvec [3]),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .fifo_sinit(\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
axi_dma_0_axi_dma_reg_module I_AXI_DMA_REG_MODULE
       (.CO(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out ),
        .D({\n_326_GEN_SG_ENGINE.I_SG_ENGINE ,\n_327_GEN_SG_ENGINE.I_SG_ENGINE ,\n_328_GEN_SG_ENGINE.I_SG_ENGINE ,\n_329_GEN_SG_ENGINE.I_SG_ENGINE ,\n_330_GEN_SG_ENGINE.I_SG_ENGINE ,\n_331_GEN_SG_ENGINE.I_SG_ENGINE ,\n_332_GEN_SG_ENGINE.I_SG_ENGINE ,\n_333_GEN_SG_ENGINE.I_SG_ENGINE ,\n_334_GEN_SG_ENGINE.I_SG_ENGINE ,\n_335_GEN_SG_ENGINE.I_SG_ENGINE ,\n_336_GEN_SG_ENGINE.I_SG_ENGINE ,\n_337_GEN_SG_ENGINE.I_SG_ENGINE ,\n_338_GEN_SG_ENGINE.I_SG_ENGINE ,\n_339_GEN_SG_ENGINE.I_SG_ENGINE ,\n_340_GEN_SG_ENGINE.I_SG_ENGINE ,\n_341_GEN_SG_ENGINE.I_SG_ENGINE ,\n_342_GEN_SG_ENGINE.I_SG_ENGINE ,\n_343_GEN_SG_ENGINE.I_SG_ENGINE ,\n_344_GEN_SG_ENGINE.I_SG_ENGINE ,\n_345_GEN_SG_ENGINE.I_SG_ENGINE ,\n_346_GEN_SG_ENGINE.I_SG_ENGINE ,\n_347_GEN_SG_ENGINE.I_SG_ENGINE ,\n_348_GEN_SG_ENGINE.I_SG_ENGINE ,\n_349_GEN_SG_ENGINE.I_SG_ENGINE ,\n_350_GEN_SG_ENGINE.I_SG_ENGINE ,\n_351_GEN_SG_ENGINE.I_SG_ENGINE }),
        .I1(n_0_I_RST_MODULE),
        .I10(n_16_I_RST_MODULE),
        .I11(n_15_I_RST_MODULE),
        .I12(n_14_I_RST_MODULE),
        .I13(n_13_I_RST_MODULE),
        .I14(n_12_I_RST_MODULE),
        .I15(n_11_I_RST_MODULE),
        .I16(n_10_I_RST_MODULE),
        .I17(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .I18(n_128_I_MM2S_DMA_MNGR),
        .I19(n_129_I_MM2S_DMA_MNGR),
        .I2(n_3_I_RST_MODULE),
        .I20(\n_484_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I21(\n_485_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I22(\n_486_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I23(\n_487_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I24(\n_488_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I25(\n_489_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I26(n_122_I_S2MM_DMA_MNGR),
        .I27(n_123_I_S2MM_DMA_MNGR),
        .I28(\n_492_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I29(\n_493_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I3(n_4_I_RST_MODULE),
        .I30(\n_494_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I31(\n_495_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I32(\n_496_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I33(\n_497_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I34(p_15_out),
        .I35(p_42_out),
        .I36(p_43_out),
        .I37(p_16_out),
        .I38(\I_SG_FETCH_QUEUE/p_0_in10_in ),
        .I39(\I_SG_FETCH_QUEUE/data_concat ),
        .I4(n_5_I_RST_MODULE),
        .I40(\n_469_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I41({\n_412_GEN_SG_ENGINE.I_SG_ENGINE ,\n_413_GEN_SG_ENGINE.I_SG_ENGINE }),
        .I42(\n_470_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I43(\^axi_dma_tstvec [2]),
        .I44(\^axi_dma_tstvec [0]),
        .I45(\I_SG_FETCH_MNGR/ch2_fetch_address ),
        .I46(\n_431_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I47(\n_430_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I48(n_34_I_RST_MODULE),
        .I49(n_35_I_RST_MODULE),
        .I5(n_6_I_RST_MODULE),
        .I50(n_36_I_RST_MODULE),
        .I51(n_37_I_RST_MODULE),
        .I52(n_38_I_RST_MODULE),
        .I53(n_39_I_RST_MODULE),
        .I54(n_40_I_RST_MODULE),
        .I55(n_41_I_RST_MODULE),
        .I56({\n_352_GEN_SG_ENGINE.I_SG_ENGINE ,\n_353_GEN_SG_ENGINE.I_SG_ENGINE ,\n_354_GEN_SG_ENGINE.I_SG_ENGINE ,\n_355_GEN_SG_ENGINE.I_SG_ENGINE ,\n_356_GEN_SG_ENGINE.I_SG_ENGINE ,\n_357_GEN_SG_ENGINE.I_SG_ENGINE ,\n_358_GEN_SG_ENGINE.I_SG_ENGINE ,\n_359_GEN_SG_ENGINE.I_SG_ENGINE ,\n_360_GEN_SG_ENGINE.I_SG_ENGINE ,\n_361_GEN_SG_ENGINE.I_SG_ENGINE ,\n_362_GEN_SG_ENGINE.I_SG_ENGINE ,\n_363_GEN_SG_ENGINE.I_SG_ENGINE ,\n_364_GEN_SG_ENGINE.I_SG_ENGINE ,\n_365_GEN_SG_ENGINE.I_SG_ENGINE ,\n_366_GEN_SG_ENGINE.I_SG_ENGINE ,\n_367_GEN_SG_ENGINE.I_SG_ENGINE ,\n_368_GEN_SG_ENGINE.I_SG_ENGINE ,\n_369_GEN_SG_ENGINE.I_SG_ENGINE ,\n_370_GEN_SG_ENGINE.I_SG_ENGINE ,\n_371_GEN_SG_ENGINE.I_SG_ENGINE ,\n_372_GEN_SG_ENGINE.I_SG_ENGINE ,\n_373_GEN_SG_ENGINE.I_SG_ENGINE ,\n_374_GEN_SG_ENGINE.I_SG_ENGINE ,\n_375_GEN_SG_ENGINE.I_SG_ENGINE ,\n_376_GEN_SG_ENGINE.I_SG_ENGINE ,\n_377_GEN_SG_ENGINE.I_SG_ENGINE }),
        .I6(n_7_I_RST_MODULE),
        .I66(n_150_I_AXI_DMA_REG_MODULE),
        .I67(n_148_I_AXI_DMA_REG_MODULE),
        .I7(n_8_I_RST_MODULE),
        .I8(n_9_I_RST_MODULE),
        .I9(n_17_I_RST_MODULE),
        .O1(n_0_I_AXI_DMA_REG_MODULE),
        .O10(n_9_I_AXI_DMA_REG_MODULE),
        .O11(n_11_I_AXI_DMA_REG_MODULE),
        .O12(n_12_I_AXI_DMA_REG_MODULE),
        .O13(n_13_I_AXI_DMA_REG_MODULE),
        .O14(n_14_I_AXI_DMA_REG_MODULE),
        .O15(n_15_I_AXI_DMA_REG_MODULE),
        .O16(n_16_I_AXI_DMA_REG_MODULE),
        .O17(n_17_I_AXI_DMA_REG_MODULE),
        .O18(n_18_I_AXI_DMA_REG_MODULE),
        .O19(n_19_I_AXI_DMA_REG_MODULE),
        .O2(n_1_I_AXI_DMA_REG_MODULE),
        .O20(n_24_I_AXI_DMA_REG_MODULE),
        .O21(n_25_I_AXI_DMA_REG_MODULE),
        .O22(n_26_I_AXI_DMA_REG_MODULE),
        .O23(n_27_I_AXI_DMA_REG_MODULE),
        .O24(n_28_I_AXI_DMA_REG_MODULE),
        .O25(n_29_I_AXI_DMA_REG_MODULE),
        .O26(n_30_I_AXI_DMA_REG_MODULE),
        .O27(n_31_I_AXI_DMA_REG_MODULE),
        .O28(n_33_I_AXI_DMA_REG_MODULE),
        .O29(n_34_I_AXI_DMA_REG_MODULE),
        .O3(n_2_I_AXI_DMA_REG_MODULE),
        .O30(n_35_I_AXI_DMA_REG_MODULE),
        .O31(n_36_I_AXI_DMA_REG_MODULE),
        .O32(n_37_I_AXI_DMA_REG_MODULE),
        .O33(n_38_I_AXI_DMA_REG_MODULE),
        .O34(n_39_I_AXI_DMA_REG_MODULE),
        .O35(n_40_I_AXI_DMA_REG_MODULE),
        .O36(s_axi_lite_rvalid),
        .O37({p_2_out[12],p_2_out[0]}),
        .O38(n_48_I_AXI_DMA_REG_MODULE),
        .O39(n_49_I_AXI_DMA_REG_MODULE),
        .O4(n_3_I_AXI_DMA_REG_MODULE),
        .O40(n_52_I_AXI_DMA_REG_MODULE),
        .O41(s2mm_taildesc),
        .O42(mm2s_taildesc),
        .O43(mm2s_curdesc),
        .O44(s2mm_curdesc),
        .O45({n_109_I_AXI_DMA_REG_MODULE,n_110_I_AXI_DMA_REG_MODULE,n_111_I_AXI_DMA_REG_MODULE,n_112_I_AXI_DMA_REG_MODULE,n_113_I_AXI_DMA_REG_MODULE,n_114_I_AXI_DMA_REG_MODULE,n_115_I_AXI_DMA_REG_MODULE}),
        .O46({n_116_I_AXI_DMA_REG_MODULE,n_117_I_AXI_DMA_REG_MODULE,n_118_I_AXI_DMA_REG_MODULE,n_119_I_AXI_DMA_REG_MODULE,n_120_I_AXI_DMA_REG_MODULE,n_121_I_AXI_DMA_REG_MODULE,n_122_I_AXI_DMA_REG_MODULE}),
        .O47(s_axi_lite_bvalid),
        .O48(p_19_out[23]),
        .O49(n_128_I_AXI_DMA_REG_MODULE),
        .O5(n_4_I_AXI_DMA_REG_MODULE),
        .O50(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out ),
        .O51(n_131_I_AXI_DMA_REG_MODULE),
        .O52(n_132_I_AXI_DMA_REG_MODULE),
        .O53(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ),
        .O54(n_134_I_AXI_DMA_REG_MODULE),
        .O55(n_135_I_AXI_DMA_REG_MODULE),
        .O56(n_136_I_AXI_DMA_REG_MODULE),
        .O57(n_137_I_AXI_DMA_REG_MODULE),
        .O58(n_138_I_AXI_DMA_REG_MODULE),
        .O59(n_139_I_AXI_DMA_REG_MODULE),
        .O6(n_5_I_AXI_DMA_REG_MODULE),
        .O60(n_141_I_AXI_DMA_REG_MODULE),
        .O61(n_142_I_AXI_DMA_REG_MODULE),
        .O62(n_143_I_AXI_DMA_REG_MODULE),
        .O63(n_144_I_AXI_DMA_REG_MODULE),
        .O64(n_145_I_AXI_DMA_REG_MODULE),
        .O65(n_146_I_AXI_DMA_REG_MODULE),
        .O7(n_6_I_AXI_DMA_REG_MODULE),
        .O8(n_7_I_AXI_DMA_REG_MODULE),
        .O9(n_8_I_AXI_DMA_REG_MODULE),
        .Q(n_51_I_AXI_DMA_REG_MODULE),
        .S({\n_410_GEN_SG_ENGINE.I_SG_ENGINE ,\n_411_GEN_SG_ENGINE.I_SG_ENGINE }),
        .SR(n_18_I_RST_MODULE),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_dly_fast_incr7_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr7_out ),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(\I_SG_FETCH_MNGR/ch1_sg_idle ),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .ch2_dly_fast_incr3_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_incr3_out ),
        .ftch_cmnd_data(\n_1_GEN_SG_ENGINE.I_SG_ENGINE ),
        .in0(p_17_out_0[23]),
        .introut0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/introut0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata[31]),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_error(mm2s_error),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_introut(mm2s_introut),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_ns12_out(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_ns12_out ),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .out(\I_SG_FETCH_MNGR/ch1_fetch_address ),
        .p_13_out(p_13_out),
        .p_15_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out ),
        .p_17_out(p_17_out),
        .p_18_out(p_18_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_23_out_1(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_23_out ),
        .p_24_out(p_24_out),
        .p_36_out(p_36_out),
        .p_44_out(p_44_out),
        .p_45_out(p_45_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_54_out(p_54_out),
        .p_8_out(p_8_out),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .rdy(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy ),
        .s2mm_error(s2mm_error),
        .s2mm_introut(s2mm_introut),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata({s_axi_lite_wdata[31:6],s_axi_lite_wdata[4:2],s_axi_lite_wdata[0]}),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(axi_lite_reset_n),
        .sg_ftch_error0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error0_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ),
        .soft_reset(soft_reset),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .tailpntr_updated_d1(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/tailpntr_updated_d1 ),
        .tailpntr_updated_d2(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/tailpntr_updated_d2 ));
axi_dma_0_axi_dma_mm2s_mngr I_MM2S_DMA_MNGR
       (.D({s_axis_mm2s_cmd_tdata[64:32],s_axis_mm2s_cmd_tdata[30],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[13:0]}),
        .E(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .I1(n_0_I_AXI_DMA_REG_MODULE),
        .I10(n_24_I_AXI_DMA_REG_MODULE),
        .I11(n_25_I_AXI_DMA_REG_MODULE),
        .I12(n_23_I_RST_MODULE),
        .I2(\n_384_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I3(\n_480_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I4(\n_476_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I48(s_axis_mm2s_updtptr_tdata),
        .I5(\n_475_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I6(\n_481_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I63(n_126_I_MM2S_DMA_MNGR),
        .I64({s_axis_mm2s_updtsts_tlast,s_axis_mm2s_updtsts_tdata}),
        .I7(\n_483_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I8(n_58_I_PRMRY_DATAMOVER),
        .I9(\n_385_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O1(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .O2(n_127_I_MM2S_DMA_MNGR),
        .O3({p_38_out[96:71],p_38_out[64],p_38_out[59:58],p_38_out[54:46],p_17_out_0[13:0],p_17_out_0[63:32]}),
        .O4(n_128_I_MM2S_DMA_MNGR),
        .O5(n_129_I_MM2S_DMA_MNGR),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .dma_mm2s_error(dma_mm2s_error),
        .in0(p_17_out_0[23]),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_error(mm2s_error),
        .mm2s_halt(mm2s_halt),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_ns12_out(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_ns12_out ),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .p_0_in(p_0_in),
        .p_13_out(p_13_out),
        .p_1_out(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/p_1_out ),
        .p_36_out(p_36_out),
        .p_53_out(p_53_out),
        .p_59_out(p_59_out),
        .p_7_out(p_7_out),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .s2mm_error(s2mm_error),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .soft_reset(soft_reset),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2),
        .sts_queue_full(sts_queue_full),
        .sts_received_d1(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_d1 ),
        .updtptr_tlast(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updtptr_tlast ));
axi_dma_0_axi_datamover I_PRMRY_DATAMOVER
       (.D(p_1_in),
        .DI(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI ),
        .E(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .EN(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .I1(n_42_I_RST_MODULE),
        .I2(n_43_I_RST_MODULE),
        .I3({s_axis_mm2s_cmd_tdata[64:32],s_axis_mm2s_cmd_tdata[30],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[13:0]}),
        .I4({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[30],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[13:0]}),
        .O1(n_58_I_PRMRY_DATAMOVER),
        .O2(n_77_I_PRMRY_DATAMOVER),
        .O3(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out ),
        .Q(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ),
        .dm_mm2s_scndry_resetn(dm_mm2s_scndry_resetn),
        .dm_s2mm_scndry_resetn(dm_s2mm_scndry_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .out(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg1 ),
        .p_0_out(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out ),
        .p_13_out(p_13_out_1),
        .p_7_out(p_7_out),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ));
axi_dma_0_axi_dma_rst_module I_RST_MODULE
       (.D(n_26_I_RST_MODULE),
        .FIFO_Full(FIFO_Full),
        .I1(n_2_I_AXI_DMA_REG_MODULE),
        .I10(n_18_I_AXI_DMA_REG_MODULE),
        .I11(n_17_I_AXI_DMA_REG_MODULE),
        .I12(n_16_I_AXI_DMA_REG_MODULE),
        .I13(n_15_I_AXI_DMA_REG_MODULE),
        .I14(n_14_I_AXI_DMA_REG_MODULE),
        .I15(n_13_I_AXI_DMA_REG_MODULE),
        .I16(n_12_I_AXI_DMA_REG_MODULE),
        .I17(n_1_I_AXI_DMA_REG_MODULE),
        .I18(n_146_I_AXI_DMA_REG_MODULE),
        .I19(\n_301_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I2(n_3_I_AXI_DMA_REG_MODULE),
        .I20(n_142_I_AXI_DMA_REG_MODULE),
        .I21(n_143_I_AXI_DMA_REG_MODULE),
        .I3(n_4_I_AXI_DMA_REG_MODULE),
        .I4(n_5_I_AXI_DMA_REG_MODULE),
        .I5(n_6_I_AXI_DMA_REG_MODULE),
        .I6(n_7_I_AXI_DMA_REG_MODULE),
        .I7(n_8_I_AXI_DMA_REG_MODULE),
        .I8(n_9_I_AXI_DMA_REG_MODULE),
        .I9(n_19_I_AXI_DMA_REG_MODULE),
        .O1(n_0_I_RST_MODULE),
        .O10(n_11_I_RST_MODULE),
        .O11(n_12_I_RST_MODULE),
        .O12(n_13_I_RST_MODULE),
        .O13(n_14_I_RST_MODULE),
        .O14(n_15_I_RST_MODULE),
        .O15(n_16_I_RST_MODULE),
        .O16(n_17_I_RST_MODULE),
        .O17(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .O18(n_23_I_RST_MODULE),
        .O19(n_32_I_RST_MODULE),
        .O2(n_3_I_RST_MODULE),
        .O20(n_33_I_RST_MODULE),
        .O21(n_34_I_RST_MODULE),
        .O22(n_35_I_RST_MODULE),
        .O23(n_36_I_RST_MODULE),
        .O24(n_37_I_RST_MODULE),
        .O25(n_38_I_RST_MODULE),
        .O26(n_39_I_RST_MODULE),
        .O27(n_40_I_RST_MODULE),
        .O28(n_41_I_RST_MODULE),
        .O29(n_42_I_RST_MODULE),
        .O3(n_4_I_RST_MODULE),
        .O30(n_43_I_RST_MODULE),
        .O31(n_44_I_RST_MODULE),
        .O32(n_45_I_RST_MODULE),
        .O37({p_2_out[12],p_2_out[0]}),
        .O4(n_5_I_RST_MODULE),
        .O5(n_6_I_RST_MODULE),
        .O6(n_7_I_RST_MODULE),
        .O7(n_8_I_RST_MODULE),
        .O8(n_9_I_RST_MODULE),
        .O9(n_10_I_RST_MODULE),
        .SR(n_18_I_RST_MODULE),
        .axi_resetn(axi_resetn),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .dm_mm2s_scndry_resetn(dm_mm2s_scndry_resetn),
        .dm_s2mm_scndry_resetn(dm_s2mm_scndry_resetn),
        .fifo_sinit(\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit ),
        .introut0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/introut0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .p_0_in(p_0_in),
        .p_13_out(p_13_out_1),
        .p_7_out(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_7_out ),
        .p_7_out_0(p_7_out),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .rdy(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_desc_flush_del(s2mm_desc_flush_del),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[6:2]),
        .s_axi_lite_resetn(axi_lite_reset_n),
        .s_axi_lite_wdata(s_axi_lite_wdata[23:16]),
        .s_axis_s2mm_sts_tready(s_axis_s2mm_sts_tready),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ),
        .soft_reset(soft_reset),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .sts_received_d1(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_d1 ),
        .sts_received_d1_1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ));
axi_dma_0_axi_dma_s2mm_mngr I_S2MM_DMA_MNGR
       (.D(p_1_in),
        .Din({s_axis_s2mm_updtsts_tlast,s_axis_s2mm_updtsts_tdata[32],s_axis_s2mm_updtsts_tdata[31],s_axis_s2mm_updtsts_tdata[30],s_axis_s2mm_updtsts_tdata[29],s_axis_s2mm_updtsts_tdata[28],s_axis_s2mm_updtsts_tdata[27],s_axis_s2mm_updtsts_tdata[26],s_axis_s2mm_updtsts_tdata[25],s_axis_s2mm_updtsts_tdata[24],s_axis_s2mm_updtsts_tdata[23],s_axis_s2mm_updtsts_tdata[22],s_axis_s2mm_updtsts_tdata[21],s_axis_s2mm_updtsts_tdata[20],s_axis_s2mm_updtsts_tdata[19],s_axis_s2mm_updtsts_tdata[18],s_axis_s2mm_updtsts_tdata[17],s_axis_s2mm_updtsts_tdata[16],s_axis_s2mm_updtsts_tdata[15],s_axis_s2mm_updtsts_tdata[14],s_axis_s2mm_updtsts_tdata[13],s_axis_s2mm_updtsts_tdata[12],s_axis_s2mm_updtsts_tdata[11],s_axis_s2mm_updtsts_tdata[10],s_axis_s2mm_updtsts_tdata[9],s_axis_s2mm_updtsts_tdata[8],s_axis_s2mm_updtsts_tdata[7],s_axis_s2mm_updtsts_tdata[6],s_axis_s2mm_updtsts_tdata[5],s_axis_s2mm_updtsts_tdata[4],s_axis_s2mm_updtsts_tdata[3],s_axis_s2mm_updtsts_tdata[2],s_axis_s2mm_updtsts_tdata[1],s_axis_s2mm_updtsts_tdata[0]}),
        .FIFO_Full(FIFO_Full),
        .I1(\n_490_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I10(n_34_I_AXI_DMA_REG_MODULE),
        .I11(\n_388_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I12(\n_468_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I13(n_26_I_RST_MODULE),
        .I2(\n_389_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I3(\n_491_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I4(\n_478_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I49(s_axis_s2mm_updtptr_tdata),
        .I5(\n_477_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I6(\n_386_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I65(n_120_I_S2MM_DMA_MNGR),
        .I7(n_77_I_PRMRY_DATAMOVER),
        .I8(\n_310_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I9(n_33_I_AXI_DMA_REG_MODULE),
        .O1(n_121_I_S2MM_DMA_MNGR),
        .O2(n_122_I_S2MM_DMA_MNGR),
        .O3(n_123_I_S2MM_DMA_MNGR),
        .O4({p_11_out[96:71],p_11_out[64],p_19_out[13:0],p_19_out[63:32]}),
        .O48(p_19_out[23]),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .dma_s2mm_error(dma_s2mm_error),
        .fifo_sinit(\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit ),
        .in({s_axis_s2mm_sts_tlast,s_axis_s2mm_sts_tdata[31],s_axis_s2mm_sts_tdata[30],s_axis_s2mm_sts_tdata[29],s_axis_s2mm_sts_tdata[28],s_axis_s2mm_sts_tdata[27],s_axis_s2mm_sts_tdata[26],s_axis_s2mm_sts_tdata[25],s_axis_s2mm_sts_tdata[24],s_axis_s2mm_sts_tdata[23],s_axis_s2mm_sts_tdata[22],s_axis_s2mm_sts_tdata[21],s_axis_s2mm_sts_tdata[20],s_axis_s2mm_sts_tdata[19],s_axis_s2mm_sts_tdata[18],s_axis_s2mm_sts_tdata[17],s_axis_s2mm_sts_tdata[16],s_axis_s2mm_sts_tdata[15],s_axis_s2mm_sts_tdata[14],s_axis_s2mm_sts_tdata[13],s_axis_s2mm_sts_tdata[12],s_axis_s2mm_sts_tdata[11],s_axis_s2mm_sts_tdata[10],s_axis_s2mm_sts_tdata[9],s_axis_s2mm_sts_tdata[8],s_axis_s2mm_sts_tdata[7],s_axis_s2mm_sts_tdata[6],s_axis_s2mm_sts_tdata[5],s_axis_s2mm_sts_tdata[4],s_axis_s2mm_sts_tdata[3],s_axis_s2mm_sts_tdata[2],s_axis_s2mm_sts_tdata[1],s_axis_s2mm_sts_tdata[0]}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[30],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[13:0]}),
        .p_13_out(p_13_out_1),
        .p_26_out(p_26_out),
        .p_32_out(p_32_out),
        .p_8_out(p_8_out),
        .ptr2_queue_full(ptr2_queue_full),
        .queue_rden2_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_desc_flush_del(s2mm_desc_flush_del),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s2mm_stop(s2mm_stop),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sts_received_d1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ),
        .updtptr_tlast(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updtptr_tlast ));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_dma_lite_if" *) 
module axi_dma_0_axi_dma_lite_if
   (s_axi_lite_wready,
    O1,
    s_axi_lite_arready,
    O2,
    Q,
    O11,
    E,
    O21,
    O22,
    O23,
    s_axi_lite_rdata,
    p_2_out,
    O24,
    O25,
    p_0_in1_in,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I34,
    I35,
    I36,
    I37,
    O43,
    O44,
    I19,
    I20,
    O12,
    O3,
    O13,
    O4,
    O14,
    O5,
    O15,
    O6,
    O16,
    O7,
    O17,
    O8,
    O18,
    O9,
    O19,
    O10,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I38,
    O20,
    O28,
    I39,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    scndry_out,
    s_axi_lite_wdata,
    I40,
    I41,
    s_axi_lite_rready,
    I42,
    O29,
    I43,
    I44,
    I45,
    I46,
    I47,
    s_axi_lite_bready,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    s_axi_lite_araddr);
  output s_axi_lite_wready;
  output O1;
  output s_axi_lite_arready;
  output O2;
  output [1:0]Q;
  output O11;
  output [0:0]E;
  output O21;
  output O22;
  output [0:0]O23;
  output [31:0]s_axi_lite_rdata;
  output [2:0]p_2_out;
  output O24;
  output [0:0]O25;
  output p_0_in1_in;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input I1;
  input I2;
  input [0:0]I3;
  input [0:0]I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input [25:0]I17;
  input [25:0]I18;
  input [7:0]I34;
  input [7:0]I35;
  input [7:0]I36;
  input [7:0]I37;
  input [25:0]O43;
  input [25:0]O44;
  input [7:0]I19;
  input [7:0]I20;
  input O12;
  input O3;
  input O13;
  input O4;
  input O14;
  input O5;
  input O15;
  input O6;
  input O16;
  input O7;
  input O17;
  input O8;
  input O18;
  input O9;
  input O19;
  input O10;
  input I21;
  input I22;
  input I23;
  input I24;
  input [3:0]I25;
  input [3:0]I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I38;
  input O20;
  input O28;
  input I39;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input scndry_out;
  input [0:0]s_axi_lite_wdata;
  input I40;
  input I41;
  input s_axi_lite_rready;
  input I42;
  input O29;
  input I43;
  input I44;
  input I45;
  input I46;
  input I47;
  input s_axi_lite_bready;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input [9:0]s_axi_lite_araddr;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire [25:0]I17;
  wire [25:0]I18;
  wire [7:0]I19;
  wire I2;
  wire [7:0]I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire [3:0]I25;
  wire [3:0]I26;
  wire I27;
  wire I28;
  wire I29;
  wire [0:0]I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire [7:0]I34;
  wire [7:0]I35;
  wire [7:0]I36;
  wire [7:0]I37;
  wire I38;
  wire I39;
  wire [0:0]I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire [0:0]O23;
  wire O24;
  wire [0:0]O25;
  wire O28;
  wire O29;
  wire O3;
  wire O4;
  wire [25:0]O43;
  wire [25:0]O44;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [9:0]araddr;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_re;
  wire awvalid;
  wire awvalid_d1;
  wire [9:0]axi2ip_rdaddr;
  wire [9:0]axi2ip_rdaddr_i;
  wire [15:0]ip2axi_rddata;
  wire mm2s_scndry_resetn;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.rdy_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ;
  wire n_0_arvalid_d1_i_1;
  wire p_0_in1_in;
  wire [2:0]p_2_out;
  wire rvalid;
  wire s2mm_scndry_resetn;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [0:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire wr_addr_cap;
  wire wr_data_cap;
  wire wr_in_progress;
  wire wvalid;
  wire wvalid_d1;

LUT4 #(
    .INIT(16'h8880)) 
     \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1 
       (.I0(E),
        .I1(I39),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .O(O11));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[0]),
        .Q(axi2ip_rdaddr_i[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[1]),
        .Q(axi2ip_rdaddr_i[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[2]),
        .Q(axi2ip_rdaddr_i[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[3]),
        .Q(axi2ip_rdaddr_i[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[4]),
        .Q(axi2ip_rdaddr_i[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[5]),
        .Q(axi2ip_rdaddr_i[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[6]),
        .Q(axi2ip_rdaddr_i[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[7]),
        .Q(axi2ip_rdaddr_i[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[8]),
        .Q(axi2ip_rdaddr_i[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[9]),
        .Q(axi2ip_rdaddr_i[9]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[0]),
        .Q(axi2ip_rdaddr[0]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[1]),
        .Q(axi2ip_rdaddr[1]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[2]),
        .Q(Q[0]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[3]),
        .Q(axi2ip_rdaddr[3]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[4]),
        .Q(Q[1]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[5]),
        .Q(axi2ip_rdaddr[5]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[6]),
        .Q(axi2ip_rdaddr[6]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[7]),
        .Q(axi2ip_rdaddr[7]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[8]),
        .Q(axi2ip_rdaddr[8]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[9]),
        .Q(axi2ip_rdaddr[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(rvalid),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000000441)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1 
       (.I0(axi2ip_rdaddr[6]),
        .I1(axi2ip_rdaddr[5]),
        .I2(Q[1]),
        .I3(axi2ip_rdaddr[3]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 ),
        .O(ip2axi_rddata[0]));
LUT6 #(
    .INIT(64'h0151FFFF01510000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 
       (.I0(axi2ip_rdaddr[3]),
        .I1(O20),
        .I2(Q[1]),
        .I3(O28),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 
       (.I0(axi2ip_rdaddr[3]),
        .I1(I39),
        .I2(Q[1]),
        .I3(I47),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[4]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I27),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 
       (.I0(O43[4]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[4]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 ));
LUT6 #(
    .INIT(64'hEFEFFEFFFFFFFEFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I45),
        .I4(Q[1]),
        .I5(I46),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(I28),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5 ));
LUT6 #(
    .INIT(64'h0002000200020000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I3(Q[0]),
        .I4(axi2ip_rdaddr[3]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4 ),
        .O(ip2axi_rddata[11]));
LUT5 #(
    .INIT(32'h0202F3C3)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 
       (.I0(I17[5]),
        .I1(axi2ip_rdaddr[5]),
        .I2(Q[1]),
        .I3(I18[5]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 ));
LUT6 #(
    .INIT(64'h0000FD00FD00FD00)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3 
       (.I0(O43[5]),
        .I1(Q[1]),
        .I2(axi2ip_rdaddr[6]),
        .I3(axi2ip_rdaddr[3]),
        .I4(axi2ip_rdaddr[5]),
        .I5(O44[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3 ));
LUT6 #(
    .INIT(64'h00000000FEFE00FE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4 
       (.I0(Q[1]),
        .I1(axi2ip_rdaddr[6]),
        .I2(I23),
        .I3(axi2ip_rdaddr[5]),
        .I4(I24),
        .I5(Q[0]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I26[0]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 
       (.I0(O43[6]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[6]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 ));
LUT6 #(
    .INIT(64'hFBFBFEFFFFFFFEFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[5]),
        .I2(axi2ip_rdaddr[6]),
        .I3(I11),
        .I4(Q[1]),
        .I5(I12),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(I25[0]),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[7]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I26[1]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 
       (.I0(O43[7]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[7]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 ));
LUT6 #(
    .INIT(64'hFBFBFEFFFFFFFEFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[5]),
        .I2(axi2ip_rdaddr[6]),
        .I3(I13),
        .I4(Q[1]),
        .I5(I14),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(I25[1]),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[7]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5 ));
LUT6 #(
    .INIT(64'h000000004540FFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1 
       (.I0(Q[0]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 ),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .O(ip2axi_rddata[14]));
LUT5 #(
    .INIT(32'h00A0000C)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 
       (.I0(O44[8]),
        .I1(O43[8]),
        .I2(Q[1]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 ));
LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 
       (.I0(I18[8]),
        .I1(axi2ip_rdaddr[5]),
        .I2(I26[2]),
        .I3(axi2ip_rdaddr[6]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 ));
LUT6 #(
    .INIT(64'hEFEFFEFFFFFFFEFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6 ),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I15),
        .I4(Q[1]),
        .I5(I16),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5 
       (.I0(I25[2]),
        .I1(axi2ip_rdaddr[6]),
        .I2(I17[8]),
        .I3(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6 
       (.I0(axi2ip_rdaddr[3]),
        .I1(Q[0]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6 ));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 ),
        .I1(axi2ip_rdaddr[3]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 ),
        .I3(Q[0]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4 ),
        .O(ip2axi_rddata[15]));
LUT5 #(
    .INIT(32'hFE00FEFE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 
       (.I0(Q[1]),
        .I1(axi2ip_rdaddr[6]),
        .I2(I25[3]),
        .I3(I26[3]),
        .I4(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 ));
LUT5 #(
    .INIT(32'hFF101010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 
       (.I0(Q[1]),
        .I1(axi2ip_rdaddr[6]),
        .I2(O43[9]),
        .I3(O44[9]),
        .I4(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 ));
LUT5 #(
    .INIT(32'hFDFD0C3C)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4 
       (.I0(I17[9]),
        .I1(axi2ip_rdaddr[5]),
        .I2(Q[1]),
        .I3(I18[9]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[10]),
        .I2(axi2ip_rdaddr[5]),
        .I3(O19),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 
       (.I0(O43[10]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[10]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFEFEEFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I34[0]),
        .I4(Q[1]),
        .I5(I35[0]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(O10),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[10]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5 ));
LUT6 #(
    .INIT(64'h0000005405050054)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 ));
LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 
       (.I0(I18[11]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O18),
        .I3(axi2ip_rdaddr[6]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 ));
LUT6 #(
    .INIT(64'hC0CCCCCCCCC4CCC4)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 
       (.I0(O43[11]),
        .I1(axi2ip_rdaddr[3]),
        .I2(axi2ip_rdaddr[6]),
        .I3(Q[1]),
        .I4(O44[11]),
        .I5(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4 
       (.I0(I35[1]),
        .I1(Q[1]),
        .I2(I34[1]),
        .I3(axi2ip_rdaddr[5]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5 
       (.I0(O9),
        .I1(axi2ip_rdaddr[6]),
        .I2(I17[11]),
        .I3(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[12]),
        .I2(axi2ip_rdaddr[5]),
        .I3(O17),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 
       (.I0(O43[12]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[12]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFEFEEFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I34[2]),
        .I4(Q[1]),
        .I5(I35[2]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(O8),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[12]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[13]),
        .I2(axi2ip_rdaddr[5]),
        .I3(O16),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 
       (.I0(O43[13]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[13]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFEFEEFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I34[3]),
        .I4(Q[1]),
        .I5(I35[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(O7),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[13]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5 ));
LUT6 #(
    .INIT(64'hFD5D0000FFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 
       (.I0(Q[0]),
        .I1(I42),
        .I2(Q[1]),
        .I3(O29),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[14]),
        .I2(axi2ip_rdaddr[5]),
        .I3(O15),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 
       (.I0(O43[14]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[14]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFEFEEFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I34[4]),
        .I4(Q[1]),
        .I5(I35[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(O6),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[14]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[15]),
        .I2(axi2ip_rdaddr[5]),
        .I3(O14),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 
       (.I0(O43[15]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[15]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFEFEEFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I34[5]),
        .I4(Q[1]),
        .I5(I35[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(O5),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[15]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5 ));
LUT6 #(
    .INIT(64'h0000005405050054)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 ));
LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 
       (.I0(I18[16]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O13),
        .I3(axi2ip_rdaddr[6]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 ));
LUT6 #(
    .INIT(64'hC0CCCCCCCCC4CCC4)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 
       (.I0(O43[16]),
        .I1(axi2ip_rdaddr[3]),
        .I2(axi2ip_rdaddr[6]),
        .I3(Q[1]),
        .I4(O44[16]),
        .I5(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4 
       (.I0(I35[6]),
        .I1(Q[1]),
        .I2(I34[6]),
        .I3(axi2ip_rdaddr[5]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5 
       (.I0(O4),
        .I1(axi2ip_rdaddr[6]),
        .I2(I17[16]),
        .I3(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5 ));
LUT6 #(
    .INIT(64'h0000005405050054)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 ));
LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 
       (.I0(I18[17]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O12),
        .I3(axi2ip_rdaddr[6]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 ));
LUT6 #(
    .INIT(64'hC0CCCCCCCCC4CCC4)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 
       (.I0(O43[17]),
        .I1(axi2ip_rdaddr[3]),
        .I2(axi2ip_rdaddr[6]),
        .I3(Q[1]),
        .I4(O44[17]),
        .I5(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4 
       (.I0(I35[7]),
        .I1(Q[1]),
        .I2(I34[7]),
        .I3(axi2ip_rdaddr[5]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5 
       (.I0(O3),
        .I1(axi2ip_rdaddr[6]),
        .I2(I17[17]),
        .I3(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5 ));
LUT6 #(
    .INIT(64'h0000005405050054)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 ));
LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 
       (.I0(I18[18]),
        .I1(axi2ip_rdaddr[5]),
        .I2(I19[0]),
        .I3(axi2ip_rdaddr[6]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 ));
LUT6 #(
    .INIT(64'hC0CCCCCCCCC4CCC4)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 
       (.I0(O43[18]),
        .I1(axi2ip_rdaddr[3]),
        .I2(axi2ip_rdaddr[6]),
        .I3(Q[1]),
        .I4(O44[18]),
        .I5(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4 
       (.I0(I36[0]),
        .I1(Q[1]),
        .I2(I37[0]),
        .I3(axi2ip_rdaddr[5]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5 
       (.I0(I20[0]),
        .I1(axi2ip_rdaddr[6]),
        .I2(I17[18]),
        .I3(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[19]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I19[1]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 
       (.I0(O43[19]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[19]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFEFEEFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I37[1]),
        .I4(Q[1]),
        .I5(I36[1]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(I20[1]),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[19]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[20]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I19[2]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3 
       (.I0(O43[20]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[20]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFEFEEFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I37[2]),
        .I4(Q[1]),
        .I5(I36[2]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(I20[2]),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[20]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[21]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I19[3]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3 
       (.I0(O43[21]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[21]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFEFEEFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I37[3]),
        .I4(Q[1]),
        .I5(I36[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(I20[3]),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[21]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[22]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I19[4]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3 
       (.I0(O43[22]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[22]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFEFEEFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I37[4]),
        .I4(Q[1]),
        .I5(I36[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(I20[4]),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[22]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5 ));
LUT6 #(
    .INIT(64'h0000005405050054)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 ));
LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 
       (.I0(I18[23]),
        .I1(axi2ip_rdaddr[5]),
        .I2(I19[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 ));
LUT6 #(
    .INIT(64'hC0CCCCCCCCC4CCC4)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3 
       (.I0(O43[23]),
        .I1(axi2ip_rdaddr[3]),
        .I2(axi2ip_rdaddr[6]),
        .I3(Q[1]),
        .I4(O44[23]),
        .I5(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4 
       (.I0(I36[5]),
        .I1(Q[1]),
        .I2(I37[5]),
        .I3(axi2ip_rdaddr[5]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5 
       (.I0(I20[5]),
        .I1(axi2ip_rdaddr[6]),
        .I2(I17[23]),
        .I3(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5 ));
LUT5 #(
    .INIT(32'h0000A404)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1 
       (.I0(axi2ip_rdaddr[5]),
        .I1(I1),
        .I2(Q[1]),
        .I3(I2),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 ),
        .O(ip2axi_rddata[2]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEE7E)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 
       (.I0(axi2ip_rdaddr[3]),
        .I1(Q[0]),
        .I2(axi2ip_rdaddr[5]),
        .I3(Q[1]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I5(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 ));
LUT6 #(
    .INIT(64'h0000005405050054)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 ));
LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 
       (.I0(I18[24]),
        .I1(axi2ip_rdaddr[5]),
        .I2(I19[6]),
        .I3(axi2ip_rdaddr[6]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ));
LUT6 #(
    .INIT(64'hC0CCCCCCCCC4CCC4)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3 
       (.I0(O43[24]),
        .I1(axi2ip_rdaddr[3]),
        .I2(axi2ip_rdaddr[6]),
        .I3(Q[1]),
        .I4(O44[24]),
        .I5(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4 
       (.I0(I36[6]),
        .I1(Q[1]),
        .I2(I37[6]),
        .I3(axi2ip_rdaddr[5]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5 
       (.I0(I20[6]),
        .I1(axi2ip_rdaddr[6]),
        .I2(I17[24]),
        .I3(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(s_axi_lite_rready),
        .I1(O2),
        .I2(scndry_out),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(axi2ip_rdaddr[3]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 ),
        .I3(Q[0]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 ));
LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 
       (.I0(I18[25]),
        .I1(axi2ip_rdaddr[5]),
        .I2(I19[7]),
        .I3(axi2ip_rdaddr[6]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ));
LUT5 #(
    .INIT(32'h0000C022)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 
       (.I0(O43[25]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[25]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 ));
LUT6 #(
    .INIT(64'h1010010000000100)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I36[7]),
        .I4(Q[1]),
        .I5(I37[7]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 
       (.I0(axi2ip_rdaddr[9]),
        .I1(axi2ip_rdaddr[8]),
        .I2(axi2ip_rdaddr[7]),
        .I3(axi2ip_rdaddr[0]),
        .I4(axi2ip_rdaddr[1]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 
       (.I0(I20[7]),
        .I1(axi2ip_rdaddr[6]),
        .I2(I17[25]),
        .I3(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ));
LUT5 #(
    .INIT(32'hAAAA8A80)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 ),
        .I1(I3),
        .I2(Q[1]),
        .I3(I4),
        .I4(Q[0]),
        .O(ip2axi_rddata[3]));
LUT5 #(
    .INIT(32'h00001001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I2(Q[1]),
        .I3(axi2ip_rdaddr[5]),
        .I4(axi2ip_rdaddr[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 ));
LUT6 #(
    .INIT(64'h0000004100000000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[5]),
        .I2(Q[1]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I4(axi2ip_rdaddr[6]),
        .I5(I5),
        .O(ip2axi_rddata[4]));
LUT6 #(
    .INIT(64'h0000004100000000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[5]),
        .I2(Q[1]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I4(axi2ip_rdaddr[6]),
        .I5(I6),
        .O(ip2axi_rddata[5]));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[0]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I33),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 
       (.I0(O43[0]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[0]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 ));
LUT6 #(
    .INIT(64'hFBFBFEFFFFFFFEFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[5]),
        .I2(axi2ip_rdaddr[6]),
        .I3(I7),
        .I4(Q[1]),
        .I5(I8),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(I38),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[0]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5 ));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 ),
        .I1(axi2ip_rdaddr[3]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .O(ip2axi_rddata[7]));
LUT5 #(
    .INIT(32'hFE00FEFE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 
       (.I0(Q[1]),
        .I1(axi2ip_rdaddr[6]),
        .I2(I21),
        .I3(I22),
        .I4(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 ));
LUT5 #(
    .INIT(32'hFF101010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3 
       (.I0(Q[1]),
        .I1(axi2ip_rdaddr[6]),
        .I2(O43[1]),
        .I3(O44[1]),
        .I4(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3 ));
LUT5 #(
    .INIT(32'hFDFD0C3C)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4 
       (.I0(I17[1]),
        .I1(axi2ip_rdaddr[5]),
        .I2(Q[1]),
        .I3(I18[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 ),
        .I2(axi2ip_rdaddr[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3 ),
        .I4(Q[0]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 ));
LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 
       (.I0(axi2ip_rdaddr[6]),
        .I1(I18[2]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I31),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF3FDD)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3 
       (.I0(O43[2]),
        .I1(axi2ip_rdaddr[5]),
        .I2(O44[2]),
        .I3(Q[1]),
        .I4(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3 ));
LUT6 #(
    .INIT(64'hEFEFFEFFFFFFFEFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4 
       (.I0(axi2ip_rdaddr[3]),
        .I1(axi2ip_rdaddr[6]),
        .I2(axi2ip_rdaddr[5]),
        .I3(I43),
        .I4(Q[1]),
        .I5(I44),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4 ));
LUT4 #(
    .INIT(16'hABFB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5 
       (.I0(axi2ip_rdaddr[5]),
        .I1(I32),
        .I2(axi2ip_rdaddr[6]),
        .I3(I17[2]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5 ));
LUT6 #(
    .INIT(64'h0040004005450540)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 ),
        .I2(Q[0]),
        .I3(axi2ip_rdaddr[3]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 ));
LUT5 #(
    .INIT(32'h00C0000A)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 
       (.I0(I9),
        .I1(I10),
        .I2(axi2ip_rdaddr[5]),
        .I3(axi2ip_rdaddr[6]),
        .I4(Q[1]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 ));
LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3 
       (.I0(I18[3]),
        .I1(axi2ip_rdaddr[5]),
        .I2(I29),
        .I3(axi2ip_rdaddr[6]),
        .I4(Q[1]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3 ));
LUT6 #(
    .INIT(64'hC0CCCCCCCCC4CCC4)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4 
       (.I0(O43[3]),
        .I1(axi2ip_rdaddr[3]),
        .I2(axi2ip_rdaddr[6]),
        .I3(Q[1]),
        .I4(O44[3]),
        .I5(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5 
       (.I0(I30),
        .I1(axi2ip_rdaddr[6]),
        .I2(I17[3]),
        .I3(axi2ip_rdaddr[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 ),
        .Q(s_axi_lite_rdata[10]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 ),
        .Q(s_axi_lite_rdata[12]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 ),
        .Q(s_axi_lite_rdata[13]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 ),
        .Q(s_axi_lite_rdata[16]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 ),
        .Q(s_axi_lite_rdata[17]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 ),
        .Q(s_axi_lite_rdata[18]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 ),
        .Q(s_axi_lite_rdata[19]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 ),
        .Q(s_axi_lite_rdata[1]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 ),
        .Q(s_axi_lite_rdata[20]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 ),
        .Q(s_axi_lite_rdata[21]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 ),
        .Q(s_axi_lite_rdata[22]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 ),
        .Q(s_axi_lite_rdata[23]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 ),
        .Q(s_axi_lite_rdata[24]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 ),
        .Q(s_axi_lite_rdata[25]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 ),
        .Q(s_axi_lite_rdata[26]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 ),
        .Q(s_axi_lite_rdata[27]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 ),
        .Q(s_axi_lite_rdata[28]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 ),
        .Q(s_axi_lite_rdata[29]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 ),
        .Q(s_axi_lite_rdata[30]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 ),
        .Q(s_axi_lite_rdata[31]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 ),
        .Q(s_axi_lite_rdata[6]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 ),
        .Q(s_axi_lite_rdata[8]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 ),
        .Q(s_axi_lite_rdata[9]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'h08C8)) 
     \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(rvalid),
        .I1(scndry_out),
        .I2(O2),
        .I3(s_axi_lite_rready),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ),
        .Q(O2),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \GEN_SYNC_WRITE.awvalid_d1_i_1 
       (.I0(awvalid),
        .I1(scndry_out),
        .I2(O21),
        .O(\n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ),
        .Q(awvalid_d1),
        .R(1'b0));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I55),
        .Q(O23),
        .R(1'b0));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I51),
        .Q(O25),
        .R(1'b0));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I50),
        .Q(O24),
        .R(1'b0));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I49),
        .Q(p_2_out[1]),
        .R(1'b0));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I48),
        .Q(p_2_out[2]),
        .R(1'b0));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I54),
        .Q(p_0_in1_in),
        .R(1'b0));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I53),
        .Q(p_2_out[0]),
        .R(1'b0));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I52),
        .Q(E),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT4 #(
    .INIT(16'h08C8)) 
     \GEN_SYNC_WRITE.bvalid_i_i_1 
       (.I0(s_axi_lite_wready),
        .I1(scndry_out),
        .I2(O21),
        .I3(s_axi_lite_bready),
        .O(\n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ),
        .Q(O21),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     \GEN_SYNC_WRITE.rdy_i_1 
       (.I0(wr_addr_cap),
        .I1(wr_data_cap),
        .I2(scndry_out),
        .I3(O1),
        .O(\n_0_GEN_SYNC_WRITE.rdy_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.rdy_i_1 ),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000ABAA0000)) 
     \GEN_SYNC_WRITE.wr_addr_cap_i_1 
       (.I0(wr_addr_cap),
        .I1(wr_in_progress),
        .I2(awvalid_d1),
        .I3(awvalid),
        .I4(scndry_out),
        .I5(O1),
        .O(\n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ),
        .Q(wr_addr_cap),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000BA00)) 
     \GEN_SYNC_WRITE.wr_data_cap_i_1 
       (.I0(wr_data_cap),
        .I1(wvalid_d1),
        .I2(wvalid),
        .I3(scndry_out),
        .I4(O1),
        .O(\n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ),
        .Q(wr_data_cap),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT5 #(
    .INIT(32'h0000BA00)) 
     \GEN_SYNC_WRITE.wr_in_progress_i_1 
       (.I0(wr_in_progress),
        .I1(awvalid_d1),
        .I2(awvalid),
        .I3(scndry_out),
        .I4(O21),
        .O(\n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ),
        .Q(wr_in_progress),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wready_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(O1),
        .Q(s_axi_lite_wready),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \GEN_SYNC_WRITE.wvalid_d1_i_1 
       (.I0(wvalid),
        .I1(scndry_out),
        .I2(O21),
        .O(\n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ),
        .Q(wvalid_d1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(araddr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(araddr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(araddr[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(araddr[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(araddr[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(araddr[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[6]),
        .Q(araddr[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[7]),
        .Q(araddr[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[8]),
        .Q(araddr[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[9]),
        .Q(araddr[9]),
        .R(SR));
LUT3 #(
    .INIT(8'h02)) 
     arready_i_i_2
       (.I0(arvalid),
        .I1(arvalid_d1),
        .I2(O2),
        .O(arvalid_re));
FDRE #(
    .INIT(1'b0)) 
     arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re),
        .Q(s_axi_lite_arready),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'h08)) 
     arvalid_d1_i_1
       (.I0(arvalid),
        .I1(scndry_out),
        .I2(O2),
        .O(n_0_arvalid_d1_i_1));
FDRE #(
    .INIT(1'b0)) 
     arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_arvalid_d1_i_1),
        .Q(arvalid_d1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
LUT4 #(
    .INIT(16'hD000)) 
     \dmacr_i[0]_i_1__0 
       (.I0(O23),
        .I1(s_axi_lite_wdata),
        .I2(I40),
        .I3(I41),
        .O(O22));
FDRE #(
    .INIT(1'b0)) 
     wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_cmdsts_if" *) 
module axi_dma_0_axi_dma_mm2s_cmdsts_if
   (p_3_out,
    p_5_out,
    p_4_out,
    O1,
    O2,
    O3,
    E,
    O4,
    m_axis_mm2s_sts_tready,
    dma_mm2s_error,
    p_0_in,
    mm2s_decerr_i,
    m_axi_sg_aclk,
    mm2s_interr_i,
    mm2s_slverr_i,
    I8,
    I9,
    mm2s_error,
    s2mm_error,
    soft_reset,
    I1,
    p_13_out,
    s_axis_mm2s_cmd_tready,
    m_axis_mm2s_sts_tvalid_int,
    mm2s_scndry_resetn,
    s_axis_mm2s_updtsts_tvalid,
    Q,
    sts_queue_full,
    p_36_out,
    I2);
  output p_3_out;
  output p_5_out;
  output p_4_out;
  output O1;
  output O2;
  output O3;
  output [0:0]E;
  output O4;
  output m_axis_mm2s_sts_tready;
  output dma_mm2s_error;
  input p_0_in;
  input mm2s_decerr_i;
  input m_axi_sg_aclk;
  input mm2s_interr_i;
  input mm2s_slverr_i;
  input I8;
  input I9;
  input mm2s_error;
  input s2mm_error;
  input soft_reset;
  input I1;
  input p_13_out;
  input s_axis_mm2s_cmd_tready;
  input m_axis_mm2s_sts_tvalid_int;
  input mm2s_scndry_resetn;
  input s_axis_mm2s_updtsts_tvalid;
  input [0:0]Q;
  input sts_queue_full;
  input p_36_out;
  input [0:0]I2;

  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]Q;
  wire dma_mm2s_error;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_decerr_i;
  wire mm2s_error;
  wire mm2s_interr_i;
  wire mm2s_scndry_resetn;
  wire mm2s_slverr_i;
  wire n_0_mm2s_error_i_1;
  wire n_0_sts_received_i_i_1;
  wire n_0_sts_tready_i_1;
  wire p_0_in;
  wire p_13_out;
  wire p_36_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire s2mm_error;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_updtsts_tvalid;
  wire soft_reset;
  wire sts_queue_full;

LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
     \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2 
       (.I0(O2),
        .I1(mm2s_error),
        .I2(s2mm_error),
        .I3(soft_reset),
        .I4(I1),
        .I5(p_13_out),
        .O(O3));
FDRE \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I9),
        .Q(O2),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1 
       (.I0(O2),
        .I1(s_axis_mm2s_cmd_tready),
        .O(E));
FDRE #(
    .INIT(1'b0)) 
     mm2s_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_decerr_i),
        .Q(p_3_out),
        .R(p_0_in));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
     mm2s_error_i_1
       (.I0(p_5_out),
        .I1(p_4_out),
        .I2(p_3_out),
        .I3(p_36_out),
        .I4(I2),
        .I5(dma_mm2s_error),
        .O(n_0_mm2s_error_i_1));
FDRE mm2s_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_mm2s_error_i_1),
        .Q(dma_mm2s_error),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     mm2s_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_interr_i),
        .Q(p_5_out),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     mm2s_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_slverr_i),
        .Q(p_4_out),
        .R(p_0_in));
FDRE \mm2s_tag_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I8),
        .Q(O1),
        .R(p_0_in));
LUT6 #(
    .INIT(64'hE0E0E0E000E0E0E0)) 
     sts_received_i_i_1
       (.I0(O4),
        .I1(m_axis_mm2s_sts_tvalid_int),
        .I2(mm2s_scndry_resetn),
        .I3(s_axis_mm2s_updtsts_tvalid),
        .I4(Q),
        .I5(sts_queue_full),
        .O(n_0_sts_received_i_i_1));
FDRE #(
    .INIT(1'b0)) 
     sts_received_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sts_received_i_i_1),
        .Q(O4),
        .R(1'b0));
LUT4 #(
    .INIT(16'h04C4)) 
     sts_tready_i_1
       (.I0(O4),
        .I1(mm2s_scndry_resetn),
        .I2(m_axis_mm2s_sts_tready),
        .I3(m_axis_mm2s_sts_tvalid_int),
        .O(n_0_sts_tready_i_1));
FDRE #(
    .INIT(1'b0)) 
     sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sts_tready_i_1),
        .Q(m_axis_mm2s_sts_tready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_mngr" *) 
module axi_dma_0_axi_dma_mm2s_mngr
   (D,
    mm2s_all_idle,
    I48,
    updtptr_tlast,
    s_axis_mm2s_updtptr_tvalid,
    sts_received_d1,
    p_7_out,
    p_13_out,
    mm2s_stop,
    soft_reset_d1,
    soft_reset_d2,
    s_axis_mm2s_cmd_tvalid_split,
    mm2s_cntrl_strm_stop,
    I64,
    s_axis_mm2s_updtsts_tvalid,
    E,
    O1,
    queue_rden_new,
    I63,
    O2,
    O4,
    O5,
    m_axis_mm2s_sts_tready,
    dma_mm2s_error,
    p_0_in,
    m_axi_sg_aclk,
    p_36_out,
    O3,
    in0,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    I1,
    mm2s_halted_set0,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    mm2s_stop_i,
    soft_reset,
    I8,
    I9,
    mm2s_error,
    s2mm_error,
    ch1_ftch_queue_empty,
    mm2s_halt,
    p_59_out,
    p_53_out,
    mm2s_scndry_resetn,
    s_axis_mm2s_cmd_tready,
    s2mm_scndry_resetn,
    sts_queue_full,
    ptr_queue_full,
    I10,
    I11,
    m_axi_sg_aresetn,
    mm2s_ns12_out,
    m_axis_mm2s_sts_tvalid_int,
    p_1_out,
    I12);
  output [48:0]D;
  output mm2s_all_idle;
  output [27:0]I48;
  output updtptr_tlast;
  output s_axis_mm2s_updtptr_tvalid;
  output sts_received_d1;
  output p_7_out;
  output p_13_out;
  output mm2s_stop;
  output soft_reset_d1;
  output soft_reset_d2;
  output s_axis_mm2s_cmd_tvalid_split;
  output mm2s_cntrl_strm_stop;
  output [33:0]I64;
  output s_axis_mm2s_updtsts_tvalid;
  output [0:0]E;
  output [0:0]O1;
  output queue_rden_new;
  output [0:0]I63;
  output [0:0]O2;
  output O4;
  output O5;
  output m_axis_mm2s_sts_tready;
  output dma_mm2s_error;
  input p_0_in;
  input m_axi_sg_aclk;
  input p_36_out;
  input [83:0]O3;
  input [0:0]in0;
  input mm2s_decerr_i;
  input mm2s_interr_i;
  input mm2s_slverr_i;
  input I1;
  input mm2s_halted_set0;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input mm2s_stop_i;
  input soft_reset;
  input I8;
  input I9;
  input mm2s_error;
  input s2mm_error;
  input ch1_ftch_queue_empty;
  input mm2s_halt;
  input p_59_out;
  input p_53_out;
  input mm2s_scndry_resetn;
  input s_axis_mm2s_cmd_tready;
  input s2mm_scndry_resetn;
  input sts_queue_full;
  input ptr_queue_full;
  input I10;
  input I11;
  input m_axi_sg_aresetn;
  input mm2s_ns12_out;
  input m_axis_mm2s_sts_tvalid_int;
  input p_1_out;
  input I12;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire [27:0]I48;
  wire I5;
  wire I6;
  wire [0:0]I63;
  wire [33:0]I64;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]O1;
  wire [0:0]O2;
  wire [83:46]\^O3 ;
  wire O4;
  wire O5;
  wire ch1_ftch_queue_empty;
  wire dma_mm2s_error;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_all_idle;
(* MARK_DEBUG *)   wire [149:0]mm2s_cmnd_data;
  wire mm2s_cntrl_strm_stop;
(* MARK_DEBUG *)   wire mm2s_decerr;
  wire mm2s_decerr_i;
  wire mm2s_error;
  wire mm2s_halt;
  wire mm2s_halted_set0;
(* MARK_DEBUG *)   wire mm2s_interr;
  wire mm2s_interr_i;
  wire mm2s_ns0;
  wire mm2s_ns12_out;
  wire mm2s_scndry_resetn;
(* MARK_DEBUG *)   wire mm2s_slverr;
  wire mm2s_slverr_i;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire \n_0_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ;
  wire \n_1_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ;
  wire \n_2_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ;
  wire \n_3_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ;
  wire \n_3_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_4_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ;
  wire \n_5_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_76_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF ;
  wire p_0_in;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_1_out;
  wire p_36_out;
  wire p_53_out;
  wire p_59_out;
  wire p_7_out;
  wire ptr_queue_full;
  wire queue_rden_new;
  wire s2mm_error;
  wire s2mm_scndry_resetn;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_mm2s_updtsts_tvalid;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire sts_queue_full;
  wire sts_received_d1;
  wire [33:33]updt_desc_reg2;
  wire updtptr_tlast;
  wire xb_fifo_full;

  assign D[48] = mm2s_cmnd_data[30];
  assign D[47:16] = mm2s_cmnd_data[63:32];
  assign D[15] = mm2s_cmnd_data[30];
  assign D[14] = mm2s_cmnd_data[23];
  assign D[13:0] = mm2s_cmnd_data[13:0];
  assign \^O3 [83:57] = O3[83:57];
  assign \^O3 [54:46] = O3[54:46];
  assign mm2s_cmnd_data[63:32] = O3[31:0];
  assign mm2s_cmnd_data[31:30] = O3[56:55];
  assign mm2s_cmnd_data[23] = in0[0];
  assign mm2s_cmnd_data[13:0] = O3[45:32];
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.soft_reset_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.soft_reset_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset_d1),
        .Q(soft_reset_d2),
        .R(p_0_in));
axi_dma_0_axi_dma_mm2s_sg_if \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF 
       (.I1(p_7_out),
        .I10(\n_5_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ),
        .I11(\n_3_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .I12(I1),
        .I13(\n_2_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .I14(\n_0_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .I15(I12),
        .I16(\n_3_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I48(I48),
        .I5(I5),
        .I6(I6),
        .I63(I63),
        .I64(I64),
        .I7(I7),
        .I8(\n_4_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .I9(\n_1_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .O1(s_axis_mm2s_updtptr_tvalid),
        .O2(sts_received_d1),
        .O3({\^O3 [83:58],\^O3 [54:46],mm2s_cmnd_data[13:0]}),
        .O4(p_13_out),
        .O5(s_axis_mm2s_updtsts_tvalid),
        .O6(O2),
        .O7(\n_76_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF ),
        .Q(updt_desc_reg2),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_ns0(mm2s_ns0),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .p_0_in(p_0_in),
        .p_10_in(mm2s_interr),
        .p_12_out(p_12_out),
        .p_14_out(p_14_out),
        .p_36_out(p_36_out),
        .p_8_in(mm2s_decerr),
        .p_9_in(mm2s_slverr),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden_new(queue_rden_new),
        .sts_queue_full(sts_queue_full),
        .updtptr_tlast(updtptr_tlast),
        .xb_fifo_full(xb_fifo_full));
axi_dma_0_axi_dma_mm2s_sm \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM 
       (.I1(\n_76_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF ),
        .I2(\n_5_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ),
        .I3(s_axis_mm2s_cmd_tvalid_split),
        .O1(\n_0_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .O2(\n_1_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .O3(\n_2_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .O4(\n_3_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .O5(\n_4_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_ns0(mm2s_ns0),
        .mm2s_ns12_out(mm2s_ns12_out),
        .p_0_in(p_0_in),
        .p_12_out(p_12_out),
        .p_14_out(p_14_out),
        .p_1_out(p_1_out),
        .p_53_out(p_53_out),
        .p_59_out(p_59_out),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .xb_fifo_full(xb_fifo_full));
axi_dma_0_axi_dma_mm2s_cmdsts_if \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS 
       (.E(E),
        .I1(I1),
        .I2(\^O3 [57]),
        .I8(I8),
        .I9(I9),
        .O1(\n_3_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ),
        .O2(s_axis_mm2s_cmd_tvalid_split),
        .O3(\n_5_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ),
        .O4(p_7_out),
        .Q(updt_desc_reg2),
        .dma_mm2s_error(dma_mm2s_error),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_error(mm2s_error),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_0_in(p_0_in),
        .p_13_out(p_13_out),
        .p_36_out(p_36_out),
        .p_3_out(mm2s_decerr),
        .p_4_out(mm2s_slverr),
        .p_5_out(mm2s_interr),
        .s2mm_error(s2mm_error),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .soft_reset(soft_reset),
        .sts_queue_full(sts_queue_full));
axi_dma_0_axi_dma_mm2s_sts_mngr \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR 
       (.I1(I1),
        .I10(I10),
        .I11(I11),
        .O4(O4),
        .O5(O5),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_0_in(p_0_in),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
FDRE \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_stop_i),
        .Q(mm2s_stop),
        .R(p_0_in));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT5 #(
    .INIT(32'hAEAEAEFF)) 
     \gpr1.dout_i[32]_i_1 
       (.I0(mm2s_error),
        .I1(soft_reset_d1),
        .I2(soft_reset_d2),
        .I3(s2mm_scndry_resetn),
        .I4(mm2s_scndry_resetn),
        .O(O1));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(mm2s_cmnd_data[149]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(mm2s_cmnd_data[148]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(mm2s_cmnd_data[139]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(mm2s_cmnd_data[138]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(mm2s_cmnd_data[137]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(mm2s_cmnd_data[136]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(mm2s_cmnd_data[135]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(mm2s_cmnd_data[134]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(mm2s_cmnd_data[133]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(mm2s_cmnd_data[132]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(mm2s_cmnd_data[131]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(mm2s_cmnd_data[130]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(mm2s_cmnd_data[147]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(1'b0),
        .O(mm2s_cmnd_data[129]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(1'b0),
        .O(mm2s_cmnd_data[128]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(1'b0),
        .O(mm2s_cmnd_data[127]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(1'b0),
        .O(mm2s_cmnd_data[126]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(1'b0),
        .O(mm2s_cmnd_data[125]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(1'b0),
        .O(mm2s_cmnd_data[124]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(1'b0),
        .O(mm2s_cmnd_data[123]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(1'b0),
        .O(mm2s_cmnd_data[122]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(1'b0),
        .O(mm2s_cmnd_data[121]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(1'b0),
        .O(mm2s_cmnd_data[120]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(mm2s_cmnd_data[146]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(1'b0),
        .O(mm2s_cmnd_data[119]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(1'b0),
        .O(mm2s_cmnd_data[118]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(1'b0),
        .O(mm2s_cmnd_data[117]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(1'b0),
        .O(mm2s_cmnd_data[116]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(1'b0),
        .O(mm2s_cmnd_data[115]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(1'b0),
        .O(mm2s_cmnd_data[114]));
LUT1 #(
    .INIT(2'h2)) 
     i_36
       (.I0(1'b0),
        .O(mm2s_cmnd_data[113]));
LUT1 #(
    .INIT(2'h2)) 
     i_37
       (.I0(1'b0),
        .O(mm2s_cmnd_data[112]));
LUT1 #(
    .INIT(2'h2)) 
     i_38
       (.I0(1'b0),
        .O(mm2s_cmnd_data[111]));
LUT1 #(
    .INIT(2'h2)) 
     i_39
       (.I0(1'b0),
        .O(mm2s_cmnd_data[110]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(mm2s_cmnd_data[145]));
LUT1 #(
    .INIT(2'h2)) 
     i_40
       (.I0(1'b0),
        .O(mm2s_cmnd_data[109]));
LUT1 #(
    .INIT(2'h2)) 
     i_41
       (.I0(1'b0),
        .O(mm2s_cmnd_data[108]));
LUT1 #(
    .INIT(2'h2)) 
     i_42
       (.I0(1'b0),
        .O(mm2s_cmnd_data[107]));
LUT1 #(
    .INIT(2'h2)) 
     i_43
       (.I0(1'b0),
        .O(mm2s_cmnd_data[106]));
LUT1 #(
    .INIT(2'h2)) 
     i_44
       (.I0(1'b0),
        .O(mm2s_cmnd_data[105]));
LUT1 #(
    .INIT(2'h2)) 
     i_45
       (.I0(1'b0),
        .O(mm2s_cmnd_data[104]));
LUT1 #(
    .INIT(2'h2)) 
     i_46
       (.I0(1'b0),
        .O(mm2s_cmnd_data[103]));
LUT1 #(
    .INIT(2'h2)) 
     i_47
       (.I0(1'b0),
        .O(mm2s_cmnd_data[102]));
LUT1 #(
    .INIT(2'h2)) 
     i_48
       (.I0(1'b0),
        .O(mm2s_cmnd_data[101]));
LUT1 #(
    .INIT(2'h2)) 
     i_49
       (.I0(1'b0),
        .O(mm2s_cmnd_data[100]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(mm2s_cmnd_data[144]));
LUT1 #(
    .INIT(2'h2)) 
     i_50
       (.I0(1'b0),
        .O(mm2s_cmnd_data[99]));
LUT1 #(
    .INIT(2'h2)) 
     i_51
       (.I0(1'b0),
        .O(mm2s_cmnd_data[98]));
LUT1 #(
    .INIT(2'h2)) 
     i_52
       (.I0(1'b0),
        .O(mm2s_cmnd_data[97]));
LUT1 #(
    .INIT(2'h2)) 
     i_53
       (.I0(1'b0),
        .O(mm2s_cmnd_data[96]));
LUT1 #(
    .INIT(2'h2)) 
     i_54
       (.I0(1'b0),
        .O(mm2s_cmnd_data[95]));
LUT1 #(
    .INIT(2'h2)) 
     i_55
       (.I0(1'b0),
        .O(mm2s_cmnd_data[94]));
LUT1 #(
    .INIT(2'h2)) 
     i_56
       (.I0(1'b0),
        .O(mm2s_cmnd_data[93]));
LUT1 #(
    .INIT(2'h2)) 
     i_57
       (.I0(1'b0),
        .O(mm2s_cmnd_data[92]));
LUT1 #(
    .INIT(2'h2)) 
     i_58
       (.I0(1'b0),
        .O(mm2s_cmnd_data[91]));
LUT1 #(
    .INIT(2'h2)) 
     i_59
       (.I0(1'b0),
        .O(mm2s_cmnd_data[90]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(mm2s_cmnd_data[143]));
LUT1 #(
    .INIT(2'h2)) 
     i_60
       (.I0(1'b0),
        .O(mm2s_cmnd_data[89]));
LUT1 #(
    .INIT(2'h2)) 
     i_61
       (.I0(1'b0),
        .O(mm2s_cmnd_data[88]));
LUT1 #(
    .INIT(2'h2)) 
     i_62
       (.I0(1'b0),
        .O(mm2s_cmnd_data[87]));
LUT1 #(
    .INIT(2'h2)) 
     i_63
       (.I0(1'b0),
        .O(mm2s_cmnd_data[86]));
LUT1 #(
    .INIT(2'h2)) 
     i_64
       (.I0(1'b0),
        .O(mm2s_cmnd_data[85]));
LUT1 #(
    .INIT(2'h2)) 
     i_65
       (.I0(1'b0),
        .O(mm2s_cmnd_data[84]));
LUT1 #(
    .INIT(2'h2)) 
     i_66
       (.I0(1'b0),
        .O(mm2s_cmnd_data[83]));
LUT1 #(
    .INIT(2'h2)) 
     i_67
       (.I0(1'b0),
        .O(mm2s_cmnd_data[82]));
LUT1 #(
    .INIT(2'h2)) 
     i_68
       (.I0(1'b0),
        .O(mm2s_cmnd_data[81]));
LUT1 #(
    .INIT(2'h2)) 
     i_69
       (.I0(1'b0),
        .O(mm2s_cmnd_data[80]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(mm2s_cmnd_data[142]));
LUT1 #(
    .INIT(2'h2)) 
     i_70
       (.I0(1'b0),
        .O(mm2s_cmnd_data[79]));
LUT1 #(
    .INIT(2'h2)) 
     i_71
       (.I0(1'b0),
        .O(mm2s_cmnd_data[78]));
LUT1 #(
    .INIT(2'h2)) 
     i_72
       (.I0(1'b0),
        .O(mm2s_cmnd_data[77]));
LUT1 #(
    .INIT(2'h2)) 
     i_73
       (.I0(1'b0),
        .O(mm2s_cmnd_data[76]));
LUT1 #(
    .INIT(2'h2)) 
     i_74
       (.I0(1'b0),
        .O(mm2s_cmnd_data[75]));
LUT1 #(
    .INIT(2'h2)) 
     i_75
       (.I0(1'b0),
        .O(mm2s_cmnd_data[74]));
LUT1 #(
    .INIT(2'h2)) 
     i_76
       (.I0(1'b0),
        .O(mm2s_cmnd_data[73]));
LUT1 #(
    .INIT(2'h2)) 
     i_77
       (.I0(1'b0),
        .O(mm2s_cmnd_data[72]));
LUT1 #(
    .INIT(2'h2)) 
     i_78
       (.I0(1'b0),
        .O(mm2s_cmnd_data[71]));
LUT1 #(
    .INIT(2'h2)) 
     i_79
       (.I0(1'b0),
        .O(mm2s_cmnd_data[70]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(mm2s_cmnd_data[141]));
LUT1 #(
    .INIT(2'h2)) 
     i_80
       (.I0(1'b0),
        .O(mm2s_cmnd_data[69]));
LUT1 #(
    .INIT(2'h2)) 
     i_81
       (.I0(1'b0),
        .O(mm2s_cmnd_data[68]));
LUT1 #(
    .INIT(2'h2)) 
     i_82
       (.I0(1'b0),
        .O(mm2s_cmnd_data[67]));
LUT1 #(
    .INIT(2'h2)) 
     i_83
       (.I0(1'b0),
        .O(mm2s_cmnd_data[66]));
LUT1 #(
    .INIT(2'h2)) 
     i_84
       (.I0(1'b0),
        .O(mm2s_cmnd_data[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_85
       (.I0(1'b0),
        .O(mm2s_cmnd_data[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_86
       (.I0(1'b0),
        .O(mm2s_cmnd_data[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_87
       (.I0(1'b0),
        .O(mm2s_cmnd_data[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_88
       (.I0(1'b0),
        .O(mm2s_cmnd_data[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_89
       (.I0(1'b0),
        .O(mm2s_cmnd_data[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(mm2s_cmnd_data[140]));
LUT1 #(
    .INIT(2'h2)) 
     i_90
       (.I0(1'b0),
        .O(mm2s_cmnd_data[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_91
       (.I0(1'b0),
        .O(mm2s_cmnd_data[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_92
       (.I0(1'b0),
        .O(mm2s_cmnd_data[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_93
       (.I0(1'b0),
        .O(mm2s_cmnd_data[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_94
       (.I0(1'b0),
        .O(mm2s_cmnd_data[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_95
       (.I0(1'b0),
        .O(mm2s_cmnd_data[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_96
       (.I0(1'b0),
        .O(mm2s_cmnd_data[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_97
       (.I0(1'b0),
        .O(mm2s_cmnd_data[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_98
       (.I0(1'b0),
        .O(mm2s_cmnd_data[14]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     m_axis_mm2s_cntrl_tlast_INST_0_i_1
       (.I0(soft_reset_d2),
        .I1(soft_reset_d1),
        .I2(mm2s_error),
        .O(mm2s_cntrl_strm_stop));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sg_if" *) 
module axi_dma_0_axi_dma_mm2s_sg_if
   (xb_fifo_full,
    I48,
    updtptr_tlast,
    O1,
    O2,
    O4,
    p_12_out,
    mm2s_ns0,
    mm2s_all_idle,
    p_14_out,
    I64,
    Q,
    O5,
    queue_rden_new,
    I63,
    O6,
    O7,
    p_0_in,
    m_axi_sg_aclk,
    p_36_out,
    I2,
    O3,
    I3,
    I4,
    I5,
    I6,
    I1,
    I7,
    I8,
    I9,
    I10,
    I11,
    mm2s_stop_i,
    ch1_ftch_queue_empty,
    I12,
    mm2s_halt,
    mm2s_scndry_resetn,
    I13,
    sts_queue_full,
    ptr_queue_full,
    I14,
    I15,
    I16,
    p_8_in,
    p_9_in,
    p_10_in);
  output xb_fifo_full;
  output [27:0]I48;
  output updtptr_tlast;
  output O1;
  output O2;
  output O4;
  output p_12_out;
  output mm2s_ns0;
  output mm2s_all_idle;
  output p_14_out;
  output [33:0]I64;
  output [0:0]Q;
  output O5;
  output queue_rden_new;
  output [0:0]I63;
  output [0:0]O6;
  output O7;
  input p_0_in;
  input m_axi_sg_aclk;
  input p_36_out;
  input I2;
  input [48:0]O3;
  input I3;
  input I4;
  input I5;
  input I6;
  input I1;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input mm2s_stop_i;
  input ch1_ftch_queue_empty;
  input I12;
  input mm2s_halt;
  input mm2s_scndry_resetn;
  input I13;
  input sts_queue_full;
  input ptr_queue_full;
  input I14;
  input I15;
  input I16;
  input p_8_in;
  input p_9_in;
  input p_10_in;

  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I2;
  wire I3;
  wire I4;
  wire [27:0]I48;
  wire I5;
  wire I6;
  wire [0:0]I63;
  wire [33:0]I64;
  wire I7;
  wire I8;
  wire I9;
  wire \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ;
  wire O1;
  wire O2;
  wire [48:0]O3;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire [0:0]Q;
  wire ch1_ftch_queue_empty;
  wire m_axi_sg_aclk;
  wire mm2s_all_idle;
  wire mm2s_halt;
  wire mm2s_ns0;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire n_0_desc_update_done_i_1;
  wire n_0_updt_sts_i_1;
  wire p_0_in;
  wire [0:22]p_0_out;
  wire p_10_in;
  wire p_12_out;
  wire p_14_out;
  wire p_36_out;
  wire p_8_in;
  wire p_9_in;
  wire ptr_queue_full;
  wire queue_rden_new;
  wire sts_queue_full;
  wire updtptr_tlast;
  wire xb_fifo_full;

LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1 
       (.I0(O1),
        .I1(ptr_queue_full),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1 
       (.I0(O5),
        .I1(sts_queue_full),
        .O(I63));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_2 
       (.I0(Q),
        .I1(O5),
        .O(I64[33]));
axi_dma_0_srl_fifo_f__parameterized2 \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO 
       (.I1(O1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I2(O4),
        .I3(I1),
        .I4(O2),
        .I8(I8),
        .I9(I9),
        .O1(xb_fifo_full),
        .O3(O3[22:0]),
        .O7(O7),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_ns0(mm2s_ns0),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .out({p_0_out[0],p_0_out[1],p_0_out[2],p_0_out[3],p_0_out[4],p_0_out[5],p_0_out[6],p_0_out[7],p_0_out[8],p_0_out[9],p_0_out[10],p_0_out[11],p_0_out[12],p_0_out[13],p_0_out[14],p_0_out[15],p_0_out[16],p_0_out[17],p_0_out[18],p_0_out[19],p_0_out[20],p_0_out[21],p_0_out[22]}),
        .p_0_in(p_0_in),
        .p_14_out(p_14_out),
        .p_36_out(p_36_out),
        .queue_rden_new(queue_rden_new));
FDRE #(
    .INIT(1'b0)) 
     \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(O2),
        .R(p_0_in));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'h08)) 
     desc_update_done_i_1
       (.I0(O5),
        .I1(Q),
        .I2(sts_queue_full),
        .O(n_0_desc_update_done_i_1));
FDRE desc_update_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_desc_update_done_i_1),
        .Q(p_12_out),
        .R(p_0_in));
FDRE packet_in_progress_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I7),
        .Q(O4),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     updt_data_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I6),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[27]),
        .Q(I48[6]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[28]),
        .Q(I48[7]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[29]),
        .Q(I48[8]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[30]),
        .Q(I48[9]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[31]),
        .Q(I48[10]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[32]),
        .Q(I48[11]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[33]),
        .Q(I48[12]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[34]),
        .Q(I48[13]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[35]),
        .Q(I48[14]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[36]),
        .Q(I48[15]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[37]),
        .Q(I48[16]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[38]),
        .Q(I48[17]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[39]),
        .Q(I48[18]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[40]),
        .Q(I48[19]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[41]),
        .Q(I48[20]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[42]),
        .Q(I48[21]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[43]),
        .Q(I48[22]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[44]),
        .Q(I48[23]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[45]),
        .Q(I48[24]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[46]),
        .Q(I48[25]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[47]),
        .Q(I48[26]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[48]),
        .Q(I48[27]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(updtptr_tlast),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I5),
        .Q(I48[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I4),
        .Q(I48[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[23]),
        .Q(I48[2]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[24]),
        .Q(I48[3]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[25]),
        .Q(I48[4]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O3[26]),
        .Q(I48[5]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[22]),
        .Q(I64[0]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[12]),
        .Q(I64[10]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[11]),
        .Q(I64[11]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[10]),
        .Q(I64[12]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[9]),
        .Q(I64[13]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[8]),
        .Q(I64[14]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[7]),
        .Q(I64[15]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[6]),
        .Q(I64[16]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[5]),
        .Q(I64[17]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[4]),
        .Q(I64[18]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[3]),
        .Q(I64[19]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[21]),
        .Q(I64[1]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[2]),
        .Q(I64[20]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[1]),
        .Q(I64[21]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[0]),
        .Q(I64[22]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(1'b0),
        .Q(I64[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(1'b0),
        .Q(I64[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(1'b0),
        .Q(I64[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(1'b0),
        .Q(I64[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(1'b0),
        .Q(I64[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_10_in),
        .Q(I64[28]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_9_in),
        .Q(I64[29]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[20]),
        .Q(I64[2]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_8_in),
        .Q(I64[30]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(mm2s_scndry_resetn),
        .Q(I64[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(I16),
        .Q(I64[32]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(mm2s_scndry_resetn),
        .Q(Q),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[19]),
        .Q(I64[3]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[18]),
        .Q(I64[4]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[17]),
        .Q(I64[5]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[16]),
        .Q(I64[6]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[15]),
        .Q(I64[7]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[14]),
        .Q(I64[8]),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I15),
        .D(p_0_out[13]),
        .Q(I64[9]),
        .R(p_0_in));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT5 #(
    .INIT(32'hC8C808C8)) 
     updt_sts_i_1
       (.I0(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .I1(mm2s_scndry_resetn),
        .I2(O5),
        .I3(Q),
        .I4(sts_queue_full),
        .O(n_0_updt_sts_i_1));
LUT3 #(
    .INIT(8'h04)) 
     updt_sts_i_2
       (.I0(O2),
        .I1(I1),
        .I2(mm2s_halt),
        .O(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ));
FDRE #(
    .INIT(1'b0)) 
     updt_sts_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_updt_sts_i_1),
        .Q(O5),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sm" *) 
module axi_dma_0_axi_dma_mm2s_sm
   (O1,
    O2,
    O3,
    O4,
    O5,
    p_0_in,
    m_axi_sg_aclk,
    I1,
    xb_fifo_full,
    s_axis_mm2s_updtptr_tvalid,
    I2,
    p_59_out,
    p_53_out,
    mm2s_ns0,
    mm2s_ns12_out,
    I3,
    p_14_out,
    p_12_out,
    p_1_out);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  input p_0_in;
  input m_axi_sg_aclk;
  input I1;
  input xb_fifo_full;
  input s_axis_mm2s_updtptr_tvalid;
  input I2;
  input p_59_out;
  input p_53_out;
  input mm2s_ns0;
  input mm2s_ns12_out;
  input I3;
  input p_14_out;
  input p_12_out;
  input p_1_out;

  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [3:0]cmnds_queued_shift;
  wire m_axi_sg_aclk;
(* MARK_DEBUG *)   wire mm2s_cmnd_wr_i;
  wire mm2s_ns0;
  wire mm2s_ns12_out;
  wire \n_0_FSM_sequential_mm2s_cs[0]_i_1 ;
  wire \n_0_FSM_sequential_mm2s_cs_reg[1] ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ;
  wire p_0_in;
  wire p_12_out;
  wire p_14_out;
  wire p_1_out;
  wire p_53_out;
  wire p_59_out;
  wire s_axis_mm2s_updtptr_tvalid;
  wire write_cmnd_cmb;
  wire xb_fifo_full;

LUT6 #(
    .INIT(64'h0454045404540404)) 
     \FSM_sequential_mm2s_cs[0]_i_1 
       (.I0(O5),
        .I1(mm2s_ns0),
        .I2(O2),
        .I3(mm2s_ns12_out),
        .I4(I3),
        .I5(p_14_out),
        .O(\n_0_FSM_sequential_mm2s_cs[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_sequential_mm2s_cs[0]_i_2 
       (.I0(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .I1(O1),
        .O(O5));
FDRE \FSM_sequential_mm2s_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_mm2s_cs[0]_i_1 ),
        .Q(O2),
        .R(p_0_in));
FDRE \FSM_sequential_mm2s_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .R(p_0_in));
FDRE \FSM_sequential_mm2s_cs_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(O1),
        .R(p_0_in));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1 
       (.I0(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .I1(O1),
        .I2(O2),
        .I3(xb_fifo_full),
        .I4(s_axis_mm2s_updtptr_tvalid),
        .I5(I2),
        .O(write_cmnd_cmb));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(mm2s_cmnd_wr_i),
        .R(p_0_in));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \GEN_MM2S.queue_dout_new[90]_i_4 
       (.I0(O2),
        .I1(s_axis_mm2s_updtptr_tvalid),
        .I2(xb_fifo_full),
        .I3(O1),
        .I4(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \GNE_SYNC_RESET.sft_rst_dly7_i_3 
       (.I0(p_59_out),
        .I1(cmnds_queued_shift[0]),
        .I2(p_53_out),
        .I3(O2),
        .I4(O1),
        .I5(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .O(O4));
LUT4 #(
    .INIT(16'hFB38)) 
     \QUEUE_COUNT.cmnds_queued_shift[0]_i_1 
       (.I0(cmnds_queued_shift[1]),
        .I1(p_12_out),
        .I2(mm2s_cmnd_wr_i),
        .I3(cmnds_queued_shift[0]),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ));
LUT5 #(
    .INIT(32'hFACF0AC0)) 
     \QUEUE_COUNT.cmnds_queued_shift[1]_i_1 
       (.I0(cmnds_queued_shift[0]),
        .I1(cmnds_queued_shift[2]),
        .I2(p_12_out),
        .I3(mm2s_cmnd_wr_i),
        .I4(cmnds_queued_shift[1]),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ));
LUT5 #(
    .INIT(32'hFACF0AC0)) 
     \QUEUE_COUNT.cmnds_queued_shift[2]_i_1 
       (.I0(cmnds_queued_shift[1]),
        .I1(cmnds_queued_shift[3]),
        .I2(p_12_out),
        .I3(mm2s_cmnd_wr_i),
        .I4(cmnds_queued_shift[2]),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ));
LUT4 #(
    .INIT(16'hE320)) 
     \QUEUE_COUNT.cmnds_queued_shift[3]_i_2 
       (.I0(cmnds_queued_shift[2]),
        .I1(p_12_out),
        .I2(mm2s_cmnd_wr_i),
        .I3(cmnds_queued_shift[3]),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ),
        .Q(cmnds_queued_shift[0]),
        .R(p_1_out));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ),
        .Q(cmnds_queued_shift[1]),
        .R(p_1_out));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ),
        .Q(cmnds_queued_shift[2]),
        .R(p_1_out));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ),
        .Q(cmnds_queued_shift[3]),
        .R(p_1_out));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sts_mngr" *) 
module axi_dma_0_axi_dma_mm2s_sts_mngr
   (O4,
    O5,
    p_0_in,
    I1,
    m_axi_sg_aclk,
    mm2s_halted_set0,
    mm2s_all_idle,
    I10,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    I11,
    m_axi_sg_aresetn);
  output O4;
  output O5;
  input p_0_in;
  input I1;
  input m_axi_sg_aclk;
  input mm2s_halted_set0;
  input mm2s_all_idle;
  input I10;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input I11;
  input m_axi_sg_aresetn;

  wire I1;
  wire I10;
  wire I11;
  wire O4;
  wire O5;
  wire all_is_idle_d1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_all_idle;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire mm2s_halted_set0;
  wire mm2s_scndry_resetn;
  wire p_0_in;
  wire s2mm_scndry_resetn;

LUT5 #(
    .INIT(32'hFFFF444F)) 
     \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted_i_1 
       (.I0(mm2s_halted_clr),
        .I1(I10),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(mm2s_halted_set),
        .O(O4));
LUT6 #(
    .INIT(64'h0A000E0000000A00)) 
     \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/idle_i_1 
       (.I0(I11),
        .I1(I1),
        .I2(mm2s_halted_set),
        .I3(m_axi_sg_aresetn),
        .I4(all_is_idle_d1),
        .I5(mm2s_all_idle),
        .O(O5));
FDRE #(
    .INIT(1'b0)) 
     all_is_idle_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_all_idle),
        .Q(all_is_idle_d1),
        .R(p_0_in));
FDRE mm2s_halted_clr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(mm2s_halted_clr),
        .R(p_0_in));
FDRE mm2s_halted_set_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_halted_set0),
        .Q(mm2s_halted_set),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_dma_reg_module" *) 
module axi_dma_0_axi_dma_reg_module
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    s2mm_run_stop_del,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    s_axi_lite_wready,
    rdy,
    s_axi_lite_arready,
    mm2s_irqthresh_wren,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    s2mm_irqthresh_wren,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    mm2s_introut,
    s2mm_introut,
    O36,
    O37,
    O38,
    O39,
    soft_reset,
    Q,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    mm2s_ns12_out,
    mm2s_halted_set0,
    in0,
    O48,
    O49,
    CO,
    O50,
    O51,
    O52,
    O53,
    O54,
    O55,
    O56,
    O57,
    O58,
    O59,
    mm2s_desc_flush,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    ch2_dly_fast_incr3_out,
    I67,
    ch1_dly_fast_incr7_out,
    I66,
    s_axi_lite_rdata,
    m_axi_sg_aclk,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    sg_ftch_error0,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    sg_ftch_error0_0,
    p_50_out,
    p_49_out,
    p_51_out,
    p_36_out,
    p_23_out,
    p_22_out,
    p_24_out,
    p_8_out,
    I34,
    I35,
    I36,
    I37,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    scndry_out,
    p_13_out,
    s2mm_error,
    mm2s_error,
    mm2s_all_idle,
    mm2s_stop_i,
    mm2s_halt_cmplt,
    m_axi_sg_rdata,
    ftch_cmnd_data,
    I38,
    I39,
    S,
    I40,
    I41,
    I42,
    ch2_delay_cnt_en,
    I43,
    p_17_out,
    ch1_delay_cnt_en,
    I44,
    p_44_out,
    p_54_out,
    out,
    I45,
    s_axi_lite_wdata,
    s2mm_stop,
    ch1_sg_idle,
    queue_sinit,
    ch1_nxtdesc_wren,
    introut0,
    mm2s_stop,
    mm2s_soft_reset_done,
    s2mm_soft_reset_done,
    s_axi_lite_rready,
    soft_reset_d1,
    I46,
    p_15_out,
    I47,
    p_23_out_1,
    s_axi_lite_bready,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    p_45_out,
    D,
    p_18_out,
    I56,
    s_axi_lite_araddr);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output s2mm_run_stop_del;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output s_axi_lite_wready;
  output rdy;
  output s_axi_lite_arready;
  output mm2s_irqthresh_wren;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output s2mm_irqthresh_wren;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output tailpntr_updated_d2;
  output tailpntr_updated_d1;
  output mm2s_introut;
  output s2mm_introut;
  output O36;
  output [1:0]O37;
  output O38;
  output O39;
  output soft_reset;
  output [0:0]Q;
  output [0:0]O40;
  output [1:0]O41;
  output [1:0]O42;
  output [25:0]O43;
  output [25:0]O44;
  output [6:0]O45;
  output [6:0]O46;
  output O47;
  output mm2s_ns12_out;
  output mm2s_halted_set0;
  output [0:0]in0;
  output [0:0]O48;
  output O49;
  output [0:0]CO;
  output [0:0]O50;
  output O51;
  output O52;
  output [0:0]O53;
  output O54;
  output O55;
  output O56;
  output O57;
  output O58;
  output O59;
  output mm2s_desc_flush;
  output O60;
  output O61;
  output O62;
  output O63;
  output O64;
  output O65;
  output ch2_dly_fast_incr3_out;
  output [0:0]I67;
  output ch1_dly_fast_incr7_out;
  output [0:0]I66;
  output [31:0]s_axi_lite_rdata;
  input m_axi_sg_aclk;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input [0:0]I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input sg_ftch_error0;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input sg_ftch_error0_0;
  input p_50_out;
  input p_49_out;
  input p_51_out;
  input p_36_out;
  input p_23_out;
  input p_22_out;
  input p_24_out;
  input p_8_out;
  input [7:0]I34;
  input [7:0]I35;
  input [7:0]I36;
  input [7:0]I37;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input scndry_out;
  input p_13_out;
  input s2mm_error;
  input mm2s_error;
  input mm2s_all_idle;
  input mm2s_stop_i;
  input mm2s_halt_cmplt;
  input [0:0]m_axi_sg_rdata;
  input [0:0]ftch_cmnd_data;
  input [0:0]I38;
  input [0:0]I39;
  input [1:0]S;
  input [0:0]I40;
  input [1:0]I41;
  input [0:0]I42;
  input ch2_delay_cnt_en;
  input I43;
  input p_17_out;
  input ch1_delay_cnt_en;
  input I44;
  input p_44_out;
  input p_54_out;
  input [23:0]out;
  input [23:0]I45;
  input [29:0]s_axi_lite_wdata;
  input s2mm_stop;
  input ch1_sg_idle;
  input queue_sinit;
  input ch1_nxtdesc_wren;
  input introut0;
  input mm2s_stop;
  input mm2s_soft_reset_done;
  input s2mm_soft_reset_done;
  input s_axi_lite_rready;
  input soft_reset_d1;
  input I46;
  input p_15_out;
  input I47;
  input p_23_out_1;
  input s_axi_lite_bready;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input p_45_out;
  input [25:0]D;
  input p_18_out;
  input [25:0]I56;
  input [9:0]s_axi_lite_araddr;

  wire [0:0]CO;
  wire [25:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire [0:0]I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire [7:0]I34;
  wire [7:0]I35;
  wire [7:0]I36;
  wire [7:0]I37;
  wire [0:0]I38;
  wire [0:0]I39;
  wire I4;
  wire [0:0]I40;
  wire [1:0]I41;
  wire [0:0]I42;
  wire I43;
  wire I44;
  wire [23:0]I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire [25:0]I56;
  wire I6;
  wire [0:0]I66;
  wire [0:0]I67;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire [1:0]O37;
  wire O38;
  wire O39;
  wire O4;
  wire [0:0]O40;
  wire [1:0]O41;
  wire [1:0]O42;
  wire [25:0]O43;
  wire [25:0]O44;
  wire [6:0]O45;
  wire [6:0]O46;
  wire O47;
  wire [0:0]O48;
  wire O49;
  wire O5;
  wire [0:0]O50;
  wire O51;
  wire O52;
  wire [0:0]O53;
  wire O54;
  wire O55;
  wire O56;
  wire O57;
  wire O58;
  wire O59;
  wire O6;
  wire O60;
  wire O61;
  wire O62;
  wire O63;
  wire O64;
  wire O65;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [4:2]axi2ip_rdaddr;
  wire ch1_delay_cnt_en;
  wire ch1_dly_fast_incr7_out;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch2_delay_cnt_en;
  wire ch2_dly_fast_incr3_out;
  wire [0:0]ftch_cmnd_data;
  wire [0:0]in0;
  wire introut0;
  wire m_axi_sg_aclk;
  wire [0:0]m_axi_sg_rdata;
  wire mm2s_all_idle;
  wire mm2s_desc_flush;
  wire mm2s_error;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
  wire mm2s_introut;
  wire mm2s_irqthresh_wren;
  wire mm2s_ns12_out;
  wire mm2s_scndry_resetn;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire [29:6]mm2s_taildesc;
  wire \n_22_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_22_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_23_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_24_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_25_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_25_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_26_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_27_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_27_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_28_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_28_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_29_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_30_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_31_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_32_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_32_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_33_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_33_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_34_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_46_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_65_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_67_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_67_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_68_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_6_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_72_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_81_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_82_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_83_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_83_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_84_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_84_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_85_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_85_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_86_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_86_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_87_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_88_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_89_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_9_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire [23:0]out;
  wire p_0_in1_in;
  wire p_13_out;
  wire p_15_out;
  wire p_17_out;
  wire p_18_out;
  wire p_22_out;
  wire p_23_out;
  wire p_23_out_1;
  wire p_24_out;
  wire p_2_in;
  wire [16:2]p_2_out;
  wire p_36_out;
  wire p_44_out;
  wire p_45_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_54_out;
  wire p_8_out;
  wire queue_sinit;
  wire rdy;
  wire s2mm_error;
  wire s2mm_introut;
  wire s2mm_irqthresh_wren;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire [29:6]s2mm_taildesc;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [29:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire soft_reset;
  wire soft_reset_d1;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

axi_dma_0_axi_dma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.E(p_2_in),
        .I1(O2),
        .I10(O34),
        .I11(\n_26_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I12(\n_28_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I13(\n_27_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I14(\n_29_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I15(\n_28_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I16(\n_30_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I17({O41,s2mm_taildesc}),
        .I18({O42,mm2s_taildesc}),
        .I19({\n_67_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ,O46}),
        .I2(O11),
        .I20({O45[6:4],\n_72_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,O45[3:0]}),
        .I21(\n_87_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I22(\n_85_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I23(\n_83_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I24(\n_81_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I25({\n_22_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,\n_23_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,Q,\n_25_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER }),
        .I26({\n_24_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ,\n_25_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ,O40,\n_27_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER }),
        .I27(\n_82_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I28(\n_84_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I29(\n_83_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I3(\n_34_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I30(\n_85_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I31(\n_84_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I32(\n_86_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I33(\n_86_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(\n_88_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I39(O1),
        .I4(\n_33_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I40(\n_22_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I41(\n_67_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I42(O21),
        .I43(O25),
        .I44(O33),
        .I45(O27),
        .I46(O35),
        .I47(s2mm_run_stop_del),
        .I48(I48),
        .I49(I49),
        .I5(\n_32_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I6(\n_31_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I7(O24),
        .I8(O32),
        .I9(O26),
        .O1(rdy),
        .O10(O10),
        .O11(\n_6_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O36),
        .O20(O20),
        .O21(O47),
        .O22(\n_9_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O23(O37[0]),
        .O24(\n_46_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O25(O37[1]),
        .O28(O28),
        .O29(O29),
        .O3(O3),
        .O4(O4),
        .O43(O43),
        .O44(O44),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q({axi2ip_rdaddr[4],axi2ip_rdaddr[2]}),
        .SR(SR),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_0_in1_in(p_0_in1_in),
        .p_2_out({p_2_out[16],p_2_out[14],p_2_out[2]}),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata[0]),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(scndry_out));
axi_dma_0_axi_dma_register \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER 
       (.D(D),
        .E(O37[0]),
        .I1(\n_9_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I10(\n_6_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I11(O11),
        .I12(\n_33_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I13(O37[1]),
        .I14(p_2_in),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I1),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I3(I2),
        .I36({I36[6:4],I36[2]}),
        .I38(I38),
        .I39(I39),
        .I4(I3),
        .I40(I40),
        .I44(I44),
        .I47(I47),
        .I5(I4),
        .I6(I5),
        .I66(I66),
        .I7(I6),
        .I8(I7),
        .I9(I8),
        .O1(O1),
        .O10(O10),
        .O11(O22),
        .O12(O23),
        .O13(O24),
        .O14(O25),
        .O15(O26),
        .O16(O27),
        .O17(\n_26_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O18(\n_27_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O19(\n_28_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O2(O2),
        .O20(O20),
        .O21(O21),
        .O22({\n_32_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,\n_33_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER }),
        .O23(O54),
        .O24({O42,mm2s_taildesc}),
        .O25(\n_65_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O26(\n_67_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O27(\n_68_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O28({O45[6:4],\n_72_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,O45[3:0]}),
        .O29(\n_83_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O3(O3),
        .O30(\n_84_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O31(\n_85_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O32(\n_86_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O33(\n_87_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O34(\n_88_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O35(\n_89_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O38(O38),
        .O4(O4),
        .O43(O43),
        .O49(O49),
        .O5(O5),
        .O53(O53),
        .O55(O55),
        .O56(O56),
        .O58(O58),
        .O59(O59),
        .O6(O6),
        .O60(O60),
        .O63(O63),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q({\n_22_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,\n_23_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,Q,\n_25_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER }),
        .S(S),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_dly_fast_incr7_out(ch1_dly_fast_incr7_out),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(ch1_sg_idle),
        .ftch_cmnd_data(ftch_cmnd_data),
        .in0(in0),
        .introut0(introut0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_error(mm2s_error),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_introut(mm2s_introut),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_ns12_out(mm2s_ns12_out),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_13_out(p_13_out),
        .p_23_out_1(p_23_out_1),
        .p_2_out(p_2_out[2]),
        .p_36_out(p_36_out),
        .p_44_out(p_44_out),
        .p_45_out(p_45_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_54_out(p_54_out),
        .queue_sinit(queue_sinit),
        .s2mm_error(s2mm_error),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_wdata(s_axi_lite_wdata[29:1]),
        .sg_ftch_error0(sg_ftch_error0),
        .soft_reset(soft_reset));
axi_dma_0_axi_dma_register_s2mm \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER 
       (.CO(CO),
        .E(O37[1]),
        .I1(\n_68_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I2({axi2ip_rdaddr[4],axi2ip_rdaddr[2]}),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(\n_89_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I37({I37[7:6],I37[4:3]}),
        .I4(O22),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I45(I45),
        .I46(I46),
        .I5(\n_32_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I56(I56),
        .I6(\n_65_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I67(I67),
        .I7(O2),
        .I8(\n_46_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I9(I9),
        .O1(s2mm_run_stop_del),
        .O10(\n_28_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O11(\n_29_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O11),
        .O20(\n_30_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O21(\n_31_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O22(\n_32_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O23(O23),
        .O24({\n_33_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ,\n_34_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER }),
        .O25(O51),
        .O26({O41,s2mm_taildesc}),
        .O27({\n_67_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ,O46}),
        .O28(O28),
        .O29(O29),
        .O3(O30),
        .O30(\n_81_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O31(\n_82_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O32(\n_83_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O33(\n_84_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O34(\n_85_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O35(\n_86_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O39(O39),
        .O4(O31),
        .O44(O44),
        .O48(O48),
        .O5(O32),
        .O50(O50),
        .O52(O52),
        .O57(O57),
        .O6(O33),
        .O61(O61),
        .O62(O62),
        .O64(O64),
        .O65(O65),
        .O7(O34),
        .O8(O35),
        .O9(\n_22_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .Q({\n_24_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ,\n_25_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ,O40,\n_27_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER }),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_dly_fast_incr3_out(ch2_dly_fast_incr3_out),
        .ftch_cmnd_data(ftch_cmnd_data),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_15_out(p_15_out),
        .p_17_out(p_17_out),
        .p_18_out(p_18_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_24_out(p_24_out),
        .p_2_out({p_2_out[16],p_2_out[14]}),
        .p_8_out(p_8_out),
        .s2mm_introut(s2mm_introut),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axi_lite_wdata({s_axi_lite_wdata[29:2],s_axi_lite_wdata[0]}),
        .sg_ftch_error0_0(sg_ftch_error0_0),
        .soft_reset_d1(soft_reset_d1),
        .tailpntr_updated_d1(tailpntr_updated_d1),
        .tailpntr_updated_d2(tailpntr_updated_d2));
endmodule

(* ORIG_REF_NAME = "axi_dma_register" *) 
module axi_dma_0_axi_dma_register
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    mm2s_irqthresh_wren,
    O20,
    O21,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    mm2s_introut,
    O38,
    soft_reset,
    Q,
    O17,
    O18,
    O19,
    mm2s_ns12_out,
    mm2s_halted_set0,
    in0,
    O22,
    O49,
    O53,
    O23,
    O55,
    O56,
    O24,
    O25,
    O58,
    O26,
    O27,
    O28,
    O59,
    mm2s_desc_flush,
    O60,
    O63,
    ch1_dly_fast_incr7_out,
    I66,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O43,
    I1,
    m_axi_sg_aclk,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    sg_ftch_error0,
    I10,
    E,
    p_50_out,
    p_49_out,
    p_51_out,
    p_36_out,
    p_2_out,
    I11,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    p_13_out,
    s2mm_error,
    mm2s_error,
    mm2s_all_idle,
    mm2s_stop_i,
    mm2s_halt_cmplt,
    m_axi_sg_rdata,
    ftch_cmnd_data,
    I12,
    I38,
    I39,
    S,
    I40,
    ch1_delay_cnt_en,
    I44,
    p_44_out,
    p_54_out,
    out,
    s2mm_stop,
    ch1_sg_idle,
    queue_sinit,
    ch1_nxtdesc_wren,
    introut0,
    mm2s_stop,
    mm2s_soft_reset_done,
    s2mm_soft_reset_done,
    s_axi_lite_wdata,
    I13,
    I36,
    I47,
    p_23_out_1,
    p_0_in1_in,
    p_45_out,
    D,
    I14);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output mm2s_irqthresh_wren;
  output O20;
  output O21;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output mm2s_introut;
  output O38;
  output soft_reset;
  output [3:0]Q;
  output O17;
  output O18;
  output O19;
  output mm2s_ns12_out;
  output mm2s_halted_set0;
  output [0:0]in0;
  output [1:0]O22;
  output O49;
  output [0:0]O53;
  output O23;
  output O55;
  output O56;
  output [25:0]O24;
  output O25;
  output O58;
  output O26;
  output O27;
  output [7:0]O28;
  output O59;
  output mm2s_desc_flush;
  output O60;
  output O63;
  output ch1_dly_fast_incr7_out;
  output [0:0]I66;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output [25:0]O43;
  input I1;
  input m_axi_sg_aclk;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input [0:0]I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input sg_ftch_error0;
  input I10;
  input [0:0]E;
  input p_50_out;
  input p_49_out;
  input p_51_out;
  input p_36_out;
  input [0:0]p_2_out;
  input I11;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input p_13_out;
  input s2mm_error;
  input mm2s_error;
  input mm2s_all_idle;
  input mm2s_stop_i;
  input mm2s_halt_cmplt;
  input [0:0]m_axi_sg_rdata;
  input [0:0]ftch_cmnd_data;
  input [0:0]I12;
  input [0:0]I38;
  input [0:0]I39;
  input [1:0]S;
  input [0:0]I40;
  input ch1_delay_cnt_en;
  input I44;
  input p_44_out;
  input p_54_out;
  input [23:0]out;
  input s2mm_stop;
  input ch1_sg_idle;
  input queue_sinit;
  input ch1_nxtdesc_wren;
  input introut0;
  input mm2s_stop;
  input mm2s_soft_reset_done;
  input s2mm_soft_reset_done;
  input [28:0]s_axi_lite_wdata;
  input [0:0]I13;
  input [3:0]I36;
  input I47;
  input p_23_out_1;
  input p_0_in1_in;
  input p_45_out;
  input [25:0]D;
  input [0:0]I14;

  wire [25:0]D;
  wire [0:0]E;
  wire \GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_out ;
  wire I1;
  wire I10;
  wire I11;
  wire [0:0]I12;
  wire [0:0]I13;
  wire [0:0]I14;
  wire [0:0]I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I3;
  wire [3:0]I36;
  wire [0:0]I38;
  wire [0:0]I39;
  wire I4;
  wire [0:0]I40;
  wire I44;
  wire I47;
  wire I5;
  wire I6;
  wire [0:0]I66;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire [1:0]O22;
  wire O23;
  wire [25:0]O24;
  wire O25;
  wire O26;
  wire O27;
  wire [7:0]O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O38;
  wire O4;
  wire [25:0]O43;
  wire O49;
  wire O5;
  wire [0:0]O53;
  wire O55;
  wire O56;
  wire O58;
  wire O59;
  wire O6;
  wire O60;
  wire O63;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire [1:0]S;
  wire ch1_delay_cnt_en;
  wire ch1_dly_fast_incr7_out;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire error_d1;
  wire error_pointer_set;
  wire [0:0]ftch_cmnd_data;
  wire [0:0]in0;
  wire introut0;
  wire introut04_out;
  wire irqdelay_wren0;
  wire irqthresh_wren0;
  wire m_axi_sg_aclk;
  wire [0:0]m_axi_sg_rdata;
  wire mm2s_all_idle;
  wire mm2s_desc_flush;
  wire mm2s_error;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
  wire mm2s_introut;
  wire mm2s_irqdelay_wren;
  wire mm2s_irqthresh_wren;
  wire mm2s_ns12_out;
  wire mm2s_scndry_resetn;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire n_0_dly_irq_i_1;
  wire \n_0_dmacr_i[10]_i_1 ;
  wire \n_0_dmacr_i[11]_i_1 ;
  wire \n_0_dmacr_i[2]_i_1 ;
  wire \n_0_dmacr_i[5]_i_1 ;
  wire \n_0_dmacr_i[6]_i_1 ;
  wire \n_0_dmacr_i[7]_i_1 ;
  wire \n_0_dmacr_i[8]_i_1 ;
  wire \n_0_dmacr_i[9]_i_1 ;
  wire n_0_err_irq_i_1;
  wire n_0_err_irq_i_2;
  wire n_0_introut_i_1;
  wire n_0_ioc_irq_i_1;
  wire n_0_irqdelay_wren_i_2;
  wire n_0_irqdelay_wren_i_3;
  wire n_0_irqdelay_wren_i_4;
  wire n_0_irqthresh_wren_i_2;
  wire n_0_irqthresh_wren_i_3;
  wire n_0_irqthresh_wren_i_4;
  wire \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3 ;
  wire \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3 ;
  wire \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire [23:0]out;
  wire p_0_in1_in;
  wire p_10_out;
  wire p_13_out;
  wire p_23_out_1;
  wire [0:0]p_2_out;
  wire p_36_out;
  wire p_44_out;
  wire p_45_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_54_out;
  wire queue_sinit;
  wire s2mm_error;
  wire s2mm_scndry_resetn;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire [28:0]s_axi_lite_wdata;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire soft_reset;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
  wire [3:3]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h082AFFFF082A0000)) 
     \FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1 
       (.I0(m_axi_sg_rdata),
        .I1(ftch_cmnd_data),
        .I2(O22[1]),
        .I3(I12),
        .I4(I38),
        .I5(I39),
        .O(O49));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
     \FSM_sequential_mm2s_cs[0]_i_4 
       (.I0(p_13_out),
        .I1(O1),
        .I2(O2),
        .I3(I11),
        .I4(s2mm_error),
        .I5(mm2s_error),
        .O(mm2s_ns12_out));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF1)) 
     \GEN_CH2_FETCH.ch2_active_i_i_6 
       (.I0(p_13_out),
        .I1(O1),
        .I2(O2),
        .I3(I11),
        .I4(ch1_sg_idle),
        .O(O59));
FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I10),
        .Q(tailpntr_updated_d1),
        .R(1'b0));
FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(I17));
LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 
       (.I0(O1),
        .I1(p_36_out),
        .I2(O38),
        .I3(p_2_out),
        .I4(O20),
        .I5(error_pointer_set),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 
       (.I0(sg_updt_error),
        .I1(sg_ftch_error),
        .O(O38));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[4]),
        .Q(O43[4]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[5]),
        .Q(O43[5]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[6]),
        .Q(O43[6]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[7]),
        .Q(O43[7]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[8]),
        .Q(O43[8]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[9]),
        .Q(O43[9]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[10]),
        .Q(O43[10]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[11]),
        .Q(O43[11]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[12]),
        .Q(O43[12]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[13]),
        .Q(O43[13]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[14]),
        .Q(O43[14]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[15]),
        .Q(O43[15]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[16]),
        .Q(O43[16]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[17]),
        .Q(O43[17]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[18]),
        .Q(O43[18]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[19]),
        .Q(O43[19]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[20]),
        .Q(O43[20]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[21]),
        .Q(O43[21]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[22]),
        .Q(O43[22]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[23]),
        .Q(O43[23]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[24]),
        .Q(O43[24]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[25]),
        .Q(O43[25]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[0]),
        .Q(O43[0]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[1]),
        .Q(O43[1]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[2]),
        .Q(O43[2]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[3]),
        .Q(O43[3]),
        .R(I17));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 
       (.I0(O38),
        .I1(error_pointer_set),
        .O(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.error_pointer_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 ),
        .Q(error_pointer_set),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[7]),
        .Q(O24[4]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[8]),
        .Q(O24[5]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[9]),
        .Q(O24[6]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[10]),
        .Q(O24[7]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[11]),
        .Q(O24[8]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[12]),
        .Q(O24[9]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[13]),
        .Q(O24[10]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[14]),
        .Q(O24[11]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[15]),
        .Q(O24[12]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[16]),
        .Q(O24[13]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[17]),
        .Q(O24[14]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[18]),
        .Q(O24[15]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[19]),
        .Q(O24[16]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[20]),
        .Q(O24[17]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[21]),
        .Q(O24[18]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[22]),
        .Q(O24[19]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[23]),
        .Q(O24[20]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[24]),
        .Q(O24[21]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[25]),
        .Q(O24[22]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[26]),
        .Q(O24[23]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[27]),
        .Q(O24[24]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[28]),
        .Q(O24[25]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[3]),
        .Q(O24[0]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[4]),
        .Q(O24[1]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[5]),
        .Q(O24[2]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I14),
        .D(s_axi_lite_wdata[6]),
        .Q(O24[3]),
        .R(I17));
LUT5 #(
    .INIT(32'hFFFFFEFF)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ),
        .I1(O23),
        .I2(mm2s_irqdelay_wren),
        .I3(ch1_delay_cnt_en),
        .I4(I44),
        .O(O53));
LUT5 #(
    .INIT(32'hFBFBFBFF)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(O18),
        .I1(O1),
        .I2(p_44_out),
        .I3(s2mm_scndry_resetn),
        .I4(mm2s_scndry_resetn),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ));
LUT3 #(
    .INIT(8'h10)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4 
       (.I0(O28[1]),
        .I1(O28[0]),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6 ),
        .O(O23));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6 
       (.I0(O28[3]),
        .I1(O28[2]),
        .I2(O28[6]),
        .I3(O28[7]),
        .I4(O28[4]),
        .I5(O28[5]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ),
        .I1(O23),
        .I2(mm2s_irqdelay_wren),
        .I3(ch1_delay_cnt_en),
        .I4(I44),
        .I5(I47),
        .O(ch1_dly_fast_incr7_out));
LUT6 #(
    .INIT(64'hFFFFFFFFFFABFFFF)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2 
       (.I0(O23),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(p_44_out),
        .I4(O1),
        .I5(O18),
        .O(O55));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ),
        .I1(O23),
        .I2(mm2s_irqdelay_wren),
        .I3(ch1_delay_cnt_en),
        .I4(I44),
        .I5(p_23_out_1),
        .O(I66));
LUT6 #(
    .INIT(64'h0082000000820082)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ),
        .I1(I36[1]),
        .I2(O28[4]),
        .I3(I44),
        .I4(I36[0]),
        .I5(O28[2]),
        .O(O63));
LUT4 #(
    .INIT(16'hB0BB)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(O28[5]),
        .I1(I36[2]),
        .I2(I36[3]),
        .I3(O28[6]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEFF)) 
     \GEN_MM2S.queue_dout_new[90]_i_3 
       (.I0(mm2s_error),
        .I1(I11),
        .I2(O2),
        .I3(O1),
        .I4(p_13_out),
        .I5(s2mm_error),
        .O(mm2s_desc_flush));
LUT6 #(
    .INIT(64'hCFFFCFEFCFEFCFEF)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1 
       (.I0(ch1_sg_idle),
        .I1(queue_sinit),
        .I2(O1),
        .I3(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ),
        .I4(\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_out ),
        .I5(ch1_nxtdesc_wren),
        .O(O58));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 
       (.I0(O24[14]),
        .I1(out[14]),
        .I2(O24[12]),
        .I3(out[12]),
        .I4(out[13]),
        .I5(O24[13]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 
       (.I0(O24[9]),
        .I1(out[9]),
        .I2(O24[10]),
        .I3(out[10]),
        .I4(out[11]),
        .I5(O24[11]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 
       (.I0(O24[8]),
        .I1(out[8]),
        .I2(O24[6]),
        .I3(out[6]),
        .I4(out[7]),
        .I5(O24[7]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 
       (.I0(O24[3]),
        .I1(out[3]),
        .I2(O24[4]),
        .I3(out[4]),
        .I4(out[5]),
        .I5(O24[5]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 
       (.I0(O24[0]),
        .I1(out[0]),
        .I2(O24[1]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(O24[2]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 ));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 
       (.I0(tailpntr_updated_d1),
        .I1(tailpntr_updated_d2),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 
       (.I0(O24[22]),
        .I1(out[22]),
        .I2(O24[23]),
        .I3(out[23]),
        .I4(out[21]),
        .I5(O24[21]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 
       (.I0(O24[18]),
        .I1(out[18]),
        .I2(O24[19]),
        .I3(out[19]),
        .I4(out[20]),
        .I5(O24[20]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 
       (.I0(O24[15]),
        .I1(out[15]),
        .I2(O24[16]),
        .I3(out[16]),
        .I4(out[17]),
        .I5(O24[17]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 ));
CARRY4 \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3 
       (.CI(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ),
        .CO({\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3_CO_UNCONNECTED [3],\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_out ,\n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3 ,\n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,I40,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 }));
CARRY4 \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 
       (.CI(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ),
        .CO({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ,\n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ,\n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ,\n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 }));
CARRY4 \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 
       (.CI(1'b0),
        .CO({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ,\n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ,\n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ,\n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 ,S}));
LUT4 #(
    .INIT(16'hF7F0)) 
     dly_irq_i_1
       (.I0(s_axi_lite_wdata[10]),
        .I1(p_0_in1_in),
        .I2(p_44_out),
        .I3(O18),
        .O(n_0_dly_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     dly_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dly_irq_i_1),
        .Q(O18),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I22),
        .Q(O13),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I20),
        .Q(O11),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I21),
        .Q(O12),
        .R(I17));
LUT6 #(
    .INIT(64'h00000000000000A8)) 
     \dmacr_i[0]_i_2__0 
       (.I0(n_0_err_irq_i_2),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(s2mm_stop),
        .I4(O2),
        .I5(I11),
        .O(O25));
LUT6 #(
    .INIT(64'h0000000E00000000)) 
     \dmacr_i[0]_i_3 
       (.I0(E),
        .I1(O1),
        .I2(introut0),
        .I3(mm2s_stop),
        .I4(I11),
        .I5(n_0_err_irq_i_2),
        .O(O26));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[10]_i_1 
       (.I0(O30),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[11]_i_1 
       (.I0(O29),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[11]_i_1 ));
LUT6 #(
    .INIT(64'h7777777077707770)) 
     \dmacr_i[2]_i_1 
       (.I0(mm2s_soft_reset_done),
        .I1(s2mm_soft_reset_done),
        .I2(O2),
        .I3(I11),
        .I4(E),
        .I5(s_axi_lite_wdata[0]),
        .O(\n_0_dmacr_i[2]_i_1 ));
LUT6 #(
    .INIT(64'h7777777077707770)) 
     \dmacr_i[2]_i_1__0 
       (.I0(mm2s_soft_reset_done),
        .I1(s2mm_soft_reset_done),
        .I2(O2),
        .I3(I11),
        .I4(I13),
        .I5(s_axi_lite_wdata[0]),
        .O(O27));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[5]_i_1 
       (.I0(O35),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[6]_i_1 
       (.I0(O34),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[7]_i_1 
       (.I0(O33),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[7]_i_1 ));
LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[8]_i_1 
       (.I0(O32),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[9]_i_1 
       (.I0(O31),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[10]_i_1 ),
        .Q(O30),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[11]_i_1 ),
        .Q(O29),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[9]),
        .Q(Q[0]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[10]),
        .Q(Q[1]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[11]),
        .Q(Q[2]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(1'b0),
        .Q(Q[3]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I9),
        .Q(O10),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I8),
        .Q(O9),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I7),
        .Q(O8),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I6),
        .Q(O7),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I5),
        .Q(O6),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I4),
        .Q(O5),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(O4),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(O3),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[21]),
        .Q(O28[0]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[22]),
        .Q(O28[1]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[23]),
        .Q(O28[2]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[24]),
        .Q(O28[3]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[25]),
        .Q(O28[4]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[26]),
        .Q(O28[5]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[2]_i_1 ),
        .Q(O2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[27]),
        .Q(O28[6]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[28]),
        .Q(O28[7]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[1]),
        .Q(O22[0]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[2]),
        .Q(O22[1]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[5]_i_1 ),
        .Q(O35),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[6]_i_1 ),
        .Q(O34),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[7]_i_1 ),
        .Q(O33),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[8]_i_1 ),
        .Q(O32),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[9]_i_1 ),
        .Q(O31),
        .R(1'b0));
LUT5 #(
    .INIT(32'h777F000F)) 
     err_irq_i_1
       (.I0(s_axi_lite_wdata[11]),
        .I1(p_0_in1_in),
        .I2(error_d1),
        .I3(n_0_err_irq_i_2),
        .I4(O19),
        .O(n_0_err_irq_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     err_irq_i_2
       (.I0(O12),
        .I1(O11),
        .I2(O15),
        .I3(O14),
        .I4(O16),
        .I5(O13),
        .O(n_0_err_irq_i_2));
FDRE #(
    .INIT(1'b0)) 
     err_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_err_irq_i_1),
        .Q(O19),
        .R(I17));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     error_d1_i_1
       (.I0(O13),
        .I1(O16),
        .I2(O14),
        .I3(O15),
        .I4(O11),
        .I5(O12),
        .O(p_10_out));
FDRE #(
    .INIT(1'b0)) 
     error_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_10_out),
        .Q(error_d1),
        .R(I17));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \ftch_cs[0]_i_6 
       (.I0(O1),
        .I1(p_54_out),
        .O(O56));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \ftch_cs[0]_i_8 
       (.I0(I11),
        .I1(O2),
        .I2(O1),
        .I3(p_13_out),
        .O(O60));
FDRE #(
    .INIT(1'b0)) 
     halted_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I18),
        .Q(O20),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     idle_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I19),
        .Q(O21),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     introut_i_1
       (.I0(introut04_out),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(O2),
        .O(n_0_introut_i_1));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     introut_i_2
       (.I0(Q[0]),
        .I1(O17),
        .I2(Q[1]),
        .I3(O18),
        .I4(O19),
        .I5(Q[2]),
        .O(introut04_out));
FDRE introut_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_introut_i_1),
        .Q(mm2s_introut),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF7F0)) 
     ioc_irq_i_1
       (.I0(s_axi_lite_wdata[9]),
        .I1(p_0_in1_in),
        .I2(p_45_out),
        .I3(O17),
        .O(n_0_ioc_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     ioc_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_ioc_irq_i_1),
        .Q(O17),
        .R(I17));
LUT4 #(
    .INIT(16'h2AAA)) 
     irqdelay_wren_i_1
       (.I0(E),
        .I1(n_0_irqdelay_wren_i_2),
        .I2(n_0_irqdelay_wren_i_3),
        .I3(n_0_irqdelay_wren_i_4),
        .O(irqdelay_wren0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqdelay_wren_i_2
       (.I0(O28[3]),
        .I1(s_axi_lite_wdata[24]),
        .I2(O28[5]),
        .I3(s_axi_lite_wdata[26]),
        .I4(s_axi_lite_wdata[25]),
        .I5(O28[4]),
        .O(n_0_irqdelay_wren_i_2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqdelay_wren_i_3
       (.I0(O28[2]),
        .I1(s_axi_lite_wdata[23]),
        .I2(O28[1]),
        .I3(s_axi_lite_wdata[22]),
        .I4(s_axi_lite_wdata[21]),
        .I5(O28[0]),
        .O(n_0_irqdelay_wren_i_3));
LUT4 #(
    .INIT(16'h9009)) 
     irqdelay_wren_i_4
       (.I0(s_axi_lite_wdata[28]),
        .I1(O28[7]),
        .I2(s_axi_lite_wdata[27]),
        .I3(O28[6]),
        .O(n_0_irqdelay_wren_i_4));
FDRE irqdelay_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(mm2s_irqdelay_wren),
        .R(I17));
LUT4 #(
    .INIT(16'h2AAA)) 
     irqthresh_wren_i_1
       (.I0(E),
        .I1(n_0_irqthresh_wren_i_2),
        .I2(n_0_irqthresh_wren_i_3),
        .I3(n_0_irqthresh_wren_i_4),
        .O(irqthresh_wren0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqthresh_wren_i_2
       (.I0(O7),
        .I1(s_axi_lite_wdata[16]),
        .I2(O5),
        .I3(s_axi_lite_wdata[18]),
        .I4(s_axi_lite_wdata[17]),
        .I5(O6),
        .O(n_0_irqthresh_wren_i_2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqthresh_wren_i_3
       (.I0(O8),
        .I1(s_axi_lite_wdata[15]),
        .I2(O9),
        .I3(s_axi_lite_wdata[14]),
        .I4(s_axi_lite_wdata[13]),
        .I5(O10),
        .O(n_0_irqthresh_wren_i_3));
LUT4 #(
    .INIT(16'h9009)) 
     irqthresh_wren_i_4
       (.I0(s_axi_lite_wdata[20]),
        .I1(O3),
        .I2(s_axi_lite_wdata[19]),
        .I3(O4),
        .O(n_0_irqthresh_wren_i_4));
FDRE irqthresh_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(mm2s_irqthresh_wren),
        .R(I17));
LUT1 #(
    .INIT(2'h1)) 
     mm2s_cmnd_data_inferred_i_1
       (.I0(O22[0]),
        .O(in0));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT4 #(
    .INIT(16'h4404)) 
     mm2s_halted_set_i_1
       (.I0(O1),
        .I1(mm2s_all_idle),
        .I2(mm2s_stop_i),
        .I3(mm2s_halt_cmplt),
        .O(mm2s_halted_set0));
FDRE #(
    .INIT(1'b0)) 
     sg_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I25),
        .Q(O16),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     sg_ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0),
        .Q(sg_ftch_error),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     sg_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I23),
        .Q(O14),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     sg_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I24),
        .Q(O15),
        .R(I17));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sg_updt_error_i_1
       (.I0(O12),
        .I1(O11),
        .I2(p_50_out),
        .I3(p_49_out),
        .I4(p_51_out),
        .I5(O13),
        .O(sg_updt_error0));
FDRE #(
    .INIT(1'b0)) 
     sg_updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(I17));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT2 #(
    .INIT(4'hE)) 
     soft_reset_d1_i_1
       (.I0(O2),
        .I1(I11),
        .O(soft_reset));
endmodule

(* ORIG_REF_NAME = "axi_dma_register_s2mm" *) 
module axi_dma_0_axi_dma_register_s2mm
   (O1,
    O2,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    s2mm_irqthresh_wren,
    O28,
    O29,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    s2mm_introut,
    O9,
    O39,
    Q,
    O10,
    O11,
    O20,
    O21,
    O22,
    O24,
    O48,
    CO,
    O50,
    O25,
    O52,
    O57,
    O26,
    O27,
    O61,
    O62,
    O64,
    O65,
    ch2_dly_fast_incr3_out,
    I67,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O44,
    m_axi_sg_aclk,
    I1,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    sg_ftch_error0_0,
    E,
    p_23_out,
    p_22_out,
    p_24_out,
    p_8_out,
    p_2_out,
    O23,
    I2,
    I3,
    I4,
    I5,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    I41,
    I42,
    ch2_delay_cnt_en,
    I43,
    p_17_out,
    ftch_cmnd_data,
    I45,
    I6,
    s_axi_lite_wdata,
    I7,
    soft_reset_d1,
    I37,
    I46,
    p_15_out,
    I8,
    p_18_out,
    I56);
  output O1;
  output O2;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output s2mm_irqthresh_wren;
  output O28;
  output O29;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output tailpntr_updated_d2;
  output tailpntr_updated_d1;
  output s2mm_introut;
  output O9;
  output O39;
  output [3:0]Q;
  output O10;
  output O11;
  output O20;
  output O21;
  output O22;
  output [1:0]O24;
  output [0:0]O48;
  output [0:0]CO;
  output [0:0]O50;
  output O25;
  output O52;
  output O57;
  output [25:0]O26;
  output [7:0]O27;
  output O61;
  output O62;
  output O64;
  output O65;
  output ch2_dly_fast_incr3_out;
  output [0:0]I67;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output [25:0]O44;
  input m_axi_sg_aclk;
  input I1;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input [0:0]I17;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input sg_ftch_error0_0;
  input [0:0]E;
  input p_23_out;
  input p_22_out;
  input p_24_out;
  input p_8_out;
  input [1:0]p_2_out;
  input O23;
  input [1:0]I2;
  input I3;
  input I4;
  input [0:0]I5;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input [1:0]I41;
  input [0:0]I42;
  input ch2_delay_cnt_en;
  input I43;
  input p_17_out;
  input [0:0]ftch_cmnd_data;
  input [23:0]I45;
  input I6;
  input [28:0]s_axi_lite_wdata;
  input I7;
  input soft_reset_d1;
  input [3:0]I37;
  input I46;
  input p_15_out;
  input I8;
  input p_18_out;
  input [25:0]I56;

  wire [0:0]CO;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire [0:0]I17;
  wire [1:0]I2;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire [3:0]I37;
  wire I4;
  wire [1:0]I41;
  wire [0:0]I42;
  wire I43;
  wire [23:0]I45;
  wire I46;
  wire [0:0]I5;
  wire [25:0]I56;
  wire I6;
  wire [0:0]I67;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire [1:0]O24;
  wire O25;
  wire [25:0]O26;
  wire [7:0]O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O39;
  wire O4;
  wire [25:0]O44;
  wire [0:0]O48;
  wire O5;
  wire [0:0]O50;
  wire O52;
  wire O57;
  wire O6;
  wire O61;
  wire O62;
  wire O64;
  wire O65;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire ch2_delay_cnt_en;
  wire ch2_dly_fast_incr3_out;
  wire error_d1;
  wire [0:0]ftch_cmnd_data;
  wire introut04_out;
  wire irqdelay_wren0;
  wire irqthresh_wren0;
  wire m_axi_sg_aclk;
  wire mm2s_scndry_resetn;
  wire \n_0_GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_reg ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ;
  wire n_0_dly_irq_i_1;
  wire \n_0_dmacr_i[0]_i_1 ;
  wire \n_0_dmacr_i[10]_i_1__0 ;
  wire \n_0_dmacr_i[11]_i_1__0 ;
  wire \n_0_dmacr_i[5]_i_1__0 ;
  wire \n_0_dmacr_i[6]_i_1__0 ;
  wire \n_0_dmacr_i[7]_i_1__0 ;
  wire \n_0_dmacr_i[8]_i_1__0 ;
  wire \n_0_dmacr_i[9]_i_1__0 ;
  wire \n_0_dmacr_i_reg[5] ;
  wire n_0_err_irq_i_1;
  wire n_0_introut_i_1__0;
  wire n_0_ioc_irq_i_1;
  wire n_0_irqdelay_wren_i_2__0;
  wire n_0_irqdelay_wren_i_3__0;
  wire n_0_irqdelay_wren_i_4__0;
  wire n_0_irqthresh_wren_i_2__0;
  wire n_0_irqthresh_wren_i_3__0;
  wire n_0_irqthresh_wren_i_4__0;
  wire \n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ;
  wire \n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ;
  wire \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2 ;
  wire \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ;
  wire \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ;
  wire \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2 ;
  wire \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ;
  wire \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ;
  wire p_15_out;
  wire p_17_out;
  wire p_18_out;
  wire p_22_out;
  wire p_23_out;
  wire p_24_out;
  wire [1:0]p_2_out;
  wire p_70_out;
  wire p_8_out;
  wire s2mm_introut;
  wire s2mm_irqdelay_wren;
  wire s2mm_irqthresh_wren;
  wire s2mm_scndry_resetn;
  wire [28:0]s_axi_lite_wdata;
  wire sg_ftch_error;
  wire sg_ftch_error0_0;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire soft_reset_d1;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
  wire [3:3]\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8_O_UNCONNECTED ;

LUT4 #(
    .INIT(16'hA800)) 
     \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0 
       (.I0(O1),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(p_2_out[1]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0 ));
FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0 ),
        .Q(tailpntr_updated_d1),
        .R(1'b0));
FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(I17));
LUT6 #(
    .INIT(64'h00000000FFD5D5D5)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 
       (.I0(O39),
        .I1(p_8_out),
        .I2(O1),
        .I3(p_2_out[0]),
        .I4(O28),
        .I5(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_reg ),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0 
       (.I0(sg_updt_error),
        .I1(sg_ftch_error),
        .O(O39));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[4]),
        .Q(O44[4]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[5]),
        .Q(O44[5]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[6]),
        .Q(O44[6]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[7]),
        .Q(O44[7]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[8]),
        .Q(O44[8]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[9]),
        .Q(O44[9]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[10]),
        .Q(O44[10]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[11]),
        .Q(O44[11]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[12]),
        .Q(O44[12]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[13]),
        .Q(O44[13]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[14]),
        .Q(O44[14]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[15]),
        .Q(O44[15]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[16]),
        .Q(O44[16]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[17]),
        .Q(O44[17]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[18]),
        .Q(O44[18]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[19]),
        .Q(O44[19]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[20]),
        .Q(O44[20]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[21]),
        .Q(O44[21]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[22]),
        .Q(O44[22]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[23]),
        .Q(O44[23]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[24]),
        .Q(O44[24]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[25]),
        .Q(O44[25]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[0]),
        .Q(O44[0]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[1]),
        .Q(O44[1]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[2]),
        .Q(O44[2]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I56[3]),
        .Q(O44[3]),
        .R(I17));
LUT2 #(
    .INIT(4'hD)) 
     \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0 
       (.I0(O39),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_reg ),
        .O(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.error_pointer_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0 ),
        .Q(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_reg ),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[7]),
        .Q(O26[4]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[8]),
        .Q(O26[5]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[9]),
        .Q(O26[6]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[10]),
        .Q(O26[7]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[11]),
        .Q(O26[8]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[12]),
        .Q(O26[9]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[13]),
        .Q(O26[10]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[14]),
        .Q(O26[11]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[15]),
        .Q(O26[12]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[16]),
        .Q(O26[13]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[17]),
        .Q(O26[14]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[18]),
        .Q(O26[15]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[19]),
        .Q(O26[16]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[20]),
        .Q(O26[17]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[21]),
        .Q(O26[18]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[22]),
        .Q(O26[19]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[23]),
        .Q(O26[20]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[24]),
        .Q(O26[21]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[25]),
        .Q(O26[22]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[26]),
        .Q(O26[23]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[27]),
        .Q(O26[24]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[28]),
        .Q(O26[25]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[3]),
        .Q(O26[0]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[4]),
        .Q(O26[1]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[5]),
        .Q(O26[2]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[1]),
        .D(s_axi_lite_wdata[6]),
        .Q(O26[3]),
        .R(I17));
LUT5 #(
    .INIT(32'hFFFFFEFF)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 ),
        .I1(O25),
        .I2(s2mm_irqdelay_wren),
        .I3(ch2_delay_cnt_en),
        .I4(I43),
        .O(O50));
LUT5 #(
    .INIT(32'hEFEFEFFF)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 
       (.I0(p_17_out),
        .I1(O11),
        .I2(O1),
        .I3(s2mm_scndry_resetn),
        .I4(mm2s_scndry_resetn),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 ));
LUT3 #(
    .INIT(8'h10)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4 
       (.I0(O27[1]),
        .I1(O27[0]),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6 ),
        .O(O25));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6 
       (.I0(O27[3]),
        .I1(O27[2]),
        .I2(O27[6]),
        .I3(O27[7]),
        .I4(O27[4]),
        .I5(O27[5]),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 ),
        .I1(O25),
        .I2(s2mm_irqdelay_wren),
        .I3(ch2_delay_cnt_en),
        .I4(I43),
        .I5(I46),
        .O(ch2_dly_fast_incr3_out));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABFF)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2 
       (.I0(O25),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(O1),
        .I4(O11),
        .I5(p_17_out),
        .O(O52));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 ),
        .I1(O25),
        .I2(s2mm_irqdelay_wren),
        .I3(ch2_delay_cnt_en),
        .I4(I43),
        .I5(p_15_out),
        .O(I67));
LUT6 #(
    .INIT(64'h0082000000820082)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 ),
        .I1(I37[3]),
        .I2(O27[7]),
        .I3(I43),
        .I4(I37[1]),
        .I5(O27[4]),
        .O(O64));
LUT4 #(
    .INIT(16'hB0BB)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 
       (.I0(O27[3]),
        .I1(I37[0]),
        .I2(I37[2]),
        .I3(O27[6]),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10 
       (.I0(O26[14]),
        .I1(I45[14]),
        .I2(O26[12]),
        .I3(I45[12]),
        .I4(I45[13]),
        .I5(O26[13]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11 
       (.I0(O26[9]),
        .I1(I45[9]),
        .I2(O26[10]),
        .I3(I45[10]),
        .I4(I45[11]),
        .I5(O26[11]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12 
       (.I0(O26[8]),
        .I1(I45[8]),
        .I2(O26[6]),
        .I3(I45[6]),
        .I4(I45[7]),
        .I5(O26[7]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13 
       (.I0(O26[5]),
        .I1(I45[5]),
        .I2(O26[3]),
        .I3(I45[3]),
        .I4(I45[4]),
        .I5(O26[4]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14 
       (.I0(O26[1]),
        .I1(I45[1]),
        .I2(O26[2]),
        .I3(I45[2]),
        .I4(I45[0]),
        .I5(O26[0]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6 
       (.I0(O26[21]),
        .I1(I45[21]),
        .I2(O26[22]),
        .I3(I45[22]),
        .I4(I45[23]),
        .I5(O26[23]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7 
       (.I0(O26[18]),
        .I1(I45[18]),
        .I2(O26[19]),
        .I3(I45[19]),
        .I4(I45[20]),
        .I5(O26[20]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9 
       (.I0(O26[15]),
        .I1(I45[15]),
        .I2(O26[16]),
        .I3(I45[16]),
        .I4(I45[17]),
        .I5(O26[17]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9 ));
CARRY4 \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2 
       (.CI(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ),
        .CO({\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_CO_UNCONNECTED [3],CO,\n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2 ,\n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,I42,\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6 ,\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7 }));
CARRY4 \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 
       (.CI(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ),
        .CO({\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ,\n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ,\n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ,\n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9 ,\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10 ,\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11 ,\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12 }));
CARRY4 \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 
       (.CI(1'b0),
        .CO({\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ,\n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ,\n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ,\n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13 ,\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14 ,I41}));
LUT3 #(
    .INIT(8'hCA)) 
     \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 
       (.I0(O24[1]),
        .I1(I5),
        .I2(ftch_cmnd_data),
        .O(O57));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 
       (.I0(O3),
        .I1(I4),
        .I2(I2[0]),
        .I3(O24[1]),
        .I4(I2[1]),
        .I5(I5),
        .O(O22));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 
       (.I0(O4),
        .I1(O23),
        .I2(I2[0]),
        .I3(\n_0_dmacr_i_reg[5] ),
        .I4(I2[1]),
        .I5(I3),
        .O(O21));
LUT4 #(
    .INIT(16'hF7F0)) 
     dly_irq_i_1
       (.I0(s_axi_lite_wdata[10]),
        .I1(I8),
        .I2(p_17_out),
        .I3(O11),
        .O(n_0_dly_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     dly_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dly_irq_i_1),
        .Q(O11),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I30),
        .Q(O5),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I28),
        .Q(O3),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I29),
        .Q(O4),
        .R(I17));
LUT5 #(
    .INIT(32'h88800800)) 
     \dmacr_i[0]_i_1 
       (.I0(I6),
        .I1(O9),
        .I2(E),
        .I3(O1),
        .I4(s_axi_lite_wdata[0]),
        .O(\n_0_dmacr_i[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \dmacr_i[0]_i_2 
       (.I0(O4),
        .I1(O3),
        .I2(O7),
        .I3(O6),
        .I4(O8),
        .I5(O5),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[10]_i_1__0 
       (.I0(O31),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[10]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[11]_i_1__0 
       (.I0(O30),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[11]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \dmacr_i[23]_i_3 
       (.I0(s_axi_lite_wdata[18]),
        .I1(s_axi_lite_wdata[15]),
        .I2(s_axi_lite_wdata[16]),
        .I3(s_axi_lite_wdata[17]),
        .I4(s_axi_lite_wdata[13]),
        .I5(s_axi_lite_wdata[20]),
        .O(O65));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[5]_i_1__0 
       (.I0(\n_0_dmacr_i_reg[5] ),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[5]_i_1__0 ));
LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[6]_i_1__0 
       (.I0(O35),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[7]_i_1__0 
       (.I0(O34),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[8]_i_1__0 
       (.I0(O33),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[8]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'h00A8)) 
     \dmacr_i[9]_i_1__0 
       (.I0(O32),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(E),
        .O(\n_0_dmacr_i[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[0]_i_1 ),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[10]_i_1__0 ),
        .Q(O31),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[11]_i_1__0 ),
        .Q(O30),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[9]),
        .Q(Q[0]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[10]),
        .Q(Q[1]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[11]),
        .Q(Q[2]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(1'b0),
        .Q(Q[3]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I16),
        .Q(O19),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I15),
        .Q(O18),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I14),
        .Q(O17),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I13),
        .Q(O16),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I12),
        .Q(O15),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I11),
        .Q(O14),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I10),
        .Q(O13),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I9),
        .Q(O12),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[21]),
        .Q(O27[0]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[22]),
        .Q(O27[1]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[23]),
        .Q(O27[2]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[24]),
        .Q(O27[3]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[25]),
        .Q(O27[4]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[26]),
        .Q(O27[5]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(O2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[27]),
        .Q(O27[6]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[28]),
        .Q(O27[7]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[1]),
        .Q(O24[0]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[2]),
        .Q(O24[1]),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[5]_i_1__0 ),
        .Q(\n_0_dmacr_i_reg[5] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[6]_i_1__0 ),
        .Q(O35),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[7]_i_1__0 ),
        .Q(O34),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[8]_i_1__0 ),
        .Q(O33),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[9]_i_1__0 ),
        .Q(O32),
        .R(1'b0));
LUT5 #(
    .INIT(32'h777F000F)) 
     err_irq_i_1
       (.I0(s_axi_lite_wdata[11]),
        .I1(I8),
        .I2(error_d1),
        .I3(O9),
        .I4(O20),
        .O(n_0_err_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     err_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_err_irq_i_1),
        .Q(O20),
        .R(I17));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     error_d1_i_1__0
       (.I0(O5),
        .I1(O8),
        .I2(O6),
        .I3(O7),
        .I4(O3),
        .I5(O4),
        .O(p_70_out));
FDRE #(
    .INIT(1'b0)) 
     error_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_70_out),
        .Q(error_d1),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     halted_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I26),
        .Q(O28),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     idle_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I27),
        .Q(O29),
        .R(1'b0));
LUT4 #(
    .INIT(16'h00A8)) 
     introut_i_1__0
       (.I0(introut04_out),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(O2),
        .O(n_0_introut_i_1__0));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     introut_i_2__0
       (.I0(Q[0]),
        .I1(O10),
        .I2(Q[1]),
        .I3(O11),
        .I4(O20),
        .I5(Q[2]),
        .O(introut04_out));
FDRE introut_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_introut_i_1__0),
        .Q(s2mm_introut),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF7F0)) 
     ioc_irq_i_1
       (.I0(s_axi_lite_wdata[9]),
        .I1(I8),
        .I2(p_18_out),
        .I3(O10),
        .O(n_0_ioc_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     ioc_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_ioc_irq_i_1),
        .Q(O10),
        .R(I17));
LUT4 #(
    .INIT(16'h2AAA)) 
     irqdelay_wren_i_1__0
       (.I0(E),
        .I1(n_0_irqdelay_wren_i_2__0),
        .I2(n_0_irqdelay_wren_i_3__0),
        .I3(n_0_irqdelay_wren_i_4__0),
        .O(irqdelay_wren0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqdelay_wren_i_2__0
       (.I0(s_axi_lite_wdata[24]),
        .I1(O27[3]),
        .I2(s_axi_lite_wdata[26]),
        .I3(O27[5]),
        .I4(O27[4]),
        .I5(s_axi_lite_wdata[25]),
        .O(n_0_irqdelay_wren_i_2__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqdelay_wren_i_3__0
       (.I0(s_axi_lite_wdata[23]),
        .I1(O27[2]),
        .I2(s_axi_lite_wdata[22]),
        .I3(O27[1]),
        .I4(O27[0]),
        .I5(s_axi_lite_wdata[21]),
        .O(n_0_irqdelay_wren_i_3__0));
LUT4 #(
    .INIT(16'h9009)) 
     irqdelay_wren_i_4__0
       (.I0(O27[7]),
        .I1(s_axi_lite_wdata[28]),
        .I2(O27[6]),
        .I3(s_axi_lite_wdata[27]),
        .O(n_0_irqdelay_wren_i_4__0));
FDRE irqdelay_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(s2mm_irqdelay_wren),
        .R(I17));
LUT4 #(
    .INIT(16'h2AAA)) 
     irqthresh_wren_i_1__0
       (.I0(E),
        .I1(n_0_irqthresh_wren_i_2__0),
        .I2(n_0_irqthresh_wren_i_3__0),
        .I3(n_0_irqthresh_wren_i_4__0),
        .O(irqthresh_wren0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqthresh_wren_i_2__0
       (.I0(s_axi_lite_wdata[16]),
        .I1(O16),
        .I2(s_axi_lite_wdata[18]),
        .I3(O14),
        .I4(O15),
        .I5(s_axi_lite_wdata[17]),
        .O(n_0_irqthresh_wren_i_2__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqthresh_wren_i_3__0
       (.I0(s_axi_lite_wdata[15]),
        .I1(O17),
        .I2(s_axi_lite_wdata[14]),
        .I3(O18),
        .I4(O19),
        .I5(s_axi_lite_wdata[13]),
        .O(n_0_irqthresh_wren_i_3__0));
LUT4 #(
    .INIT(16'h9009)) 
     irqthresh_wren_i_4__0
       (.I0(O12),
        .I1(s_axi_lite_wdata[20]),
        .I2(O13),
        .I3(s_axi_lite_wdata[19]),
        .O(n_0_irqthresh_wren_i_4__0));
FDRE irqthresh_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(s2mm_irqthresh_wren),
        .R(I17));
LUT1 #(
    .INIT(2'h1)) 
     s2mm_cmnd_data_inferred_i_1
       (.I0(O24[0]),
        .O(O48));
FDRE #(
    .INIT(1'b0)) 
     sg_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I33),
        .Q(O8),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     sg_ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0_0),
        .Q(sg_ftch_error),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     sg_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I31),
        .Q(O6),
        .R(I17));
FDRE #(
    .INIT(1'b0)) 
     sg_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I32),
        .Q(O7),
        .R(I17));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sg_updt_error_i_1__0
       (.I0(O4),
        .I1(O3),
        .I2(p_23_out),
        .I3(p_22_out),
        .I4(p_24_out),
        .I5(O5),
        .O(sg_updt_error0));
FDRE #(
    .INIT(1'b0)) 
     sg_updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(I17));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     soft_reset_re_i_1
       (.I0(O2),
        .I1(I7),
        .I2(soft_reset_d1),
        .O(O61));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     soft_reset_re_i_1__0
       (.I0(O2),
        .I1(I7),
        .I2(soft_reset_d1),
        .O(O62));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module axi_dma_0_axi_dma_reset
   (soft_reset_d1,
    O1,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    O2,
    mm2s_prmry_resetn,
    p_0_in,
    O18,
    O3,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aresetn,
    O29,
    O32,
    dm_mm2s_scndry_resetn,
    m_axi_sg_aclk,
    soft_reset,
    I20,
    mm2s_all_idle,
    I1,
    p_7_out_0,
    sts_received_d1,
    scndry_out,
    mm2s_stop,
    I2,
    I3,
    s_soft_reset_i,
    min_assert_sftrst,
    I4,
    sig_rst2all_stop_request,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    mm2s_halt_cmplt);
  output soft_reset_d1;
  output O1;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output O2;
  output mm2s_prmry_resetn;
  output p_0_in;
  output O18;
  output O3;
  output dm_m_axi_sg_aresetn;
  output m_axi_sg_aresetn;
  output O29;
  output O32;
  output dm_mm2s_scndry_resetn;
  input m_axi_sg_aclk;
  input soft_reset;
  input I20;
  input mm2s_all_idle;
  input I1;
  input p_7_out_0;
  input sts_received_d1;
  input scndry_out;
  input mm2s_stop;
  input I2;
  input I3;
  input s_soft_reset_i;
  input min_assert_sftrst;
  input I4;
  input sig_rst2all_stop_request;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input mm2s_halt_cmplt;

  wire I1;
  wire I2;
  wire I20;
  wire I3;
  wire I4;
  wire O1;
  wire O18;
  wire O2;
  wire O29;
  wire O3;
  wire O32;
  wire assert_sftrst_d1;
  wire dm_m_axi_sg_aresetn;
  wire dm_mm2s_scndry_resetn;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire min_assert_sftrst;
  wire min_assert_sftrst_0;
  wire mm2s_all_idle;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_halt_cmplt;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_resetn;
  wire mm2s_stop;
  wire n_0_2590;
  wire n_0_2591;
  wire \n_0_GNE_SYNC_RESET.halt_i_i_1 ;
  wire \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1 ;
  wire \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1 ;
  wire \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ;
  wire \n_0_GNE_SYNC_RESET.scndry_resetn_i_2 ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1 ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ;
  wire p_0_in;
  wire p_7_out_0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_1;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sft_rst_dly1;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  wire sig_rst2all_stop_request;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire sts_received_d1;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \FSM_sequential_mm2s_cs[2]_i_1 
       (.I0(O2),
        .O(p_0_in));
LUT5 #(
    .INIT(32'h00F04040)) 
     \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 
       (.I0(min_assert_sftrst_0),
        .I1(assert_sftrst_d1),
        .I2(scndry_out),
        .I3(I2),
        .I4(I3),
        .O(O3));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1 ),
        .Q(mm2s_cntrl_reset_out_n),
        .R(1'b0));
LUT6 #(
    .INIT(64'h1010101010101000)) 
     \GNE_SYNC_RESET.halt_i_i_1 
       (.I0(s_soft_reset_i_1),
        .I1(min_assert_sftrst_0),
        .I2(scndry_out),
        .I3(O1),
        .I4(mm2s_stop),
        .I5(soft_reset_re),
        .O(\n_0_GNE_SYNC_RESET.halt_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.halt_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.halt_i_i_1 ),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT4 #(
    .INIT(16'h4F44)) 
     \GNE_SYNC_RESET.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly7),
        .I1(min_assert_sftrst_0),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i_1),
        .O(\n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.min_assert_sftrst_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1 ),
        .Q(min_assert_sftrst_0),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \GNE_SYNC_RESET.prmry_reset_out_n_i_1 
       (.I0(min_assert_sftrst_0),
        .I1(scndry_out),
        .I2(s_soft_reset_i_1),
        .O(\n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.prmry_reset_out_n_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1 ),
        .Q(mm2s_prmry_reset_out_n),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.prmry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.scndry_resetn_i_2 ),
        .Q(mm2s_prmry_resetn),
        .R(I1));
LUT6 #(
    .INIT(64'hFF70707070707070)) 
     \GNE_SYNC_RESET.s_soft_reset_i_i_1 
       (.I0(I2),
        .I1(I3),
        .I2(s_soft_reset_i_1),
        .I3(mm2s_all_idle),
        .I4(soft_reset),
        .I5(mm2s_halt_cmplt),
        .O(\n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.s_soft_reset_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ),
        .Q(s_soft_reset_i_1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GNE_SYNC_RESET.scndry_resetn_i_2 
       (.I0(s_soft_reset_i_1),
        .I1(min_assert_sftrst_0),
        .O(\n_0_GNE_SYNC_RESET.scndry_resetn_i_2 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.scndry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.scndry_resetn_i_2 ),
        .Q(O2),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT4 #(
    .INIT(16'h4F44)) 
     \GNE_SYNC_RESET.sft_rst_dly1_i_1 
       (.I0(mm2s_all_idle),
        .I1(sft_rst_dly1),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i_1),
        .O(\n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1 ),
        .Q(sft_rst_dly1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly2_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly3_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly4_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly5_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly6_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \GNE_SYNC_RESET.sft_rst_dly7_i_1 
       (.I0(s_soft_reset_i_1),
        .I1(s_soft_reset_i_d1),
        .O(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly7_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(O1),
        .I1(sig_rst2all_stop_request),
        .O(O29));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT4 #(
    .INIT(16'hAB03)) 
     \I_SG_FETCH_QUEUE/counter[12]_i_1 
       (.I0(m_axi_sg_rlast),
        .I1(O2),
        .I2(I4),
        .I3(m_axi_sg_rvalid),
        .O(O32));
FDRE #(
    .INIT(1'b0)) 
     assert_sftrst_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst_0),
        .Q(assert_sftrst_d1),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     i_2590
       (.I0(O2),
        .O(n_0_2590));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT1 #(
    .INIT(2'h1)) 
     i_2591
       (.I0(O2),
        .O(n_0_2591));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT2 #(
    .INIT(4'hE)) 
     m_axis_ftch_sts_tready_i_1
       (.I0(O2),
        .I1(I4),
        .O(m_axi_sg_aresetn));
FDRE #(
    .INIT(1'b0)) 
     s_soft_reset_i_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i_1),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT5 #(
    .INIT(32'h111F0000)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(s_soft_reset_i_1),
        .I1(min_assert_sftrst_0),
        .I2(s_soft_reset_i),
        .I3(min_assert_sftrst),
        .I4(scndry_out),
        .O(dm_m_axi_sg_aresetn));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT3 #(
    .INIT(8'h02)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_i_1__0
       (.I0(scndry_out),
        .I1(min_assert_sftrst_0),
        .I2(s_soft_reset_i_1),
        .O(dm_mm2s_scndry_resetn));
FDRE #(
    .INIT(1'b0)) 
     soft_reset_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     soft_reset_re_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I20),
        .Q(soft_reset_re),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT4 #(
    .INIT(16'h04FF)) 
     \updt_desc_reg2[33]_i_1 
       (.I0(O1),
        .I1(p_7_out_0),
        .I2(sts_received_d1),
        .I3(O2),
        .O(O18));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module axi_dma_0_axi_dma_reset_1
   (s_soft_reset_i,
    min_assert_sftrst,
    O1,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    O2,
    s2mm_prmry_resetn,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    introut0,
    O19,
    fifo_sinit,
    D,
    s_axis_s2mm_sts_tready,
    queue_sinit,
    p_7_out,
    queue_sinit2,
    O20,
    O21,
    O22,
    O30,
    O31,
    dm_s2mm_scndry_resetn,
    m_axi_sg_aclk,
    I21,
    s2mm_all_idle,
    I1,
    I2,
    s_axi_lite_wdata,
    O37,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    p_13_out,
    sts_received_d1_1,
    FIFO_Full,
    mm2s_desc_flush,
    s2mm_run_stop_del,
    s2mm_desc_flush_del,
    m_axi_sg_rvalid,
    scndry_out,
    s2mm_stop,
    m_axi_sg_rlast,
    I22,
    I23,
    sig_s_h_halt_reg,
    I24,
    soft_reset,
    s2mm_halt_cmplt);
  output s_soft_reset_i;
  output min_assert_sftrst;
  output O1;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output O2;
  output s2mm_prmry_resetn;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output introut0;
  output [0:0]O19;
  output fifo_sinit;
  output [0:0]D;
  output s_axis_s2mm_sts_tready;
  output queue_sinit;
  output p_7_out;
  output queue_sinit2;
  output O20;
  output O21;
  output O22;
  output O30;
  output O31;
  output dm_s2mm_scndry_resetn;
  input m_axi_sg_aclk;
  input I21;
  input s2mm_all_idle;
  input I1;
  input I2;
  input [7:0]s_axi_lite_wdata;
  input [1:0]O37;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input p_13_out;
  input sts_received_d1_1;
  input FIFO_Full;
  input mm2s_desc_flush;
  input s2mm_run_stop_del;
  input s2mm_desc_flush_del;
  input m_axi_sg_rvalid;
  input scndry_out;
  input s2mm_stop;
  input m_axi_sg_rlast;
  input I22;
  input I23;
  input sig_s_h_halt_reg;
  input [0:0]I24;
  input soft_reset;
  input s2mm_halt_cmplt;

  wire [0:0]D;
  wire FIFO_Full;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire [0:0]I24;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire [0:0]O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O3;
  wire O30;
  wire O31;
  wire [1:0]O37;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire assert_sftrst_d1;
  wire dm_s2mm_scndry_resetn;
  wire fifo_sinit;
  wire introut0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire min_assert_sftrst;
  wire mm2s_desc_flush;
  wire n_0_2592;
  wire \n_0_GNE_SYNC_RESET.halt_i_i_1__0 ;
  wire \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1__0 ;
  wire \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0 ;
  wire \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ;
  wire \n_0_GNE_SYNC_RESET.scndry_resetn_i_1 ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1__0 ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly1_reg ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly2_reg ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly3_reg ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly4_reg ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly5_reg ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly6_reg ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly7_reg ;
  wire \n_0_dmacr_i[23]_i_2 ;
  wire p_13_out;
  wire p_7_out;
  wire queue_sinit;
  wire queue_sinit2;
  wire s2mm_all_idle;
  wire s2mm_desc_flush_del;
  wire s2mm_halt_cmplt;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_prmry_resetn;
  wire s2mm_run_stop_del;
  wire s2mm_stop;
  wire s2mm_sts_reset_out_n;
  wire [7:0]s_axi_lite_wdata;
  wire s_axis_s2mm_sts_tready;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_s_h_halt_reg;
  wire soft_reset;
  wire soft_reset_re;
  wire sts_received_d1_1;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_1 
       (.I0(O2),
        .O(fifo_sinit));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT4 #(
    .INIT(16'hAA8A)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_2 
       (.I0(O2),
        .I1(O1),
        .I2(p_13_out),
        .I3(sts_received_d1_1),
        .O(D));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \GEN_MM2S.queue_dout_new[90]_i_1 
       (.I0(mm2s_desc_flush),
        .I1(O2),
        .I2(I3),
        .O(queue_sinit));
LUT2 #(
    .INIT(4'hB)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3 
       (.I0(queue_sinit2),
        .I1(s2mm_run_stop_del),
        .O(p_7_out));
LUT5 #(
    .INIT(32'h0040F040)) 
     \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1 
       (.I0(min_assert_sftrst),
        .I1(assert_sftrst_d1),
        .I2(scndry_out),
        .I3(I22),
        .I4(I23),
        .O(O22));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \GEN_S2MM.queue_dout2_new[90]_i_1 
       (.I0(s2mm_desc_flush_del),
        .I1(O2),
        .I2(I3),
        .O(queue_sinit2));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_1 
       (.I0(O2),
        .I1(I3),
        .O(O19));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0 ),
        .Q(s2mm_sts_reset_out_n),
        .R(1'b0));
LUT6 #(
    .INIT(64'h1010101010101000)) 
     \GNE_SYNC_RESET.halt_i_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(min_assert_sftrst),
        .I2(scndry_out),
        .I3(O1),
        .I4(s2mm_stop),
        .I5(soft_reset_re),
        .O(\n_0_GNE_SYNC_RESET.halt_i_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.halt_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.halt_i_i_1__0 ),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT4 #(
    .INIT(16'h4F44)) 
     \GNE_SYNC_RESET.min_assert_sftrst_i_1__0 
       (.I0(\n_0_GNE_SYNC_RESET.sft_rst_dly7_reg ),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.min_assert_sftrst_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1__0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \GNE_SYNC_RESET.prmry_reset_out_n_i_1__0 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(s_soft_reset_i),
        .O(\n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.prmry_reset_out_n_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0 ),
        .Q(s2mm_prmry_reset_out_n),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.prmry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.scndry_resetn_i_1 ),
        .Q(s2mm_prmry_resetn),
        .R(I1));
LUT6 #(
    .INIT(64'hFF70707070707070)) 
     \GNE_SYNC_RESET.s_soft_reset_i_i_1 
       (.I0(I22),
        .I1(I23),
        .I2(s_soft_reset_i),
        .I3(s2mm_all_idle),
        .I4(soft_reset),
        .I5(s2mm_halt_cmplt),
        .O(\n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.s_soft_reset_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GNE_SYNC_RESET.scndry_resetn_i_1 
       (.I0(s_soft_reset_i),
        .I1(min_assert_sftrst),
        .O(\n_0_GNE_SYNC_RESET.scndry_resetn_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.scndry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.scndry_resetn_i_1 ),
        .Q(O2),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT4 #(
    .INIT(16'h4F44)) 
     \GNE_SYNC_RESET.sft_rst_dly1_i_1__0 
       (.I0(s2mm_all_idle),
        .I1(\n_0_GNE_SYNC_RESET.sft_rst_dly1_reg ),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1__0 ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly1_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly2_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly1_reg ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly2_reg ),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly3_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly2_reg ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly3_reg ),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly4_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly3_reg ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly4_reg ),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly5_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly4_reg ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly5_reg ),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly6_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly5_reg ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly6_reg ),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \GNE_SYNC_RESET.sft_rst_dly7_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly7_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly6_reg ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly7_reg ),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \I_RESET/sig_s_h_halt_reg_i_1__0 
       (.I0(O1),
        .I1(sig_s_h_halt_reg),
        .O(O30));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT5 #(
    .INIT(32'hBBBF888F)) 
     \I_SG_FETCH_QUEUE/counter[0]_i_1 
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .I2(O2),
        .I3(I3),
        .I4(I24),
        .O(O31));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT4 #(
    .INIT(16'h888F)) 
     \TLAST_GEN.sof_ftch_desc_i_3 
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .I2(O2),
        .I3(I3),
        .O(O21));
FDRE #(
    .INIT(1'b0)) 
     assert_sftrst_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \counter[12]_i_2 
       (.I0(m_axi_sg_rvalid),
        .I1(O2),
        .I2(I3),
        .O(O20));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \dmacr_i[0]_i_4 
       (.I0(I19),
        .I1(O2),
        .I2(I3),
        .O(introut0));
LUT6 #(
    .INIT(64'hCFAACFAACFAACFAF)) 
     \dmacr_i[16]_i_1 
       (.I0(I10),
        .I1(s_axi_lite_wdata[0]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[0]),
        .I4(O2),
        .I5(I3),
        .O(O10));
LUT6 #(
    .INIT(64'hCFAACFAACFAACFAF)) 
     \dmacr_i[16]_i_1__0 
       (.I0(I11),
        .I1(s_axi_lite_wdata[0]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[1]),
        .I4(O2),
        .I5(I3),
        .O(O11));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[17]_i_1 
       (.I0(I9),
        .I1(s_axi_lite_wdata[1]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[0]),
        .I4(O2),
        .I5(I3),
        .O(O9));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[17]_i_1__0 
       (.I0(I12),
        .I1(s_axi_lite_wdata[1]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[1]),
        .I4(O2),
        .I5(I3),
        .O(O12));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[18]_i_1 
       (.I0(I8),
        .I1(s_axi_lite_wdata[2]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[0]),
        .I4(O2),
        .I5(I3),
        .O(O8));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[18]_i_1__0 
       (.I0(I13),
        .I1(s_axi_lite_wdata[2]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[1]),
        .I4(O2),
        .I5(I3),
        .O(O13));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[19]_i_1 
       (.I0(I7),
        .I1(s_axi_lite_wdata[3]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[0]),
        .I4(O2),
        .I5(I3),
        .O(O7));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[19]_i_1__0 
       (.I0(I14),
        .I1(s_axi_lite_wdata[3]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[1]),
        .I4(O2),
        .I5(I3),
        .O(O14));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[20]_i_1 
       (.I0(I6),
        .I1(s_axi_lite_wdata[4]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[0]),
        .I4(O2),
        .I5(I3),
        .O(O6));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[20]_i_1__0 
       (.I0(I15),
        .I1(s_axi_lite_wdata[4]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[1]),
        .I4(O2),
        .I5(I3),
        .O(O15));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[21]_i_1 
       (.I0(I5),
        .I1(s_axi_lite_wdata[5]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[0]),
        .I4(O2),
        .I5(I3),
        .O(O5));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[21]_i_1__0 
       (.I0(I16),
        .I1(s_axi_lite_wdata[5]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[1]),
        .I4(O2),
        .I5(I3),
        .O(O16));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[22]_i_1 
       (.I0(I4),
        .I1(s_axi_lite_wdata[6]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[0]),
        .I4(O2),
        .I5(I3),
        .O(O4));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[22]_i_1__0 
       (.I0(I17),
        .I1(s_axi_lite_wdata[6]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[1]),
        .I4(O2),
        .I5(I3),
        .O(O17));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[23]_i_1 
       (.I0(I2),
        .I1(s_axi_lite_wdata[7]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[0]),
        .I4(O2),
        .I5(I3),
        .O(O3));
LUT6 #(
    .INIT(64'hC0AAC0AAC0AAC0A0)) 
     \dmacr_i[23]_i_1__0 
       (.I0(I18),
        .I1(s_axi_lite_wdata[7]),
        .I2(\n_0_dmacr_i[23]_i_2 ),
        .I3(O37[1]),
        .I4(O2),
        .I5(I3),
        .O(O18));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT5 #(
    .INIT(32'hEEEEEE0E)) 
     \dmacr_i[23]_i_2 
       (.I0(O2),
        .I1(I3),
        .I2(I20),
        .I3(s_axi_lite_wdata[1]),
        .I4(s_axi_lite_wdata[6]),
        .O(\n_0_dmacr_i[23]_i_2 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT1 #(
    .INIT(2'h1)) 
     i_2592
       (.I0(O2),
        .O(n_0_2592));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT2 #(
    .INIT(4'h2)) 
     s_axis_s2mm_sts_tready_INST_0
       (.I0(O2),
        .I1(FIFO_Full),
        .O(s_axis_s2mm_sts_tready));
FDRE #(
    .INIT(1'b0)) 
     s_soft_reset_i_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
LUT3 #(
    .INIT(8'h02)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(scndry_out),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i),
        .O(dm_s2mm_scndry_resetn));
FDRE #(
    .INIT(1'b0)) 
     soft_reset_re_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I21),
        .Q(soft_reset_re),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_rst_module" *) 
module axi_dma_0_axi_dma_rst_module
   (O1,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    SR,
    s_axi_lite_resetn,
    introut0,
    O17,
    p_0_in,
    O18,
    mm2s_halt,
    fifo_sinit,
    D,
    s2mm_halt,
    s_axis_s2mm_sts_tready,
    queue_sinit,
    p_7_out,
    queue_sinit2,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    s2mm_soft_reset_done,
    mm2s_soft_reset_done,
    soft_reset_d1,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    dm_mm2s_scndry_resetn,
    dm_s2mm_scndry_resetn,
    dm_m_axi_sg_aresetn,
    mm2s_prmry_resetn,
    s2mm_prmry_resetn,
    m_axi_sg_aresetn,
    I1,
    s_axi_lite_wdata,
    O37,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    p_7_out_0,
    sts_received_d1,
    p_13_out,
    sts_received_d1_1,
    FIFO_Full,
    mm2s_desc_flush,
    s2mm_run_stop_del,
    s2mm_desc_flush_del,
    m_axi_sg_rvalid,
    mm2s_stop,
    s2mm_stop,
    m_axi_sg_rlast,
    rdy,
    s_axi_lite_awaddr,
    sig_rst2all_stop_request,
    sig_s_h_halt_reg,
    I19,
    axi_resetn,
    m_axi_sg_aclk,
    s_axi_lite_aclk,
    mm2s_all_idle,
    soft_reset,
    mm2s_halt_cmplt,
    I20,
    s2mm_all_idle,
    s2mm_halt_cmplt,
    I21);
  output O1;
  output s2mm_scndry_resetn;
  output mm2s_scndry_resetn;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output [0:0]SR;
  output s_axi_lite_resetn;
  output introut0;
  output [0:0]O17;
  output p_0_in;
  output O18;
  output mm2s_halt;
  output fifo_sinit;
  output [0:0]D;
  output s2mm_halt;
  output s_axis_s2mm_sts_tready;
  output queue_sinit;
  output p_7_out;
  output queue_sinit2;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output s2mm_soft_reset_done;
  output mm2s_soft_reset_done;
  output soft_reset_d1;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output dm_mm2s_scndry_resetn;
  output dm_s2mm_scndry_resetn;
  output dm_m_axi_sg_aresetn;
  output mm2s_prmry_resetn;
  output s2mm_prmry_resetn;
  output m_axi_sg_aresetn;
  input I1;
  input [7:0]s_axi_lite_wdata;
  input [1:0]O37;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input p_7_out_0;
  input sts_received_d1;
  input p_13_out;
  input sts_received_d1_1;
  input FIFO_Full;
  input mm2s_desc_flush;
  input s2mm_run_stop_del;
  input s2mm_desc_flush_del;
  input m_axi_sg_rvalid;
  input mm2s_stop;
  input s2mm_stop;
  input m_axi_sg_rlast;
  input rdy;
  input [4:0]s_axi_lite_awaddr;
  input sig_rst2all_stop_request;
  input sig_s_h_halt_reg;
  input [0:0]I19;
  input axi_resetn;
  input m_axi_sg_aclk;
  input s_axi_lite_aclk;
  input mm2s_all_idle;
  input soft_reset;
  input mm2s_halt_cmplt;
  input I20;
  input s2mm_all_idle;
  input s2mm_halt_cmplt;
  input I21;

  wire [0:0]D;
  wire FIFO_Full;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [0:0]I19;
  wire I2;
  wire I20;
  wire I21;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire [0:0]O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire [1:0]O37;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]SR;
  wire axi_resetn;
  wire dm_m_axi_sg_aresetn;
  wire dm_mm2s_scndry_resetn;
  wire dm_s2mm_scndry_resetn;
  wire fifo_sinit;
  wire introut0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_hrdresetn;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire min_assert_sftrst;
  wire mm2s_all_idle;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_desc_flush;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_resetn;
  wire mm2s_scndry_resetn;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire n_0_REG_HRD_RST;
  wire \n_33_GEN_RESET_FOR_S2MM.RESET_I ;
  wire \n_8_GEN_RESET_FOR_MM2S.RESET_I ;
  wire p_0_in;
  wire p_13_out;
  wire p_7_out;
  wire p_7_out_0;
  wire queue_sinit;
  wire queue_sinit2;
  wire rdy;
  wire s2mm_all_idle;
  wire s2mm_desc_flush_del;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_prmry_resetn;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_sts_reset_out_n;
  wire s_axi_lite_aclk;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_resetn;
  wire [7:0]s_axi_lite_wdata;
  wire s_axis_s2mm_sts_tready;
  wire s_soft_reset_i;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg;
  wire soft_reset;
  wire soft_reset_d1;
  wire sts_received_d1;
  wire sts_received_d1_1;

axi_dma_0_axi_dma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.I1(n_0_REG_HRD_RST),
        .I2(s2mm_soft_reset_done),
        .I20(I20),
        .I3(mm2s_soft_reset_done),
        .I4(s2mm_scndry_resetn),
        .O1(mm2s_halt),
        .O18(O18),
        .O2(mm2s_scndry_resetn),
        .O29(O29),
        .O3(\n_8_GEN_RESET_FOR_MM2S.RESET_I ),
        .O32(O32),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .dm_mm2s_scndry_resetn(dm_mm2s_scndry_resetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .min_assert_sftrst(min_assert_sftrst),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_stop(mm2s_stop),
        .p_0_in(p_0_in),
        .p_7_out_0(p_7_out_0),
        .s_soft_reset_i(s_soft_reset_i),
        .scndry_out(m_axi_sg_hrdresetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .soft_reset(soft_reset),
        .soft_reset_d1(soft_reset_d1),
        .sts_received_d1(sts_received_d1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_8_GEN_RESET_FOR_MM2S.RESET_I ),
        .Q(mm2s_soft_reset_done),
        .R(1'b0));
axi_dma_0_axi_dma_reset_1 \GEN_RESET_FOR_S2MM.RESET_I 
       (.D(D),
        .FIFO_Full(FIFO_Full),
        .I1(n_0_REG_HRD_RST),
        .I10(I8),
        .I11(I9),
        .I12(I10),
        .I13(I11),
        .I14(I12),
        .I15(I13),
        .I16(I14),
        .I17(I15),
        .I18(I16),
        .I19(I17),
        .I2(I1),
        .I20(I18),
        .I21(I21),
        .I22(s2mm_soft_reset_done),
        .I23(mm2s_soft_reset_done),
        .I24(I19),
        .I3(mm2s_scndry_resetn),
        .I4(I2),
        .I5(I3),
        .I6(I4),
        .I7(I5),
        .I8(I6),
        .I9(I7),
        .O1(s2mm_halt),
        .O10(O8),
        .O11(O9),
        .O12(O10),
        .O13(O11),
        .O14(O12),
        .O15(O13),
        .O16(O14),
        .O17(O15),
        .O18(O16),
        .O19(O17),
        .O2(s2mm_scndry_resetn),
        .O20(O19),
        .O21(O20),
        .O22(\n_33_GEN_RESET_FOR_S2MM.RESET_I ),
        .O3(O1),
        .O30(O30),
        .O31(O31),
        .O37(O37),
        .O4(O2),
        .O5(O3),
        .O6(O4),
        .O7(O5),
        .O8(O6),
        .O9(O7),
        .dm_s2mm_scndry_resetn(dm_s2mm_scndry_resetn),
        .fifo_sinit(fifo_sinit),
        .introut0(introut0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .min_assert_sftrst(min_assert_sftrst),
        .mm2s_desc_flush(mm2s_desc_flush),
        .p_13_out(p_13_out),
        .p_7_out(p_7_out),
        .queue_sinit(queue_sinit),
        .queue_sinit2(queue_sinit2),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_desc_flush_del(s2mm_desc_flush_del),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_stop(s2mm_stop),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axis_s2mm_sts_tready(s_axis_s2mm_sts_tready),
        .s_soft_reset_i(s_soft_reset_i),
        .scndry_out(m_axi_sg_hrdresetn),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .soft_reset(soft_reset),
        .sts_received_d1_1(sts_received_d1_1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_33_GEN_RESET_FOR_S2MM.RESET_I ),
        .Q(s2mm_soft_reset_done),
        .R(1'b0));
axi_dma_0_cdc_sync REG_HRD_RST
       (.O1(n_0_REG_HRD_RST),
        .axi_resetn(axi_resetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .scndry_out(m_axi_sg_hrdresetn));
axi_dma_0_cdc_sync_2 REG_HRD_RST_OUT
       (.O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .SR(SR),
        .axi_resetn(axi_resetn),
        .rdy(rdy),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .scndry_out(s_axi_lite_resetn));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_cmdsts_if" *) 
module axi_dma_0_axi_dma_s2mm_cmdsts_if
   (p_8_out_0,
    p_10_out,
    p_9_out,
    s_axis_s2mm_cmd_tvalid_split,
    O1,
    O2,
    O3,
    D,
    m_axis_s2mm_sts_tready,
    dma_s2mm_error,
    Q,
    fifo_sinit,
    s2mm_decerr_i,
    m_axi_sg_aclk,
    s2mm_interr_i,
    s2mm_slverr_i,
    I7,
    O4,
    p_9_in,
    s2mm_scndry_resetn,
    s_axis_s2mm_cmd_tready,
    sts_received_d1,
    s2mm_halt,
    cmd_wr_mask,
    m_axis_s2mm_sts_tvalid_int,
    updt_desc_sts,
    I1,
    I2);
  output p_8_out_0;
  output p_10_out;
  output p_9_out;
  output s_axis_s2mm_cmd_tvalid_split;
  output O1;
  output O2;
  output O3;
  output [0:0]D;
  output m_axis_s2mm_sts_tready;
  output dma_s2mm_error;
  output [13:0]Q;
  input fifo_sinit;
  input s2mm_decerr_i;
  input m_axi_sg_aclk;
  input s2mm_interr_i;
  input s2mm_slverr_i;
  input I7;
  input [0:0]O4;
  input p_9_in;
  input s2mm_scndry_resetn;
  input s_axis_s2mm_cmd_tready;
  input sts_received_d1;
  input s2mm_halt;
  input cmd_wr_mask;
  input m_axis_s2mm_sts_tvalid_int;
  input [0:0]updt_desc_sts;
  input I1;
  input [13:0]I2;

  wire [0:0]D;
  wire I1;
  wire [13:0]I2;
  wire I7;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire [13:0]Q;
  wire cmd_wr_mask;
  wire dma_s2mm_error;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire \n_0_GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 ;
  wire n_0_s2mm_error_i_1;
  wire n_0_sts_received_i_i_1;
  wire n_0_sts_tready_i_1;
  wire p_10_out;
  wire p_8_out_0;
  wire p_9_in;
  wire p_9_out;
  wire s2mm_decerr_i;
  wire s2mm_halt;
  wire s2mm_interr_i;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sts_received_d1;
  wire [0:0]updt_desc_sts;

LUT5 #(
    .INIT(32'hFB000000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[32]_i_1 
       (.I0(sts_received_d1),
        .I1(O3),
        .I2(s2mm_halt),
        .I3(s2mm_scndry_resetn),
        .I4(O1),
        .O(D));
LUT5 #(
    .INIT(32'h40F04040)) 
     \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 
       (.I0(O4),
        .I1(p_9_in),
        .I2(s2mm_scndry_resetn),
        .I3(s_axis_s2mm_cmd_tready),
        .I4(s_axis_s2mm_cmd_tvalid_split),
        .O(\n_0_GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 ));
FDRE \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 ),
        .Q(s_axis_s2mm_cmd_tvalid_split),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFDF0010)) 
     \GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1 
       (.I0(O1),
        .I1(sts_received_d1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(cmd_wr_mask),
        .O(O2));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[0]),
        .Q(Q[0]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[10]),
        .Q(Q[10]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[11]),
        .Q(Q[11]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[12]),
        .Q(Q[12]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[13]),
        .Q(Q[13]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[1]),
        .Q(Q[1]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[2]),
        .Q(Q[2]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[3]),
        .Q(Q[3]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[4]),
        .Q(Q[4]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[5]),
        .Q(Q[5]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[6]),
        .Q(Q[6]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[7]),
        .Q(Q[7]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[8]),
        .Q(Q[8]),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2[9]),
        .Q(Q[9]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_decerr_i),
        .Q(p_8_out_0),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_interr_i),
        .Q(p_10_out),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I7),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_slverr_i),
        .Q(p_9_out),
        .R(fifo_sinit));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
     s2mm_error_i_1
       (.I0(O4),
        .I1(p_9_in),
        .I2(p_8_out_0),
        .I3(p_9_out),
        .I4(p_10_out),
        .I5(dma_s2mm_error),
        .O(n_0_s2mm_error_i_1));
FDRE s2mm_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_s2mm_error_i_1),
        .Q(dma_s2mm_error),
        .R(fifo_sinit));
LUT5 #(
    .INIT(32'hE0E000E0)) 
     sts_received_i_i_1
       (.I0(O3),
        .I1(m_axis_s2mm_sts_tvalid_int),
        .I2(s2mm_scndry_resetn),
        .I3(updt_desc_sts),
        .I4(I1),
        .O(n_0_sts_received_i_i_1));
FDRE #(
    .INIT(1'b0)) 
     sts_received_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sts_received_i_i_1),
        .Q(O3),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0C44)) 
     sts_tready_i_1
       (.I0(O3),
        .I1(s2mm_scndry_resetn),
        .I2(m_axis_s2mm_sts_tvalid_int),
        .I3(m_axis_s2mm_sts_tready),
        .O(n_0_sts_tready_i_1));
FDRE #(
    .INIT(1'b0)) 
     sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sts_tready_i_1),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_mngr" *) 
module axi_dma_0_axi_dma_s2mm_mngr
   (out,
    s2mm_all_idle,
    s_axis_s2mm_updtptr_tvalid,
    I49,
    updtptr_tlast,
    sts_received_d1,
    p_13_out,
    FIFO_Full,
    s2mm_stop,
    s2mm_desc_flush_del,
    s_axis_s2mm_cmd_tvalid_split,
    Din,
    queue_rden2_new,
    I65,
    O1,
    O2,
    O3,
    m_axis_s2mm_sts_tready,
    dma_s2mm_error,
    fifo_sinit,
    m_axi_sg_aclk,
    p_8_out,
    O4,
    O48,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    s2mm_run_stop_del,
    I1,
    I2,
    I3,
    I4,
    I5,
    s2mm_stop_i2_out,
    I6,
    I7,
    s2mm_halt_cmplt,
    I8,
    s2mm_scndry_resetn,
    s2mm_halt,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_cmd_tready,
    ch2_ftch_queue_empty,
    ptr2_queue_full,
    p_32_out,
    p_26_out,
    I9,
    mm2s_scndry_resetn,
    I10,
    m_axi_sg_aresetn,
    I11,
    in,
    m_axis_s2mm_sts_tvalid_int,
    I12,
    D,
    I13);
  output [47:0]out;
  output s2mm_all_idle;
  output s_axis_s2mm_updtptr_tvalid;
  output [27:0]I49;
  output updtptr_tlast;
  output sts_received_d1;
  output p_13_out;
  output FIFO_Full;
  output s2mm_stop;
  output s2mm_desc_flush_del;
  output s_axis_s2mm_cmd_tvalid_split;
  output [0:33]Din;
  output queue_rden2_new;
  output [0:0]I65;
  output O1;
  output O2;
  output O3;
  output m_axis_s2mm_sts_tready;
  output dma_s2mm_error;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input p_8_out;
  input [72:0]O4;
  input [0:0]O48;
  input s2mm_decerr_i;
  input s2mm_interr_i;
  input s2mm_slverr_i;
  input s2mm_run_stop_del;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input s2mm_stop_i2_out;
  input I6;
  input I7;
  input s2mm_halt_cmplt;
  input I8;
  input s2mm_scndry_resetn;
  input s2mm_halt;
  input s_axis_s2mm_sts_tvalid;
  input s_axis_s2mm_cmd_tready;
  input ch2_ftch_queue_empty;
  input ptr2_queue_full;
  input p_32_out;
  input p_26_out;
  input I9;
  input mm2s_scndry_resetn;
  input I10;
  input m_axi_sg_aresetn;
  input I11;
  input [0:32]in;
  input m_axis_s2mm_sts_tvalid_int;
  input I12;
  input [13:0]D;
  input [0:0]I13;

  wire [13:0]D;
  wire [0:33]Din;
  wire FIFO_Full;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [0:0]I13;
  wire I2;
  wire I3;
  wire I4;
  wire [27:0]I49;
  wire I5;
  wire I6;
  wire [0:0]I65;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [72:46]\^O4 ;
  wire ch2_ftch_queue_empty;
  wire cmd_wr_mask;
  wire desc_update_done;
  wire dma_s2mm_error;
  wire fifo_sinit;
  wire [0:32]in;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_scndry_resetn;
  wire \n_10_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_11_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_12_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_13_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_14_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_15_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_16_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_17_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_18_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_19_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_20_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_21_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_22_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_23_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_24_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_25_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_26_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_27_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_28_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_29_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_30_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_31_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_32_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_33_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_34_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_3_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_4_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_4_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS ;
  wire \n_5_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_5_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS ;
  wire \n_6_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_70_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF ;
  wire \n_7_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_7_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS ;
  wire \n_8_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_9_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire [32:32]p_0_out;
  wire p_13_out;
  wire p_26_out;
  wire p_32_out;
  wire ptr2_queue_full;
  wire queue_rden2_new;
  wire s2mm_all_idle;
  wire [13:0]s2mm_brcvd;
(* MARK_DEBUG *)   wire [149:0]s2mm_cmnd_data;
(* MARK_DEBUG *)   wire s2mm_cmnd_wr;
(* MARK_DEBUG *)   wire s2mm_decerr;
  wire s2mm_decerr_i;
  wire s2mm_desc_flush_del;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
(* MARK_DEBUG *)   wire s2mm_interr;
  wire s2mm_interr_i;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
(* MARK_DEBUG *)   wire s2mm_slverr;
  wire s2mm_slverr_i;
  wire s2mm_stop;
  wire s2mm_stop_i2_out;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire s_axis_s2mm_sts_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire sts_received_d1;
  wire stsstrm_fifo_empty;
  wire [33:33]updt_desc_sts;
  wire updt_sts;
  wire updtptr_tlast;
  wire writing_app_fields;

  assign \^O4 [72:46] = O4[72:46];
  assign out[47:16] = s2mm_cmnd_data[63:32];
  assign out[15] = s2mm_cmnd_data[30];
  assign out[14] = s2mm_cmnd_data[23];
  assign out[13:0] = s2mm_cmnd_data[13:0];
  assign s2mm_cmnd_data[63:32] = O4[31:0];
  assign s2mm_cmnd_data[23] = O48[0];
  assign s2mm_cmnd_data[13:0] = O4[45:32];
  assign s2mm_cmnd_wr = p_8_out;
axi_dma_0_axi_dma_s2mm_sg_if \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF 
       (.D({I13,\n_7_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS }),
        .Din(Din),
        .I1(I1),
        .I10(s2mm_brcvd),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I49(I49),
        .I5(I5),
        .I6(p_13_out),
        .I65(I65),
        .I7(\n_5_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS ),
        .I8(I8),
        .I9(\n_4_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS ),
        .O1(s_axis_s2mm_updtptr_tvalid),
        .O2(sts_received_d1),
        .O3(\n_70_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF ),
        .O4(\^O4 [72:47]),
        .O5(O1),
        .Q({p_0_out,\n_3_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_4_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_5_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_6_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_7_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_8_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_9_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_10_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_11_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_12_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_13_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_14_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_15_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_16_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_17_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_18_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_19_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_20_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_21_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_22_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_23_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_24_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_25_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_26_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_27_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_28_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_29_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_30_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_31_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_32_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_33_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_34_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM }),
        .cmd_wr_mask(cmd_wr_mask),
        .desc_update_done(desc_update_done),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_11_in(s2mm_decerr),
        .p_12_in(s2mm_slverr),
        .p_13_in(s2mm_interr),
        .p_9_in(s2mm_cmnd_wr),
        .ptr2_queue_full(ptr2_queue_full),
        .s2mm_halt(s2mm_halt),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .stsstrm_fifo_empty(stsstrm_fifo_empty),
        .updt_desc_sts(updt_desc_sts),
        .updt_sts(updt_sts),
        .updtptr_tlast(updtptr_tlast),
        .writing_app_fields(writing_app_fields));
axi_dma_0_axi_dma_s2mm_sm \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM 
       (.I1(s2mm_desc_flush_del),
        .I11(I11),
        .I12(I12),
        .I2(s_axis_s2mm_cmd_tvalid_split),
        .I3(s_axis_s2mm_updtptr_tvalid),
        .O1(s2mm_all_idle),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .desc_update_done(desc_update_done),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_26_out(p_26_out),
        .p_32_out(p_32_out),
        .queue_rden2_new(queue_rden2_new),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_stop_i2_out(s2mm_stop_i2_out));
axi_dma_0_axi_dma_s2mm_sts_strm \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM 
       (.FIFO_Full(FIFO_Full),
        .I8(I8),
        .Q({p_0_out,\n_3_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_4_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_5_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_6_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_7_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_8_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_9_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_10_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_11_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_12_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_13_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_14_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_15_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_16_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_17_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_18_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_19_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_20_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_21_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_22_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_23_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_24_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_25_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_26_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_27_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_28_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_29_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_30_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_31_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_32_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_33_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_34_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM }),
        .fifo_sinit(fifo_sinit),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .stsstrm_fifo_empty(stsstrm_fifo_empty),
        .updt_sts(updt_sts),
        .writing_app_fields(writing_app_fields));
axi_dma_0_axi_dma_s2mm_cmdsts_if \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS 
       (.D(\n_7_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS ),
        .I1(\n_70_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF ),
        .I2(D),
        .I7(I7),
        .O1(\n_4_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS ),
        .O2(\n_5_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS ),
        .O3(p_13_out),
        .O4(\^O4 [46]),
        .Q(s2mm_brcvd),
        .cmd_wr_mask(cmd_wr_mask),
        .dma_s2mm_error(dma_s2mm_error),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .p_10_out(s2mm_interr),
        .p_8_out_0(s2mm_decerr),
        .p_9_in(s2mm_cmnd_wr),
        .p_9_out(s2mm_slverr),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sts_received_d1(sts_received_d1),
        .updt_desc_sts(updt_desc_sts));
axi_dma_0_axi_dma_s2mm_sts_mngr \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR 
       (.I10(I10),
        .I9(I9),
        .O2(O2),
        .O3(O3),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I6),
        .Q(s2mm_desc_flush_del),
        .R(fifo_sinit));
FDRE \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_stop_i2_out),
        .Q(s2mm_stop),
        .R(fifo_sinit));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s2mm_cmnd_data[149]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s2mm_cmnd_data[148]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(s2mm_cmnd_data[139]));
LUT1 #(
    .INIT(2'h2)) 
     i_100
       (.I0(1'b0),
        .O(s2mm_cmnd_data[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_101
       (.I0(1'b0),
        .O(s2mm_cmnd_data[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_102
       (.I0(1'b0),
        .O(s2mm_cmnd_data[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(s2mm_cmnd_data[138]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(s2mm_cmnd_data[137]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(s2mm_cmnd_data[136]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(s2mm_cmnd_data[135]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(s2mm_cmnd_data[134]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(s2mm_cmnd_data[133]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(s2mm_cmnd_data[132]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(s2mm_cmnd_data[131]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(s2mm_cmnd_data[130]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s2mm_cmnd_data[147]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(1'b0),
        .O(s2mm_cmnd_data[129]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(1'b0),
        .O(s2mm_cmnd_data[128]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(1'b0),
        .O(s2mm_cmnd_data[127]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(1'b0),
        .O(s2mm_cmnd_data[126]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(1'b0),
        .O(s2mm_cmnd_data[125]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(1'b0),
        .O(s2mm_cmnd_data[124]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(1'b0),
        .O(s2mm_cmnd_data[123]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(1'b0),
        .O(s2mm_cmnd_data[122]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(1'b0),
        .O(s2mm_cmnd_data[121]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(1'b0),
        .O(s2mm_cmnd_data[120]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s2mm_cmnd_data[146]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(1'b0),
        .O(s2mm_cmnd_data[119]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(1'b0),
        .O(s2mm_cmnd_data[118]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(1'b0),
        .O(s2mm_cmnd_data[117]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(1'b0),
        .O(s2mm_cmnd_data[116]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(1'b0),
        .O(s2mm_cmnd_data[115]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(1'b0),
        .O(s2mm_cmnd_data[114]));
LUT1 #(
    .INIT(2'h2)) 
     i_36
       (.I0(1'b0),
        .O(s2mm_cmnd_data[113]));
LUT1 #(
    .INIT(2'h2)) 
     i_37
       (.I0(1'b0),
        .O(s2mm_cmnd_data[112]));
LUT1 #(
    .INIT(2'h2)) 
     i_38
       (.I0(1'b0),
        .O(s2mm_cmnd_data[111]));
LUT1 #(
    .INIT(2'h2)) 
     i_39
       (.I0(1'b0),
        .O(s2mm_cmnd_data[110]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s2mm_cmnd_data[145]));
LUT1 #(
    .INIT(2'h2)) 
     i_40
       (.I0(1'b0),
        .O(s2mm_cmnd_data[109]));
LUT1 #(
    .INIT(2'h2)) 
     i_41
       (.I0(1'b0),
        .O(s2mm_cmnd_data[108]));
LUT1 #(
    .INIT(2'h2)) 
     i_42
       (.I0(1'b0),
        .O(s2mm_cmnd_data[107]));
LUT1 #(
    .INIT(2'h2)) 
     i_43
       (.I0(1'b0),
        .O(s2mm_cmnd_data[106]));
LUT1 #(
    .INIT(2'h2)) 
     i_44
       (.I0(1'b0),
        .O(s2mm_cmnd_data[105]));
LUT1 #(
    .INIT(2'h2)) 
     i_45
       (.I0(1'b0),
        .O(s2mm_cmnd_data[104]));
LUT1 #(
    .INIT(2'h2)) 
     i_46
       (.I0(1'b0),
        .O(s2mm_cmnd_data[103]));
LUT1 #(
    .INIT(2'h2)) 
     i_47
       (.I0(1'b0),
        .O(s2mm_cmnd_data[102]));
LUT1 #(
    .INIT(2'h2)) 
     i_48
       (.I0(1'b0),
        .O(s2mm_cmnd_data[101]));
LUT1 #(
    .INIT(2'h2)) 
     i_49
       (.I0(1'b0),
        .O(s2mm_cmnd_data[100]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s2mm_cmnd_data[144]));
LUT1 #(
    .INIT(2'h2)) 
     i_50
       (.I0(1'b0),
        .O(s2mm_cmnd_data[99]));
LUT1 #(
    .INIT(2'h2)) 
     i_51
       (.I0(1'b0),
        .O(s2mm_cmnd_data[98]));
LUT1 #(
    .INIT(2'h2)) 
     i_52
       (.I0(1'b0),
        .O(s2mm_cmnd_data[97]));
LUT1 #(
    .INIT(2'h2)) 
     i_53
       (.I0(1'b0),
        .O(s2mm_cmnd_data[96]));
LUT1 #(
    .INIT(2'h2)) 
     i_54
       (.I0(1'b0),
        .O(s2mm_cmnd_data[95]));
LUT1 #(
    .INIT(2'h2)) 
     i_55
       (.I0(1'b0),
        .O(s2mm_cmnd_data[94]));
LUT1 #(
    .INIT(2'h2)) 
     i_56
       (.I0(1'b0),
        .O(s2mm_cmnd_data[93]));
LUT1 #(
    .INIT(2'h2)) 
     i_57
       (.I0(1'b0),
        .O(s2mm_cmnd_data[92]));
LUT1 #(
    .INIT(2'h2)) 
     i_58
       (.I0(1'b0),
        .O(s2mm_cmnd_data[91]));
LUT1 #(
    .INIT(2'h2)) 
     i_59
       (.I0(1'b0),
        .O(s2mm_cmnd_data[90]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s2mm_cmnd_data[143]));
LUT1 #(
    .INIT(2'h2)) 
     i_60
       (.I0(1'b0),
        .O(s2mm_cmnd_data[89]));
LUT1 #(
    .INIT(2'h2)) 
     i_61
       (.I0(1'b0),
        .O(s2mm_cmnd_data[88]));
LUT1 #(
    .INIT(2'h2)) 
     i_62
       (.I0(1'b0),
        .O(s2mm_cmnd_data[87]));
LUT1 #(
    .INIT(2'h2)) 
     i_63
       (.I0(1'b0),
        .O(s2mm_cmnd_data[86]));
LUT1 #(
    .INIT(2'h2)) 
     i_64
       (.I0(1'b0),
        .O(s2mm_cmnd_data[85]));
LUT1 #(
    .INIT(2'h2)) 
     i_65
       (.I0(1'b0),
        .O(s2mm_cmnd_data[84]));
LUT1 #(
    .INIT(2'h2)) 
     i_66
       (.I0(1'b0),
        .O(s2mm_cmnd_data[83]));
LUT1 #(
    .INIT(2'h2)) 
     i_67
       (.I0(1'b0),
        .O(s2mm_cmnd_data[82]));
LUT1 #(
    .INIT(2'h2)) 
     i_68
       (.I0(1'b0),
        .O(s2mm_cmnd_data[81]));
LUT1 #(
    .INIT(2'h2)) 
     i_69
       (.I0(1'b0),
        .O(s2mm_cmnd_data[80]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s2mm_cmnd_data[142]));
LUT1 #(
    .INIT(2'h2)) 
     i_70
       (.I0(1'b0),
        .O(s2mm_cmnd_data[79]));
LUT1 #(
    .INIT(2'h2)) 
     i_71
       (.I0(1'b0),
        .O(s2mm_cmnd_data[78]));
LUT1 #(
    .INIT(2'h2)) 
     i_72
       (.I0(1'b0),
        .O(s2mm_cmnd_data[77]));
LUT1 #(
    .INIT(2'h2)) 
     i_73
       (.I0(1'b0),
        .O(s2mm_cmnd_data[76]));
LUT1 #(
    .INIT(2'h2)) 
     i_74
       (.I0(1'b0),
        .O(s2mm_cmnd_data[75]));
LUT1 #(
    .INIT(2'h2)) 
     i_75
       (.I0(1'b0),
        .O(s2mm_cmnd_data[74]));
LUT1 #(
    .INIT(2'h2)) 
     i_76
       (.I0(1'b0),
        .O(s2mm_cmnd_data[73]));
LUT1 #(
    .INIT(2'h2)) 
     i_77
       (.I0(1'b0),
        .O(s2mm_cmnd_data[72]));
LUT1 #(
    .INIT(2'h2)) 
     i_78
       (.I0(1'b0),
        .O(s2mm_cmnd_data[71]));
LUT1 #(
    .INIT(2'h2)) 
     i_79
       (.I0(1'b0),
        .O(s2mm_cmnd_data[70]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(s2mm_cmnd_data[141]));
LUT1 #(
    .INIT(2'h2)) 
     i_80
       (.I0(1'b0),
        .O(s2mm_cmnd_data[69]));
LUT1 #(
    .INIT(2'h2)) 
     i_81
       (.I0(1'b0),
        .O(s2mm_cmnd_data[68]));
LUT1 #(
    .INIT(2'h2)) 
     i_82
       (.I0(1'b0),
        .O(s2mm_cmnd_data[67]));
LUT1 #(
    .INIT(2'h2)) 
     i_83
       (.I0(1'b0),
        .O(s2mm_cmnd_data[66]));
LUT1 #(
    .INIT(2'h2)) 
     i_84
       (.I0(1'b0),
        .O(s2mm_cmnd_data[65]));
LUT1 #(
    .INIT(2'h2)) 
     i_85
       (.I0(1'b0),
        .O(s2mm_cmnd_data[64]));
LUT1 #(
    .INIT(2'h2)) 
     i_86
       (.I0(1'b1),
        .O(s2mm_cmnd_data[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_87
       (.I0(1'b0),
        .O(s2mm_cmnd_data[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_88
       (.I0(1'b0),
        .O(s2mm_cmnd_data[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_89
       (.I0(1'b0),
        .O(s2mm_cmnd_data[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(s2mm_cmnd_data[140]));
LUT1 #(
    .INIT(2'h2)) 
     i_90
       (.I0(1'b0),
        .O(s2mm_cmnd_data[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_91
       (.I0(1'b0),
        .O(s2mm_cmnd_data[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_92
       (.I0(1'b0),
        .O(s2mm_cmnd_data[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_93
       (.I0(1'b0),
        .O(s2mm_cmnd_data[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_94
       (.I0(1'b0),
        .O(s2mm_cmnd_data[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_95
       (.I0(1'b0),
        .O(s2mm_cmnd_data[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_96
       (.I0(1'b0),
        .O(s2mm_cmnd_data[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_97
       (.I0(1'b0),
        .O(s2mm_cmnd_data[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_98
       (.I0(1'b0),
        .O(s2mm_cmnd_data[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_99
       (.I0(1'b0),
        .O(s2mm_cmnd_data[17]));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sg_if" *) 
module axi_dma_0_axi_dma_s2mm_sg_if
   (O1,
    I49,
    updtptr_tlast,
    O2,
    desc_update_done,
    cmd_wr_mask,
    writing_app_fields,
    updt_sts,
    updt_desc_sts,
    Din,
    O3,
    I65,
    O5,
    I1,
    m_axi_sg_aclk,
    fifo_sinit,
    I2,
    O4,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    stsstrm_fifo_empty,
    s2mm_scndry_resetn,
    s2mm_halt,
    I9,
    Q,
    p_11_in,
    p_12_in,
    p_13_in,
    I10,
    p_9_in,
    ptr2_queue_full,
    D);
  output O1;
  output [27:0]I49;
  output updtptr_tlast;
  output O2;
  output desc_update_done;
  output cmd_wr_mask;
  output writing_app_fields;
  output updt_sts;
  output [0:0]updt_desc_sts;
  output [0:33]Din;
  output O3;
  output [0:0]I65;
  output O5;
  input I1;
  input m_axi_sg_aclk;
  input fifo_sinit;
  input I2;
  input [25:0]O4;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input stsstrm_fifo_empty;
  input s2mm_scndry_resetn;
  input s2mm_halt;
  input I9;
  input [32:0]Q;
  input p_11_in;
  input p_12_in;
  input p_13_in;
  input [13:0]I10;
  input p_9_in;
  input ptr2_queue_full;
  input [1:0]D;

  wire [1:0]D;
  wire [0:33]Din;
  wire I1;
  wire [13:0]I10;
  wire I2;
  wire I3;
  wire I4;
  wire [27:0]I49;
  wire I5;
  wire I6;
  wire [0:0]I65;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [25:0]O4;
  wire O5;
  wire [32:0]Q;
  wire cmd_wr_mask;
  wire desc_update_done;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_3 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_2 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_2 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.updt_sts_i_1 ;
  wire \n_0_GEN_SOF_QUEUE_MODE.sof_count[0]_i_1 ;
  wire \n_0_GEN_SOF_QUEUE_MODE.sof_count[1]_i_1 ;
  wire \n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_1 ;
  wire \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_1 ;
  wire \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_2 ;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_9_in;
  wire ptr2_queue_full;
  wire s2mm_halt;
  wire s2mm_scndry_resetn;
  wire s2mm_sts_received_clr;
  wire [2:0]sof_count;
  wire sof_received;
  wire sts_received_re;
  wire sts_shftenbl2_out;
  wire stsstrm_fifo_empty;
  wire [0:0]updt_desc_sts;
  wire updt_sts;
  wire [33:0]updt_zero_reg3;
  wire [33:0]updt_zero_reg4;
  wire [33:0]updt_zero_reg5;
  wire [33:0]updt_zero_reg6;
  wire updtptr_tlast;
  wire writing_app_fields;

LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1 
       (.I0(I10[0]),
        .I1(sts_received_re),
        .I2(Q[0]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[0]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1 
       (.I0(I10[10]),
        .I1(sts_received_re),
        .I2(Q[10]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[10]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1 
       (.I0(I10[11]),
        .I1(sts_received_re),
        .I2(Q[11]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[11]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1 
       (.I0(I10[12]),
        .I1(sts_received_re),
        .I2(Q[12]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[12]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1 
       (.I0(I10[13]),
        .I1(sts_received_re),
        .I2(Q[13]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[13]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1 
       (.I0(Q[14]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[14]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1 
       (.I0(Q[15]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[15]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1 
       (.I0(Q[16]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[16]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1 
       (.I0(Q[17]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[17]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1 
       (.I0(Q[18]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[18]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1 
       (.I0(Q[19]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[19]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1 
       (.I0(I10[1]),
        .I1(sts_received_re),
        .I2(Q[1]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[1]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1 
       (.I0(Q[20]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[20]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1 
       (.I0(Q[21]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[21]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1 
       (.I0(Q[22]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[22]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1 
       (.I0(Q[23]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[23]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1 
       (.I0(Q[24]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[24]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1 
       (.I0(Q[25]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[25]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1 
       (.I0(I9),
        .I1(sts_received_re),
        .I2(Q[26]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[26]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1 
       (.I0(sof_received),
        .I1(sts_received_re),
        .I2(Q[27]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[27]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1 
       (.I0(p_13_in),
        .I1(sts_received_re),
        .I2(Q[28]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[28]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1 
       (.I0(p_12_in),
        .I1(sts_received_re),
        .I2(Q[29]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[29]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1 
       (.I0(I10[2]),
        .I1(sts_received_re),
        .I2(Q[2]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[2]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 
       (.I0(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .I1(s2mm_scndry_resetn),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF1500FFFFFFFF)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 
       (.I0(I8),
        .I1(stsstrm_fifo_empty),
        .I2(writing_app_fields),
        .I3(updt_sts),
        .I4(sts_received_re),
        .I5(s2mm_scndry_resetn),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_3 
       (.I0(p_11_in),
        .I1(sts_received_re),
        .I2(Q[30]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[30]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_3 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_2 ),
        .I2(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .I3(Din[2]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1 ));
LUT6 #(
    .INIT(64'h000000FBFBFB00FB)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_2 
       (.I0(s2mm_halt),
        .I1(I6),
        .I2(O2),
        .I3(updt_zero_reg3[31]),
        .I4(writing_app_fields),
        .I5(Q[31]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_2 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2 ),
        .I2(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .I3(Din[1]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1 ));
LUT6 #(
    .INIT(64'hFFDF0010FFDFFFDF)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2 
       (.I0(I9),
        .I1(O2),
        .I2(I6),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(updt_zero_reg3[32]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2 ));
LUT5 #(
    .INIT(32'h0020AAAA)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 
       (.I0(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .I1(O2),
        .I2(I6),
        .I3(s2mm_halt),
        .I4(s2mm_scndry_resetn),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_2 
       (.I0(Q[32]),
        .I1(writing_app_fields),
        .I2(updt_zero_reg3[33]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_2 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1 
       (.I0(I10[3]),
        .I1(sts_received_re),
        .I2(Q[3]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[3]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1 
       (.I0(I10[4]),
        .I1(sts_received_re),
        .I2(Q[4]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[4]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1 
       (.I0(I10[5]),
        .I1(sts_received_re),
        .I2(Q[5]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[5]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1 
       (.I0(I10[6]),
        .I1(sts_received_re),
        .I2(Q[6]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[6]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1 
       (.I0(I10[7]),
        .I1(sts_received_re),
        .I2(Q[7]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[7]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1 
       (.I0(I10[8]),
        .I1(sts_received_re),
        .I2(Q[8]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[8]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1 
       (.I0(I10[9]),
        .I1(sts_received_re),
        .I2(Q[9]),
        .I3(writing_app_fields),
        .I4(updt_zero_reg3[9]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1 ),
        .Q(Din[33]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1 ),
        .Q(Din[23]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1 ),
        .Q(Din[22]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1 ),
        .Q(Din[21]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1 ),
        .Q(Din[20]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1 ),
        .Q(Din[19]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1 ),
        .Q(Din[18]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1 ),
        .Q(Din[17]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1 ),
        .Q(Din[16]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1 ),
        .Q(Din[15]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1 ),
        .Q(Din[14]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1 ),
        .Q(Din[32]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1 ),
        .Q(Din[13]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1 ),
        .Q(Din[12]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1 ),
        .Q(Din[11]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1 ),
        .Q(Din[10]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1 ),
        .Q(Din[9]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1 ),
        .Q(Din[8]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1 ),
        .Q(Din[7]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1 ),
        .Q(Din[6]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1 ),
        .Q(Din[5]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1 ),
        .Q(Din[4]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1 ),
        .Q(Din[31]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_3 ),
        .Q(Din[3]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1 ),
        .Q(Din[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1 ),
        .Q(Din[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_2 ),
        .Q(updt_desc_sts),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1 ),
        .Q(Din[30]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1 ),
        .Q(Din[29]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1 ),
        .Q(Din[28]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1 ),
        .Q(Din[27]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1 ),
        .Q(Din[26]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1 ),
        .Q(Din[25]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1 ),
        .Q(Din[24]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
LUT4 #(
    .INIT(16'h04FF)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 
       (.I0(O2),
        .I1(I6),
        .I2(s2mm_halt),
        .I3(s2mm_scndry_resetn),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
LUT4 #(
    .INIT(16'h1500)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_2 
       (.I0(I8),
        .I1(stsstrm_fifo_empty),
        .I2(writing_app_fields),
        .I3(updt_sts),
        .O(sts_shftenbl2_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[0]),
        .Q(updt_zero_reg3[0]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[10]),
        .Q(updt_zero_reg3[10]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[11]),
        .Q(updt_zero_reg3[11]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[12]),
        .Q(updt_zero_reg3[12]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[13]),
        .Q(updt_zero_reg3[13]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[14]),
        .Q(updt_zero_reg3[14]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[15]),
        .Q(updt_zero_reg3[15]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[16]),
        .Q(updt_zero_reg3[16]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[17]),
        .Q(updt_zero_reg3[17]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[18]),
        .Q(updt_zero_reg3[18]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[19]),
        .Q(updt_zero_reg3[19]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[1]),
        .Q(updt_zero_reg3[1]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[20]),
        .Q(updt_zero_reg3[20]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[21]),
        .Q(updt_zero_reg3[21]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[22]),
        .Q(updt_zero_reg3[22]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[23]),
        .Q(updt_zero_reg3[23]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[24]),
        .Q(updt_zero_reg3[24]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[25]),
        .Q(updt_zero_reg3[25]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[26]),
        .Q(updt_zero_reg3[26]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[27]),
        .Q(updt_zero_reg3[27]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[28]),
        .Q(updt_zero_reg3[28]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[29]),
        .Q(updt_zero_reg3[29]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[2]),
        .Q(updt_zero_reg3[2]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[30]),
        .Q(updt_zero_reg3[30]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[31]),
        .Q(updt_zero_reg3[31]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[32]),
        .Q(updt_zero_reg3[32]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[33]),
        .Q(updt_zero_reg3[33]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[3]),
        .Q(updt_zero_reg3[3]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[4]),
        .Q(updt_zero_reg3[4]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[5]),
        .Q(updt_zero_reg3[5]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[6]),
        .Q(updt_zero_reg3[6]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[7]),
        .Q(updt_zero_reg3[7]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[8]),
        .Q(updt_zero_reg3[8]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[9]),
        .Q(updt_zero_reg3[9]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[0]),
        .Q(updt_zero_reg4[0]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[10]),
        .Q(updt_zero_reg4[10]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[11]),
        .Q(updt_zero_reg4[11]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[12]),
        .Q(updt_zero_reg4[12]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[13]),
        .Q(updt_zero_reg4[13]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[14]),
        .Q(updt_zero_reg4[14]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[15]),
        .Q(updt_zero_reg4[15]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[16]),
        .Q(updt_zero_reg4[16]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[17]),
        .Q(updt_zero_reg4[17]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[18]),
        .Q(updt_zero_reg4[18]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[19]),
        .Q(updt_zero_reg4[19]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[1]),
        .Q(updt_zero_reg4[1]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[20]),
        .Q(updt_zero_reg4[20]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[21]),
        .Q(updt_zero_reg4[21]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[22]),
        .Q(updt_zero_reg4[22]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[23]),
        .Q(updt_zero_reg4[23]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[24]),
        .Q(updt_zero_reg4[24]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[25]),
        .Q(updt_zero_reg4[25]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[26]),
        .Q(updt_zero_reg4[26]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[27]),
        .Q(updt_zero_reg4[27]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[28]),
        .Q(updt_zero_reg4[28]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[29]),
        .Q(updt_zero_reg4[29]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[2]),
        .Q(updt_zero_reg4[2]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[30]),
        .Q(updt_zero_reg4[30]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[31]),
        .Q(updt_zero_reg4[31]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[32]),
        .Q(updt_zero_reg4[32]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[33]),
        .Q(updt_zero_reg4[33]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[3]),
        .Q(updt_zero_reg4[3]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[4]),
        .Q(updt_zero_reg4[4]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[5]),
        .Q(updt_zero_reg4[5]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[6]),
        .Q(updt_zero_reg4[6]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[7]),
        .Q(updt_zero_reg4[7]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[8]),
        .Q(updt_zero_reg4[8]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[9]),
        .Q(updt_zero_reg4[9]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[0]),
        .Q(updt_zero_reg5[0]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[10]),
        .Q(updt_zero_reg5[10]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[11]),
        .Q(updt_zero_reg5[11]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[12]),
        .Q(updt_zero_reg5[12]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[13]),
        .Q(updt_zero_reg5[13]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[14]),
        .Q(updt_zero_reg5[14]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[15]),
        .Q(updt_zero_reg5[15]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[16]),
        .Q(updt_zero_reg5[16]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[17]),
        .Q(updt_zero_reg5[17]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[18]),
        .Q(updt_zero_reg5[18]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[19]),
        .Q(updt_zero_reg5[19]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[1]),
        .Q(updt_zero_reg5[1]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[20]),
        .Q(updt_zero_reg5[20]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[21]),
        .Q(updt_zero_reg5[21]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[22]),
        .Q(updt_zero_reg5[22]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[23]),
        .Q(updt_zero_reg5[23]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[24]),
        .Q(updt_zero_reg5[24]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[25]),
        .Q(updt_zero_reg5[25]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[26]),
        .Q(updt_zero_reg5[26]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[27]),
        .Q(updt_zero_reg5[27]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[28]),
        .Q(updt_zero_reg5[28]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[29]),
        .Q(updt_zero_reg5[29]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[2]),
        .Q(updt_zero_reg5[2]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[30]),
        .Q(updt_zero_reg5[30]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[31]),
        .Q(updt_zero_reg5[31]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[32]),
        .Q(updt_zero_reg5[32]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[33]),
        .Q(updt_zero_reg5[33]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[3]),
        .Q(updt_zero_reg5[3]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[4]),
        .Q(updt_zero_reg5[4]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[5]),
        .Q(updt_zero_reg5[5]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[6]),
        .Q(updt_zero_reg5[6]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[7]),
        .Q(updt_zero_reg5[7]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[8]),
        .Q(updt_zero_reg5[8]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[9]),
        .Q(updt_zero_reg5[9]),
        .R(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF1500FFFFFFFF)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 
       (.I0(I8),
        .I1(stsstrm_fifo_empty),
        .I2(writing_app_fields),
        .I3(updt_sts),
        .I4(sts_received_re),
        .I5(s2mm_scndry_resetn),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(D[0]),
        .Q(updt_zero_reg6[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(D[1]),
        .Q(updt_zero_reg6[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .D(1'b0),
        .Q(updt_zero_reg6[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hCC880C88)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1 
       (.I0(I9),
        .I1(s2mm_scndry_resetn),
        .I2(Q[32]),
        .I3(writing_app_fields),
        .I4(O3),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1 ),
        .Q(writing_app_fields),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT5 #(
    .INIT(32'h02220000)) 
     \GEN_DESC_UPDT_QUEUE.desc_update_done_i_1 
       (.I0(updt_desc_sts),
        .I1(I8),
        .I2(stsstrm_fifo_empty),
        .I3(writing_app_fields),
        .I4(updt_sts),
        .O(s2mm_sts_received_clr));
FDRE \GEN_DESC_UPDT_QUEUE.desc_update_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_sts_received_clr),
        .Q(desc_update_done),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I6),
        .Q(O2),
        .R(fifo_sinit));
LUT5 #(
    .INIT(32'hE0E000E0)) 
     \GEN_DESC_UPDT_QUEUE.updt_sts_i_1 
       (.I0(updt_sts),
        .I1(sts_received_re),
        .I2(s2mm_scndry_resetn),
        .I3(updt_desc_sts),
        .I4(O3),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.updt_sts_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \GEN_DESC_UPDT_QUEUE.updt_sts_i_2 
       (.I0(O2),
        .I1(I6),
        .I2(s2mm_halt),
        .O(sts_received_re));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.updt_sts_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.updt_sts_i_1 ),
        .Q(updt_sts),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1 
       (.I0(O1),
        .I1(ptr2_queue_full),
        .O(I65));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I7),
        .Q(cmd_wr_mask),
        .R(fifo_sinit));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT5 #(
    .INIT(32'h5565AA9A)) 
     \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1 
       (.I0(p_9_in),
        .I1(s2mm_halt),
        .I2(I6),
        .I3(O2),
        .I4(sof_count[0]),
        .O(\n_0_GEN_SOF_QUEUE_MODE.sof_count[0]_i_1 ));
LUT6 #(
    .INIT(64'h77777E7788888188)) 
     \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1 
       (.I0(sof_count[0]),
        .I1(p_9_in),
        .I2(s2mm_halt),
        .I3(I6),
        .I4(O2),
        .I5(sof_count[1]),
        .O(\n_0_GEN_SOF_QUEUE_MODE.sof_count[1]_i_1 ));
LUT5 #(
    .INIT(32'hFE7F0180)) 
     \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1 
       (.I0(sof_count[1]),
        .I1(sof_count[0]),
        .I2(p_9_in),
        .I3(sts_received_re),
        .I4(sof_count[2]),
        .O(\n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SOF_QUEUE_MODE.sof_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SOF_QUEUE_MODE.sof_count[0]_i_1 ),
        .Q(sof_count[0]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SOF_QUEUE_MODE.sof_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SOF_QUEUE_MODE.sof_count[1]_i_1 ),
        .Q(sof_count[1]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SOF_QUEUE_MODE.sof_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_1 ),
        .Q(sof_count[2]),
        .R(fifo_sinit));
LUT5 #(
    .INIT(32'hEF00EC00)) 
     \GEN_SOF_QUEUE_MODE.sof_received_i_1 
       (.I0(I9),
        .I1(\n_0_GEN_SOF_QUEUE_MODE.sof_received_i_2 ),
        .I2(sts_received_re),
        .I3(s2mm_scndry_resetn),
        .I4(sof_received),
        .O(\n_0_GEN_SOF_QUEUE_MODE.sof_received_i_1 ));
LUT5 #(
    .INIT(32'h00000004)) 
     \GEN_SOF_QUEUE_MODE.sof_received_i_2 
       (.I0(sof_count[0]),
        .I1(p_9_in),
        .I2(sof_count[2]),
        .I3(sof_count[1]),
        .I4(cmd_wr_mask),
        .O(\n_0_GEN_SOF_QUEUE_MODE.sof_received_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SOF_QUEUE_MODE.sof_received_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SOF_QUEUE_MODE.sof_received_i_1 ),
        .Q(sof_received),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0070)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__7 
       (.I0(writing_app_fields),
        .I1(stsstrm_fifo_empty),
        .I2(updt_sts),
        .I3(I8),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT4 #(
    .INIT(16'h0888)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(updt_desc_sts),
        .I1(updt_sts),
        .I2(writing_app_fields),
        .I3(stsstrm_fifo_empty),
        .O(Din[0]));
LUT4 #(
    .INIT(16'hFFD5)) 
     sts_received_i_i_2
       (.I0(updt_sts),
        .I1(writing_app_fields),
        .I2(stsstrm_fifo_empty),
        .I3(I8),
        .O(O3));
FDRE #(
    .INIT(1'b0)) 
     updt_data_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[4]),
        .Q(I49[6]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[5]),
        .Q(I49[7]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[6]),
        .Q(I49[8]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[7]),
        .Q(I49[9]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[8]),
        .Q(I49[10]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[9]),
        .Q(I49[11]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[10]),
        .Q(I49[12]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[11]),
        .Q(I49[13]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[12]),
        .Q(I49[14]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[13]),
        .Q(I49[15]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[14]),
        .Q(I49[16]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[15]),
        .Q(I49[17]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[16]),
        .Q(I49[18]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[17]),
        .Q(I49[19]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[18]),
        .Q(I49[20]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[19]),
        .Q(I49[21]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[20]),
        .Q(I49[22]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[21]),
        .Q(I49[23]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[22]),
        .Q(I49[24]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[23]),
        .Q(I49[25]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[24]),
        .Q(I49[26]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[25]),
        .Q(I49[27]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(updtptr_tlast),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I5),
        .Q(I49[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I4),
        .Q(I49[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[0]),
        .Q(I49[2]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[1]),
        .Q(I49[3]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[2]),
        .Q(I49[4]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(O4[3]),
        .Q(I49[5]),
        .R(fifo_sinit));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sm" *) 
module axi_dma_0_axi_dma_s2mm_sm
   (s2mm_halted_set0,
    O1,
    queue_rden2_new,
    s2mm_stop_i2_out,
    s2mm_halt_cmplt,
    s2mm_run_stop_del,
    I1,
    I2,
    I3,
    ch2_ftch_queue_empty,
    p_32_out,
    p_26_out,
    I11,
    fifo_sinit,
    m_axi_sg_aclk,
    desc_update_done,
    I12);
  output s2mm_halted_set0;
  output O1;
  output queue_rden2_new;
  input s2mm_stop_i2_out;
  input s2mm_halt_cmplt;
  input s2mm_run_stop_del;
  input I1;
  input I2;
  input I3;
  input ch2_ftch_queue_empty;
  input p_32_out;
  input p_26_out;
  input I11;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input desc_update_done;
  input I12;

  wire I1;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire O1;
  wire ch2_ftch_queue_empty;
  wire [3:0]cmnds_queued_shift;
  wire desc_update_done;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1 ;
  wire \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_3 ;
  wire \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_4 ;
  wire \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_2 ;
  wire \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_3 ;
  wire \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ;
  wire \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ;
  wire \n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_3__0 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_3 ;
  wire p_26_out;
  wire p_32_out;
  wire queue_rden2_new;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_run_stop_del;
  wire s2mm_stop_i2_out;

LUT6 #(
    .INIT(64'h020202020E0E0E02)) 
     \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1 
       (.I0(I11),
        .I1(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .I2(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_3 ),
        .I3(I3),
        .I4(I2),
        .I5(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_4 ),
        .O(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_3 
       (.I0(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .I1(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ),
        .O(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_4 
       (.I0(I1),
        .I1(s2mm_stop_i2_out),
        .O(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_2 
       (.I0(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_3 ),
        .I1(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ),
        .O(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
     \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_3 
       (.I0(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .I1(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_3 ),
        .I2(I3),
        .I3(I2),
        .I4(s2mm_stop_i2_out),
        .I5(I1),
        .O(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_3 ));
FDRE \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1 ),
        .Q(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .R(fifo_sinit));
FDRE \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .R(fifo_sinit));
FDRE \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_2 ),
        .Q(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ),
        .R(fifo_sinit));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \GEN_S2MM.queue_dout2_new[90]_i_2 
       (.I0(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .I1(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_3 ),
        .I2(s2mm_stop_i2_out),
        .I3(s2mm_run_stop_del),
        .I4(I3),
        .I5(ch2_ftch_queue_empty),
        .O(queue_rden2_new));
LUT5 #(
    .INIT(32'hAAAAA8AA)) 
     \GNE_SYNC_RESET.sft_rst_dly7_i_2__0 
       (.I0(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_3__0 ),
        .I1(I3),
        .I2(ch2_ftch_queue_empty),
        .I3(s2mm_run_stop_del),
        .I4(s2mm_stop_i2_out),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \GNE_SYNC_RESET.sft_rst_dly7_i_3__0 
       (.I0(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .I1(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .I2(p_32_out),
        .I3(p_26_out),
        .I4(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ),
        .I5(cmnds_queued_shift[0]),
        .O(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT4 #(
    .INIT(16'hFB38)) 
     \QUEUE_COUNT.cmnds_queued_shift[0]_i_1 
       (.I0(cmnds_queued_shift[1]),
        .I1(desc_update_done),
        .I2(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_3 ),
        .I3(cmnds_queued_shift[0]),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT5 #(
    .INIT(32'hFACF0AC0)) 
     \QUEUE_COUNT.cmnds_queued_shift[1]_i_1 
       (.I0(cmnds_queued_shift[0]),
        .I1(cmnds_queued_shift[2]),
        .I2(desc_update_done),
        .I3(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_3 ),
        .I4(cmnds_queued_shift[1]),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT5 #(
    .INIT(32'hFCAF0CA0)) 
     \QUEUE_COUNT.cmnds_queued_shift[2]_i_1 
       (.I0(cmnds_queued_shift[3]),
        .I1(cmnds_queued_shift[1]),
        .I2(desc_update_done),
        .I3(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_3 ),
        .I4(cmnds_queued_shift[2]),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT4 #(
    .INIT(16'hE320)) 
     \QUEUE_COUNT.cmnds_queued_shift[3]_i_2 
       (.I0(cmnds_queued_shift[2]),
        .I1(desc_update_done),
        .I2(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_3 ),
        .I3(cmnds_queued_shift[3]),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \QUEUE_COUNT.cmnds_queued_shift[3]_i_3 
       (.I0(I1),
        .I1(s2mm_stop_i2_out),
        .I2(I2),
        .I3(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_3 ),
        .I4(\n_0_FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .I5(I3),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ),
        .Q(cmnds_queued_shift[0]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ),
        .Q(cmnds_queued_shift[1]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ),
        .Q(cmnds_queued_shift[2]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ),
        .Q(cmnds_queued_shift[3]),
        .R(I12));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT4 #(
    .INIT(16'h00A2)) 
     s2mm_halted_set_i_1
       (.I0(O1),
        .I1(s2mm_stop_i2_out),
        .I2(s2mm_halt_cmplt),
        .I3(s2mm_run_stop_del),
        .O(s2mm_halted_set0));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sts_mngr" *) 
module axi_dma_0_axi_dma_s2mm_sts_mngr
   (O2,
    O3,
    fifo_sinit,
    s2mm_run_stop_del,
    m_axi_sg_aclk,
    s2mm_halted_set0,
    s2mm_all_idle,
    I9,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    I10,
    m_axi_sg_aresetn);
  output O2;
  output O3;
  input fifo_sinit;
  input s2mm_run_stop_del;
  input m_axi_sg_aclk;
  input s2mm_halted_set0;
  input s2mm_all_idle;
  input I9;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input I10;
  input m_axi_sg_aresetn;

  wire I10;
  wire I9;
  wire O2;
  wire O3;
  wire all_is_idle_d1;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_scndry_resetn;
  wire s2mm_all_idle;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;
  wire s2mm_halted_set0;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;

LUT5 #(
    .INIT(32'hFFFF444F)) 
     \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted_i_1 
       (.I0(s2mm_halted_clr),
        .I1(I9),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(s2mm_halted_set),
        .O(O2));
LUT6 #(
    .INIT(64'h0A000E0000000A00)) 
     \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/idle_i_1 
       (.I0(I10),
        .I1(s2mm_run_stop_del),
        .I2(s2mm_halted_set),
        .I3(m_axi_sg_aresetn),
        .I4(all_is_idle_d1),
        .I5(s2mm_all_idle),
        .O(O3));
FDRE #(
    .INIT(1'b0)) 
     all_is_idle_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_all_idle),
        .Q(all_is_idle_d1),
        .R(fifo_sinit));
FDRE s2mm_halted_clr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_run_stop_del),
        .Q(s2mm_halted_clr),
        .R(fifo_sinit));
FDRE s2mm_halted_set_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_halted_set0),
        .Q(s2mm_halted_set),
        .R(fifo_sinit));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sts_strm" *) 
module axi_dma_0_axi_dma_s2mm_sts_strm
   (FIFO_Full,
    stsstrm_fifo_empty,
    Q,
    fifo_sinit,
    m_axi_sg_aclk,
    s_axis_s2mm_sts_tvalid,
    s2mm_scndry_resetn,
    in,
    I8,
    updt_sts,
    writing_app_fields);
  output FIFO_Full;
  output stsstrm_fifo_empty;
  output [32:0]Q;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input s_axis_s2mm_sts_tvalid;
  input s2mm_scndry_resetn;
  input [0:32]in;
  input I8;
  input updt_sts;
  input writing_app_fields;

  wire FIFO_Full;
  wire I8;
  wire \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ;
  wire [32:0]Q;
  wire fifo_empty;
  wire [32:0]fifo_out;
  wire fifo_sinit;
  wire [0:32]in;
  wire m_axi_sg_aclk;
  wire \n_0_GEN_SYNC_FIFO.follower_empty_i_1 ;
  wire \n_0_GEN_SYNC_FIFO.tag_stripped_i_1 ;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_sts_tvalid;
  wire stsstrm_fifo_empty;
  wire tag_stripped;
  wire updt_sts;
  wire writing_app_fields;

axi_dma_0_srl_fifo_f__parameterized3 \GEN_SYNC_FIFO.I_UPDT_STS_FIFO 
       (.E(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .FIFO_Full(FIFO_Full),
        .I1(stsstrm_fifo_empty),
        .fifo_empty(fifo_empty),
        .fifo_sinit(fifo_sinit),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(fifo_out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .tag_stripped(tag_stripped));
LUT6 #(
    .INIT(64'hA3A0A0A0FFFFFFFF)) 
     \GEN_SYNC_FIFO.follower_empty_i_1 
       (.I0(fifo_empty),
        .I1(I8),
        .I2(stsstrm_fifo_empty),
        .I3(updt_sts),
        .I4(writing_app_fields),
        .I5(s2mm_scndry_resetn),
        .O(\n_0_GEN_SYNC_FIFO.follower_empty_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_FIFO.follower_empty_i_1 ),
        .Q(stsstrm_fifo_empty),
        .R(1'b0));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[0]),
        .Q(Q[0]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[10]),
        .Q(Q[10]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[11]),
        .Q(Q[11]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[12]),
        .Q(Q[12]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[13]),
        .Q(Q[13]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[14]),
        .Q(Q[14]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[15]),
        .Q(Q[15]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[16]),
        .Q(Q[16]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[17]),
        .Q(Q[17]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[18]),
        .Q(Q[18]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[19]),
        .Q(Q[19]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[1]),
        .Q(Q[1]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[20]),
        .Q(Q[20]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[21]),
        .Q(Q[21]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[22]),
        .Q(Q[22]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[23]),
        .Q(Q[23]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[24]),
        .Q(Q[24]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[25]),
        .Q(Q[25]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[26]),
        .Q(Q[26]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[27]),
        .Q(Q[27]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[28]),
        .Q(Q[28]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[29]),
        .Q(Q[29]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[2]),
        .Q(Q[2]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[30]),
        .Q(Q[30]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[31]),
        .Q(Q[31]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[32]),
        .Q(Q[32]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[3]),
        .Q(Q[3]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[4]),
        .Q(Q[4]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[5]),
        .Q(Q[5]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[6]),
        .Q(Q[6]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[7]),
        .Q(Q[7]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[8]),
        .Q(Q[8]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[9]),
        .Q(Q[9]),
        .R(fifo_sinit));
LUT5 #(
    .INIT(32'hA02AA0A0)) 
     \GEN_SYNC_FIFO.tag_stripped_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(in[0]),
        .I2(tag_stripped),
        .I3(FIFO_Full),
        .I4(s_axis_s2mm_sts_tvalid),
        .O(\n_0_GEN_SYNC_FIFO.tag_stripped_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.tag_stripped_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_FIFO.tag_stripped_i_1 ),
        .Q(tag_stripped),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module axi_dma_0_axi_dma_sofeof_gen
   (O1,
    O2,
    axi_dma_tstvec,
    p_0_in,
    m_axi_sg_aclk,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    ch1_delay_cnt_en,
    I1,
    mm2s_prmry_resetn);
  output O1;
  output O2;
  output [0:0]axi_dma_tstvec;
  input p_0_in;
  input m_axi_sg_aclk;
  input m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  input m_axis_mm2s_tlast;
  input ch1_delay_cnt_en;
  input I1;
  input mm2s_prmry_resetn;

  wire I1;
  wire O1;
  wire O2;
  wire [0:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_prmry_resetn;
  wire \n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ;
  wire \n_0_GEN_FOR_SYNC.s_sof_generated_i_2 ;
  wire p_0_in;
  wire p_0_out;
  wire p_5_in;
  wire s_last;
  wire s_last_d1;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \GEN_FOR_SYNC.s_last_d1_i_1 
       (.I0(s_last),
        .I1(s_ready),
        .I2(s_valid),
        .O(p_0_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(s_last_d1),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_last_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tlast),
        .Q(s_last),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_ready_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tready),
        .Q(s_ready),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(p_0_in));
LUT4 #(
    .INIT(16'h00E0)) 
     \GEN_FOR_SYNC.s_sof_generated_i_1 
       (.I0(s_sof_generated),
        .I1(\n_0_GEN_FOR_SYNC.s_sof_generated_i_2 ),
        .I2(mm2s_prmry_resetn),
        .I3(axi_dma_tstvec),
        .O(\n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'h08008888)) 
     \GEN_FOR_SYNC.s_sof_generated_i_2 
       (.I0(s_ready),
        .I1(s_valid),
        .I2(s_sof_generated),
        .I3(s_sof_d1_cdc_tig),
        .I4(s_valid_d1),
        .O(\n_0_GEN_FOR_SYNC.s_sof_generated_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ),
        .Q(s_sof_generated),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_FOR_SYNC.s_valid_d1_i_1 
       (.I0(s_valid),
        .I1(s_ready),
        .O(p_5_in));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_5_in),
        .Q(s_valid_d1),
        .R(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tvalid),
        .Q(s_valid),
        .R(p_0_in));
LUT4 #(
    .INIT(16'h00F4)) 
     \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(O2),
        .I1(ch1_delay_cnt_en),
        .I2(axi_dma_tstvec),
        .I3(I1),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'h0000D000)) 
     \axi_dma_tstvec[0]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_sof_d1_cdc_tig),
        .I2(s_valid),
        .I3(s_ready),
        .I4(s_sof_generated),
        .O(O2));
LUT6 #(
    .INIT(64'h0080000080808080)) 
     \axi_dma_tstvec[1]_INST_0 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_last_d1),
        .O(axi_dma_tstvec));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module axi_dma_0_axi_dma_sofeof_gen_0
   (O1,
    O2,
    axi_dma_tstvec,
    fifo_sinit,
    m_axi_sg_aclk,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    ch2_delay_cnt_en,
    I1,
    s2mm_prmry_resetn);
  output O1;
  output O2;
  output [0:0]axi_dma_tstvec;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input ch2_delay_cnt_en;
  input I1;
  input s2mm_prmry_resetn;

  wire I1;
  wire O1;
  wire O2;
  wire [0:0]axi_dma_tstvec;
  wire ch2_delay_cnt_en;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire \n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ;
  wire \n_0_GEN_FOR_SYNC.s_sof_generated_i_2__0 ;
  wire p_0_out;
  wire p_5_in;
  wire s2mm_prmry_resetn;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire s_last;
  wire s_last_d1;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \GEN_FOR_SYNC.s_last_d1_i_1__0 
       (.I0(s_last),
        .I1(s_ready),
        .I2(s_valid),
        .O(p_0_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(s_last_d1),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_last_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tlast),
        .Q(s_last),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_ready_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tready),
        .Q(s_ready),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(fifo_sinit));
LUT4 #(
    .INIT(16'h00E0)) 
     \GEN_FOR_SYNC.s_sof_generated_i_1 
       (.I0(s_sof_generated),
        .I1(\n_0_GEN_FOR_SYNC.s_sof_generated_i_2__0 ),
        .I2(s2mm_prmry_resetn),
        .I3(axi_dma_tstvec),
        .O(\n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'h08008888)) 
     \GEN_FOR_SYNC.s_sof_generated_i_2__0 
       (.I0(s_ready),
        .I1(s_valid),
        .I2(s_sof_generated),
        .I3(s_sof_d1_cdc_tig),
        .I4(s_valid_d1),
        .O(\n_0_GEN_FOR_SYNC.s_sof_generated_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ),
        .Q(s_sof_generated),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_FOR_SYNC.s_valid_d1_i_1__0 
       (.I0(s_valid),
        .I1(s_ready),
        .O(p_5_in));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_5_in),
        .Q(s_valid_d1),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tvalid),
        .Q(s_valid),
        .R(fifo_sinit));
LUT4 #(
    .INIT(16'h00F4)) 
     \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1 
       (.I0(O2),
        .I1(ch2_delay_cnt_en),
        .I2(axi_dma_tstvec),
        .I3(I1),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'h0000D000)) 
     \axi_dma_tstvec[2]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_sof_d1_cdc_tig),
        .I2(s_valid),
        .I3(s_ready),
        .I4(s_sof_generated),
        .O(O2));
LUT6 #(
    .INIT(64'h0080000080808080)) 
     \axi_dma_tstvec[3]_INST_0 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_last_d1),
        .O(axi_dma_tstvec));
endmodule

(* ORIG_REF_NAME = "axi_sg" *) 
module axi_dma_0_axi_sg
   (p_54_out,
    O1,
    out,
    O2,
    in0,
    O3,
    p_36_out,
    O4,
    p_8_out,
    O5,
    O6,
    O7,
    ch1_nxtdesc_wren,
    O8,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awvalid,
    O9,
    O10,
    O11,
    ch1_delay_cnt_en,
    p_44_out,
    p_23_out_0,
    p_45_out,
    ch2_delay_cnt_en,
    p_17_out,
    p_15_out,
    p_18_out,
    p_59_out,
    p_32_out,
    ch1_sg_idle,
    ch1_ftch_queue_empty,
    ch2_ftch_queue_empty,
    p_53_out,
    p_26_out,
    D,
    O12,
    sg_ftch_error0,
    sg_ftch_error0_1,
    p_1_out,
    mm2s_stop_i,
    mm2s_error,
    s2mm_error,
    O13,
    O14,
    O15,
    s2mm_stop_i2_out,
    O16,
    O17,
    m_axis_mm2s_cntrl_tlast,
    m_axis_mm2s_cntrl_tvalid,
    m_axi_sg_bready,
    m_axi_sg_wlast,
    O18,
    O19,
    S,
    O20,
    O21,
    O22,
    O23,
    O24,
    m_axi_sg_wdata,
    p_50_out,
    p_24_out,
    ptr2_queue_full,
    sts_queue_full,
    O25,
    O26,
    O27,
    p_22_out,
    p_23_out,
    p_49_out,
    p_51_out,
    O28,
    O29,
    O30,
    O31,
    m_axi_sg_wvalid,
    O32,
    O33,
    ptr_queue_full,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    m_axis_mm2s_cntrl_tdata,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    SR,
    I1,
    m_axi_sg_aclk,
    I2,
    I3,
    s2mm_run_stop_del,
    m_axi_sg_aresetn,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    I4,
    mm2s_cntrl_strm_stop,
    I5,
    I6,
    I7,
    dm_m_axi_sg_aresetn,
    I8,
    ch1_dly_fast_incr7_out,
    I9,
    I10,
    ch2_dly_fast_incr3_out,
    I11,
    I12,
    I13,
    s_axi_lite_wdata,
    I14,
    mm2s_scndry_resetn,
    I15,
    I16,
    ftch_cmnd_data,
    dma_mm2s_error,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    s_axis_s2mm_updtptr_tvalid,
    dma_s2mm_error,
    s2mm_scndry_resetn,
    mm2s_irqthresh_wren,
    Q,
    s2mm_irqthresh_wren,
    I17,
    I18,
    I19,
    mm2s_desc_flush,
    s2mm_desc_flush_del,
    soft_reset_d2,
    soft_reset_d1,
    m_axi_sg_rlast,
    m_axi_sg_wready,
    m_axi_sg_bvalid,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    m_axi_sg_rdata,
    I36,
    I37,
    E,
    m_axis_mm2s_cntrl_tready,
    s_axis_mm2s_updtsts_tvalid,
    queue_rden_new,
    queue_sinit,
    CO,
    tailpntr_updated_d1,
    tailpntr_updated_d2,
    p_7_out,
    queue_rden2_new,
    queue_sinit2,
    m_axi_sg_arready,
    m_axi_sg_awready,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    updtptr_tlast,
    s_axis_mm2s_updtptr_tvalid,
    p_13_out,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    updtptr_tlast_2,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    m_axi_sg_bresp,
    Din,
    I62,
    I63,
    I64,
    I65,
    I66,
    I67);
  output p_54_out;
  output O1;
  output [23:0]out;
  output [23:0]O2;
  output [0:0]in0;
  output [83:0]O3;
  output p_36_out;
  output [72:0]O4;
  output p_8_out;
  output [90:0]O5;
  output [0:0]O6;
  output [0:0]O7;
  output ch1_nxtdesc_wren;
  output O8;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output m_axi_sg_awvalid;
  output O9;
  output O10;
  output O11;
  output ch1_delay_cnt_en;
  output p_44_out;
  output p_23_out_0;
  output p_45_out;
  output ch2_delay_cnt_en;
  output p_17_out;
  output p_15_out;
  output p_18_out;
  output p_59_out;
  output p_32_out;
  output ch1_sg_idle;
  output ch1_ftch_queue_empty;
  output ch2_ftch_queue_empty;
  output p_53_out;
  output p_26_out;
  output [25:0]D;
  output [25:0]O12;
  output sg_ftch_error0;
  output sg_ftch_error0_1;
  output p_1_out;
  output mm2s_stop_i;
  output mm2s_error;
  output s2mm_error;
  output O13;
  output O14;
  output O15;
  output s2mm_stop_i2_out;
  output O16;
  output O17;
  output m_axis_mm2s_cntrl_tlast;
  output m_axis_mm2s_cntrl_tvalid;
  output m_axi_sg_bready;
  output m_axi_sg_wlast;
  output [7:0]O18;
  output [7:0]O19;
  output [1:0]S;
  output [1:0]O20;
  output [7:0]O21;
  output [7:0]O22;
  output O23;
  output O24;
  output [31:0]m_axi_sg_wdata;
  output p_50_out;
  output p_24_out;
  output ptr2_queue_full;
  output sts_queue_full;
  output O25;
  output [0:0]O26;
  output [0:0]O27;
  output p_22_out;
  output p_23_out;
  output p_49_out;
  output p_51_out;
  output O28;
  output O29;
  output O30;
  output O31;
  output m_axi_sg_wvalid;
  output O32;
  output O33;
  output ptr_queue_full;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  input [0:0]SR;
  input I1;
  input m_axi_sg_aclk;
  input I2;
  input I3;
  input s2mm_run_stop_del;
  input m_axi_sg_aresetn;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input [0:0]I4;
  input mm2s_cntrl_strm_stop;
  input I5;
  input I6;
  input I7;
  input dm_m_axi_sg_aresetn;
  input I8;
  input ch1_dly_fast_incr7_out;
  input [0:0]I9;
  input I10;
  input ch2_dly_fast_incr3_out;
  input [0:0]I11;
  input I12;
  input I13;
  input [25:0]s_axi_lite_wdata;
  input I14;
  input mm2s_scndry_resetn;
  input I15;
  input I16;
  input [0:0]ftch_cmnd_data;
  input dma_mm2s_error;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input s_axis_s2mm_updtptr_tvalid;
  input dma_s2mm_error;
  input s2mm_scndry_resetn;
  input mm2s_irqthresh_wren;
  input [0:0]Q;
  input s2mm_irqthresh_wren;
  input [0:0]I17;
  input I18;
  input I19;
  input mm2s_desc_flush;
  input s2mm_desc_flush_del;
  input soft_reset_d2;
  input soft_reset_d1;
  input m_axi_sg_rlast;
  input m_axi_sg_wready;
  input m_axi_sg_bvalid;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input [31:0]m_axi_sg_rdata;
  input [25:0]I36;
  input [25:0]I37;
  input [0:0]E;
  input m_axis_mm2s_cntrl_tready;
  input s_axis_mm2s_updtsts_tvalid;
  input queue_rden_new;
  input queue_sinit;
  input [0:0]CO;
  input tailpntr_updated_d1;
  input tailpntr_updated_d2;
  input p_7_out;
  input queue_rden2_new;
  input queue_sinit2;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input I38;
  input I39;
  input I40;
  input I41;
  input [6:0]I42;
  input I43;
  input I44;
  input [6:0]I45;
  input [1:0]I46;
  input [1:0]I47;
  input [27:0]I48;
  input [27:0]I49;
  input updtptr_tlast;
  input s_axis_mm2s_updtptr_tvalid;
  input p_13_out;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input updtptr_tlast_2;
  input I56;
  input I57;
  input I58;
  input I59;
  input I60;
  input I61;
  input [1:0]m_axi_sg_bresp;
  input [0:33]Din;
  input I62;
  input [0:0]I63;
  input [33:0]I64;
  input [0:0]I65;
  input [0:0]I66;
  input [0:0]I67;

  wire [0:0]CO;
  wire [25:0]D;
  wire [0:33]Din;
  wire [0:0]E;
  wire \GEN_QUEUE.FTCH_QUEUE_I/current_bd0 ;
  wire \GEN_QUEUE.FTCH_QUEUE_I/in00 ;
  wire \GEN_QUEUE.FTCH_QUEUE_I/p_0_in2_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00 ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/in0011_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/in004_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/in009_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in10_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire [0:0]I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire [25:0]I36;
  wire [25:0]I37;
  wire I38;
  wire I39;
  wire [0:0]I4;
  wire I40;
  wire I41;
  wire [6:0]I42;
  wire I43;
  wire I44;
  wire [6:0]I45;
  wire [1:0]I46;
  wire [1:0]I47;
  wire [27:0]I48;
  wire [27:0]I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire [0:0]I63;
  wire [33:0]I64;
  wire [0:0]I65;
  wire [0:0]I66;
  wire [0:0]I67;
  wire I7;
  wire I8;
  wire [0:0]I9;
  wire \I_FTCH_CMDSTS_IF/ftch_decerr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_interr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_slverr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_decerr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_interr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_slverr_i ;
  wire \I_UPDT_SG/p_9_in ;
  wire [1:0]\I_UPDT_SG/updt_cs ;
  wire [4:4]L;
  wire O1;
  wire O10;
  wire O11;
  wire [25:0]O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire [7:0]O18;
  wire [7:0]O19;
  wire [23:0]O2;
  wire [1:0]O20;
  wire [7:0]O21;
  wire [7:0]O22;
  wire O23;
  wire O24;
  wire O25;
  wire [0:0]O26;
  wire [0:0]O27;
  wire O28;
  wire O29;
  wire [83:0]O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire [72:0]O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire [90:0]O5;
  wire [0:0]O6;
  wire [0:0]O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_dly_fast_incr7_out;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch2_delay_cnt_en;
  wire ch2_dly_fast_incr3_out;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire ch2_nxtdesc_wren;
  wire dm_m_axi_sg_aresetn;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire [0:0]ftch_cmnd_data;
  wire ftch_stale_desc;
  wire [0:0]in0;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire mm2s_cntrl_strm_stop;
  wire mm2s_desc_flush;
  wire mm2s_error;
  wire mm2s_irqthresh_wren;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire n_100_I_SG_FETCH_MNGR;
  wire n_101_I_SG_FETCH_MNGR;
  wire n_102_I_SG_FETCH_MNGR;
  wire n_103_I_SG_FETCH_MNGR;
  wire n_104_I_SG_FETCH_MNGR;
  wire n_105_I_SG_FETCH_MNGR;
  wire n_106_I_SG_FETCH_MNGR;
  wire n_107_I_SG_FETCH_MNGR;
  wire n_111_I_SG_FETCH_MNGR;
  wire n_112_I_SG_FETCH_MNGR;
  wire n_113_I_SG_FETCH_MNGR;
  wire n_114_I_SG_FETCH_MNGR;
  wire n_115_I_SG_FETCH_MNGR;
  wire n_116_I_SG_FETCH_MNGR;
  wire n_117_I_SG_FETCH_MNGR;
  wire n_118_I_SG_FETCH_MNGR;
  wire n_119_I_SG_FETCH_MNGR;
  wire n_11_I_SG_AXI_DATAMOVER;
  wire n_120_I_SG_FETCH_MNGR;
  wire n_121_I_SG_FETCH_MNGR;
  wire n_122_I_SG_FETCH_MNGR;
  wire n_123_I_SG_FETCH_MNGR;
  wire n_124_I_SG_FETCH_MNGR;
  wire n_125_I_SG_FETCH_MNGR;
  wire n_126_I_SG_FETCH_MNGR;
  wire n_127_I_SG_FETCH_MNGR;
  wire n_128_I_SG_FETCH_MNGR;
  wire n_129_I_SG_FETCH_MNGR;
  wire n_130_I_SG_FETCH_MNGR;
  wire n_131_I_SG_FETCH_MNGR;
  wire n_132_I_SG_FETCH_MNGR;
  wire n_133_I_SG_FETCH_MNGR;
  wire n_134_I_SG_FETCH_MNGR;
  wire n_135_I_SG_FETCH_MNGR;
  wire n_136_I_SG_FETCH_MNGR;
  wire \n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_16_I_SG_AXI_DATAMOVER;
  wire \n_17_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_17_I_SG_AXI_DATAMOVER;
  wire \n_18_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_19_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_255_I_SG_FETCH_QUEUE;
  wire n_350_I_SG_FETCH_QUEUE;
  wire n_353_I_SG_FETCH_QUEUE;
  wire \n_39_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_44_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_45_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_46_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire n_55_I_SG_FETCH_MNGR;
  wire \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_6_I_SG_AXI_DATAMOVER;
  wire \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_73_I_SG_FETCH_MNGR;
  wire \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_76_I_SG_FETCH_MNGR;
  wire \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_78_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_78_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_79_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_79_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_80_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_80_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_81_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_81_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_81_I_SG_FETCH_MNGR;
  wire \n_82_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_82_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_82_I_SG_FETCH_MNGR;
  wire \n_83_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_83_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_83_I_SG_FETCH_MNGR;
  wire \n_84_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_84_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_84_I_SG_FETCH_MNGR;
  wire n_85_I_SG_FETCH_MNGR;
  wire n_86_I_SG_FETCH_MNGR;
  wire n_87_I_SG_FETCH_MNGR;
  wire n_88_I_SG_FETCH_MNGR;
  wire n_89_I_SG_FETCH_MNGR;
  wire n_90_I_SG_FETCH_MNGR;
  wire n_91_I_SG_FETCH_MNGR;
  wire n_92_I_SG_FETCH_MNGR;
  wire n_93_I_SG_FETCH_MNGR;
  wire n_94_I_SG_FETCH_MNGR;
  wire n_95_I_SG_FETCH_MNGR;
  wire n_96_I_SG_FETCH_MNGR;
  wire n_97_I_SG_FETCH_MNGR;
  wire n_98_I_SG_FETCH_MNGR;
  wire n_99_I_SG_FETCH_MNGR;
  wire [31:0]nxtdesc;
  wire [23:0]out;
  wire p_0_in9_in;
  wire p_10_out;
  wire p_11_out_2;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_17_out;
  wire p_18_out;
  wire p_18_out_1;
  wire p_19_out;
  wire p_1_out;
  wire p_20_out;
  wire p_21_out;
  wire p_22_out;
  wire p_23_out;
  wire p_23_out_0;
  wire p_24_out;
  wire p_26_out;
  wire p_29_out;
  wire p_30_out;
  wire p_31_out;
  wire p_32_out;
  wire p_36_out;
  wire p_36_out_0;
  wire p_3_out;
  wire p_3_out_6;
  wire p_44_out;
  wire p_45_out;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire [31:6]p_4_out;
  wire p_4_out_5;
  wire p_50_out;
  wire p_51_out;
  wire p_53_out;
  wire p_54_out;
  wire p_56_out;
  wire p_57_out;
  wire p_58_out;
  wire p_59_out;
  wire p_5_out;
  wire p_5_out_4;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire p_8_out_3;
  wire p_9_out;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire queue_rden2_new;
  wire queue_rden_new;
  wire queue_sinit;
  wire queue_sinit2;
  wire s2mm_desc_flush_del;
  wire s2mm_error;
  wire s2mm_irqthresh_wren;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i2_out;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_mm2s_updtsts_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire s_axis_updt_cmd_tready;
  wire sg_ftch_error0;
  wire sg_ftch_error0_1;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire sts_queue_full;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
  wire [31:4]update_address_reg;
  wire updtptr_tlast;
  wire updtptr_tlast_2;

axi_dma_0_axi_sg_updt_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR 
       (.D({\I_UPDT_SG/p_9_in ,update_address_reg,\n_39_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR }),
        .E(\n_44_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I1(n_16_I_SG_AXI_DATAMOVER),
        .I10(\n_17_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I11({n_111_I_SG_FETCH_MNGR,n_112_I_SG_FETCH_MNGR,n_113_I_SG_FETCH_MNGR,n_114_I_SG_FETCH_MNGR,n_115_I_SG_FETCH_MNGR,n_116_I_SG_FETCH_MNGR,n_117_I_SG_FETCH_MNGR,n_118_I_SG_FETCH_MNGR,n_119_I_SG_FETCH_MNGR,n_120_I_SG_FETCH_MNGR,n_121_I_SG_FETCH_MNGR,n_122_I_SG_FETCH_MNGR,n_123_I_SG_FETCH_MNGR,n_124_I_SG_FETCH_MNGR,n_125_I_SG_FETCH_MNGR,n_126_I_SG_FETCH_MNGR,n_127_I_SG_FETCH_MNGR,n_128_I_SG_FETCH_MNGR,n_129_I_SG_FETCH_MNGR,n_130_I_SG_FETCH_MNGR,n_131_I_SG_FETCH_MNGR,n_132_I_SG_FETCH_MNGR,n_133_I_SG_FETCH_MNGR,n_134_I_SG_FETCH_MNGR,n_135_I_SG_FETCH_MNGR,n_136_I_SG_FETCH_MNGR}),
        .I12(\n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I13(L),
        .I14({\n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I15({\n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I16({\n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I17(I17),
        .I18({\n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_76_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I19({\n_77_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_78_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_79_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_80_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I2(\n_18_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I20({\n_81_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_82_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_83_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_84_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I3(\n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I4(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in10_in ),
        .I5(p_44_out),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(Q),
        .I60(I60),
        .I61(I61),
        .I7(p_17_out),
        .I8(p_14_out),
        .I9(n_107_I_SG_FETCH_MNGR),
        .O1(\n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O10(p_49_out),
        .O11(p_51_out),
        .O12(\n_59_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O13(\n_60_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O14(\n_61_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O15(\n_62_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O16(\n_63_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O17(\n_64_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O18(\n_65_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O19(\n_66_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O2(O9),
        .O20(\n_67_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O21(\n_68_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O22(\n_69_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O23(\n_70_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O24(\n_71_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O25(\n_72_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O26(\n_73_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O27(\n_74_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O28(\n_75_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O29(\n_76_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O3(O10),
        .O30(\n_77_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O31(\n_78_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O32(\n_79_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O33(\n_80_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O34(\n_81_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O35(\n_82_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O36(\n_83_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O37(\n_84_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O38(O35),
        .O39(O36),
        .O4(\n_45_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O40(O37),
        .O41(O38),
        .O42(O39),
        .O43(O40),
        .O44(O43),
        .O45(O44),
        .O46(O45),
        .O47(O46),
        .O48(O47),
        .O49(O48),
        .O5(\n_46_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O6(p_50_out),
        .O7(p_24_out),
        .O8(p_22_out),
        .O9(p_23_out),
        .Q(\I_UPDT_SG/updt_cs ),
        .S({\n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .SR(SR),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .follower_full_s2mm(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ),
        .in00(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in00 ),
        .in0011_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in0011_out ),
        .in004_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in004_out ),
        .in009_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in009_out ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in ),
        .p_10_out(p_10_out),
        .p_11_out_2(p_11_out_2),
        .p_18_out_1(p_18_out_1),
        .p_19_out(p_19_out),
        .p_20_out(p_20_out),
        .p_21_out(p_21_out),
        .p_26_out(p_26_out),
        .p_29_out(p_29_out),
        .p_30_out(p_30_out),
        .p_31_out(p_31_out),
        .p_36_out_0(p_36_out_0),
        .p_3_out(p_3_out),
        .p_3_out_6(p_3_out_6),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_4_out(p_4_out),
        .p_4_out_5(p_4_out_5),
        .p_53_out(p_53_out),
        .p_56_out(p_56_out),
        .p_57_out(p_57_out),
        .p_58_out(p_58_out),
        .p_5_out(p_5_out),
        .p_5_out_4(p_5_out_4),
        .p_6_out(p_6_out),
        .p_8_out_3(p_8_out_3),
        .p_9_out(p_9_out),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
axi_dma_0_axi_sg_updt_q_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE 
       (.Din(Din),
        .E(E),
        .I1(\n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I14({\n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I15({\n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I16({\n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I18({\n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_76_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I19({\n_77_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_78_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_79_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_80_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I2(I2),
        .I20({\n_81_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_82_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_83_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_84_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I3(n_11_I_SG_AXI_DATAMOVER),
        .I4(\n_46_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I48(I48),
        .I49(I49),
        .I5(n_17_I_SG_AXI_DATAMOVER),
        .I63(I63),
        .I64(I64),
        .I65(I65),
        .I8(p_14_out),
        .O1(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in10_in ),
        .O10(O10),
        .O11(O11),
        .O12(L),
        .O2(\n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O3(\n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O4(\n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O5(\n_17_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O6(\n_18_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O7(\n_19_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O8(ptr2_queue_full),
        .O9(O9),
        .Q(\I_UPDT_SG/updt_cs ),
        .S({\n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .SR(SR),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .follower_full_s2mm(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ),
        .in00(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in00 ),
        .in0011_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in0011_out ),
        .in004_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in004_out ),
        .in009_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in009_out ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in ),
        .p_10_out(p_10_out),
        .p_11_out_2(p_11_out_2),
        .p_19_out(p_19_out),
        .p_20_out(p_20_out),
        .p_21_out(p_21_out),
        .p_2_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in ),
        .p_36_out_0(p_36_out_0),
        .p_3_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ),
        .p_3_out(p_3_out),
        .p_3_out_6(p_3_out_6),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_4_out_5(p_4_out_5),
        .p_5_out(p_5_out),
        .p_5_out_4(p_5_out_4),
        .p_6_out(p_6_out),
        .p_8_out_3(p_8_out_3),
        .p_9_out(p_9_out),
        .ptr_queue_full(ptr_queue_full),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sts_queue_full(sts_queue_full));
axi_dma_0_axi_sg_intrpt \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT 
       (.E(\n_44_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I1(\n_45_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I10(I10),
        .I11(I11),
        .I17(I17),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I66(I66),
        .I67(I67),
        .I8(I8),
        .I9(I9),
        .O1(p_44_out),
        .O10(O10),
        .O2(p_17_out),
        .O23(O23),
        .O24(O24),
        .O3(O18),
        .O4(O19),
        .O5(O21),
        .O6(O22),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_dly_fast_incr7_out(ch1_dly_fast_incr7_out),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_dly_fast_incr3_out(ch2_dly_fast_incr3_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .p_15_out(p_15_out),
        .p_18_out(p_18_out),
        .p_23_out_0(p_23_out_0),
        .p_45_out(p_45_out),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren));
axi_dma_0_axi_sg_datamover I_SG_AXI_DATAMOVER
       (.D({\I_UPDT_SG/p_9_in ,update_address_reg,\n_39_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ,p_36_out_0}),
        .I1(\n_19_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I2(\n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I3({ftch_cmnd_data,n_81_I_SG_FETCH_MNGR,n_82_I_SG_FETCH_MNGR,n_83_I_SG_FETCH_MNGR,n_84_I_SG_FETCH_MNGR,n_85_I_SG_FETCH_MNGR,n_86_I_SG_FETCH_MNGR,n_87_I_SG_FETCH_MNGR,n_88_I_SG_FETCH_MNGR,n_89_I_SG_FETCH_MNGR,n_90_I_SG_FETCH_MNGR,n_91_I_SG_FETCH_MNGR,n_92_I_SG_FETCH_MNGR,n_93_I_SG_FETCH_MNGR,n_94_I_SG_FETCH_MNGR,n_95_I_SG_FETCH_MNGR,n_96_I_SG_FETCH_MNGR,n_97_I_SG_FETCH_MNGR,n_98_I_SG_FETCH_MNGR,n_99_I_SG_FETCH_MNGR,n_100_I_SG_FETCH_MNGR,n_101_I_SG_FETCH_MNGR,n_102_I_SG_FETCH_MNGR,n_103_I_SG_FETCH_MNGR,n_104_I_SG_FETCH_MNGR,n_105_I_SG_FETCH_MNGR,n_106_I_SG_FETCH_MNGR}),
        .O1(O8),
        .O2(n_6_I_SG_AXI_DATAMOVER),
        .O3(n_11_I_SG_AXI_DATAMOVER),
        .O4(n_16_I_SG_AXI_DATAMOVER),
        .O5(n_17_I_SG_AXI_DATAMOVER),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_interr_i(\I_FTCH_CMDSTS_IF/ftch_interr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_16_out(p_16_out),
        .p_18_out_1(p_18_out_1),
        .p_2_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in ),
        .p_3_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
axi_dma_0_axi_sg_ftch_mngr I_SG_FETCH_MNGR
       (.D({n_81_I_SG_FETCH_MNGR,n_82_I_SG_FETCH_MNGR,n_83_I_SG_FETCH_MNGR,n_84_I_SG_FETCH_MNGR,n_85_I_SG_FETCH_MNGR,n_86_I_SG_FETCH_MNGR,n_87_I_SG_FETCH_MNGR,n_88_I_SG_FETCH_MNGR,n_89_I_SG_FETCH_MNGR,n_90_I_SG_FETCH_MNGR,n_91_I_SG_FETCH_MNGR,n_92_I_SG_FETCH_MNGR,n_93_I_SG_FETCH_MNGR,n_94_I_SG_FETCH_MNGR,n_95_I_SG_FETCH_MNGR,n_96_I_SG_FETCH_MNGR,n_97_I_SG_FETCH_MNGR,n_98_I_SG_FETCH_MNGR,n_99_I_SG_FETCH_MNGR,n_100_I_SG_FETCH_MNGR,n_101_I_SG_FETCH_MNGR,n_102_I_SG_FETCH_MNGR,n_103_I_SG_FETCH_MNGR,n_104_I_SG_FETCH_MNGR,n_105_I_SG_FETCH_MNGR,n_106_I_SG_FETCH_MNGR}),
        .E(\GEN_QUEUE.FTCH_QUEUE_I/current_bd0 ),
        .I1(n_6_I_SG_AXI_DATAMOVER),
        .I12(I12),
        .I15(I15),
        .I16(I16),
        .I18(I18),
        .I19(I19),
        .I2(n_353_I_SG_FETCH_QUEUE),
        .I3(I3),
        .I36(I36),
        .I37(I37),
        .I39(I39),
        .I4(ch2_ftch_queue_empty),
        .I46(I46),
        .I47(I47),
        .I5(n_350_I_SG_FETCH_QUEUE),
        .I6({p_0_in9_in,n_255_I_SG_FETCH_QUEUE}),
        .I7(ch1_nxtdesc_wren),
        .I8(nxtdesc),
        .O1(p_54_out),
        .O10(n_107_I_SG_FETCH_MNGR),
        .O15(O15),
        .O16(O16),
        .O2(O1),
        .O20(O20),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O3(O2),
        .O4(n_55_I_SG_FETCH_MNGR),
        .O5(mm2s_error),
        .O6(s2mm_error),
        .O7(s2mm_stop_i2_out),
        .O8(n_73_I_SG_FETCH_MNGR),
        .O9(n_76_I_SG_FETCH_MNGR),
        .Q({n_111_I_SG_FETCH_MNGR,n_112_I_SG_FETCH_MNGR,n_113_I_SG_FETCH_MNGR,n_114_I_SG_FETCH_MNGR,n_115_I_SG_FETCH_MNGR,n_116_I_SG_FETCH_MNGR,n_117_I_SG_FETCH_MNGR,n_118_I_SG_FETCH_MNGR,n_119_I_SG_FETCH_MNGR,n_120_I_SG_FETCH_MNGR,n_121_I_SG_FETCH_MNGR,n_122_I_SG_FETCH_MNGR,n_123_I_SG_FETCH_MNGR,n_124_I_SG_FETCH_MNGR,n_125_I_SG_FETCH_MNGR,n_126_I_SG_FETCH_MNGR,n_127_I_SG_FETCH_MNGR,n_128_I_SG_FETCH_MNGR,n_129_I_SG_FETCH_MNGR,n_130_I_SG_FETCH_MNGR,n_131_I_SG_FETCH_MNGR,n_132_I_SG_FETCH_MNGR,n_133_I_SG_FETCH_MNGR,n_134_I_SG_FETCH_MNGR,n_135_I_SG_FETCH_MNGR,n_136_I_SG_FETCH_MNGR}),
        .S(S),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .ftch_cmnd_data(ftch_cmnd_data),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_interr_i(\I_FTCH_CMDSTS_IF/ftch_interr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .ftch_stale_desc(ftch_stale_desc),
        .in00(\GEN_QUEUE.FTCH_QUEUE_I/in00 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rresp(m_axi_sg_rresp[1]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_0_in2_in(\GEN_QUEUE.FTCH_QUEUE_I/p_0_in2_in ),
        .p_16_out(p_16_out),
        .p_1_out(p_1_out),
        .p_29_out(p_29_out),
        .p_30_out(p_30_out),
        .p_31_out(p_31_out),
        .p_32_out(p_32_out),
        .p_3_out(p_3_out),
        .p_56_out(p_56_out),
        .p_57_out(p_57_out),
        .p_58_out(p_58_out),
        .p_59_out(p_59_out),
        .p_5_out(p_5_out),
        .s2mm_desc_flush_del(s2mm_desc_flush_del),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error0_1(sg_ftch_error0_1));
axi_dma_0_axi_sg_ftch_q_mngr I_SG_FETCH_QUEUE
       (.CO(CO),
        .D(D),
        .E(\GEN_QUEUE.FTCH_QUEUE_I/current_bd0 ),
        .I1(I1),
        .I10(n_73_I_SG_FETCH_MNGR),
        .I13(I13),
        .I14(I14),
        .I2(n_76_I_SG_FETCH_MNGR),
        .I3(I3),
        .I38(I38),
        .I4(I4),
        .I48(I48[1:0]),
        .I49(I49[1:0]),
        .I5(I5),
        .I6(I6),
        .I62(I62),
        .I7(I7),
        .I8({ftch_cmnd_data,n_81_I_SG_FETCH_MNGR,n_82_I_SG_FETCH_MNGR,n_83_I_SG_FETCH_MNGR,n_84_I_SG_FETCH_MNGR,n_85_I_SG_FETCH_MNGR,n_86_I_SG_FETCH_MNGR,n_87_I_SG_FETCH_MNGR,n_88_I_SG_FETCH_MNGR,n_89_I_SG_FETCH_MNGR,n_90_I_SG_FETCH_MNGR,n_91_I_SG_FETCH_MNGR,n_92_I_SG_FETCH_MNGR,n_93_I_SG_FETCH_MNGR,n_94_I_SG_FETCH_MNGR,n_95_I_SG_FETCH_MNGR,n_96_I_SG_FETCH_MNGR,n_97_I_SG_FETCH_MNGR,n_98_I_SG_FETCH_MNGR,n_99_I_SG_FETCH_MNGR,n_100_I_SG_FETCH_MNGR,n_101_I_SG_FETCH_MNGR,n_102_I_SG_FETCH_MNGR,n_103_I_SG_FETCH_MNGR,n_104_I_SG_FETCH_MNGR,n_105_I_SG_FETCH_MNGR,n_106_I_SG_FETCH_MNGR}),
        .I9(n_55_I_SG_FETCH_MNGR),
        .O1(p_36_out),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O17(O17),
        .O2(p_8_out),
        .O28(O28),
        .O29(O29),
        .O3(O3),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O4(O4),
        .O41(O41),
        .O42(O42),
        .O5(O5),
        .O6(O6),
        .O7(nxtdesc),
        .O8(n_350_I_SG_FETCH_QUEUE),
        .O9(n_353_I_SG_FETCH_QUEUE),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .ftch_stale_desc(ftch_stale_desc),
        .in0(in0),
        .in00(\GEN_QUEUE.FTCH_QUEUE_I/in00 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_error(mm2s_error),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out({O7,p_0_in9_in,n_255_I_SG_FETCH_QUEUE}),
        .p_0_in2_in(\GEN_QUEUE.FTCH_QUEUE_I/p_0_in2_in ),
        .p_13_out(p_13_out),
        .p_4_out(p_4_out),
        .p_7_out(p_7_out),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden2_new(queue_rden2_new),
        .queue_rden_new(queue_rden_new),
        .queue_sinit(queue_sinit),
        .queue_sinit2(queue_sinit2),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2),
        .tailpntr_updated_d1(tailpntr_updated_d1),
        .tailpntr_updated_d2(tailpntr_updated_d2),
        .updtptr_tlast(updtptr_tlast),
        .updtptr_tlast_2(updtptr_tlast_2));
FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_80_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[10]),
        .R(SR));
FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_79_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[11]),
        .R(SR));
FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_78_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[12]),
        .R(SR));
FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_77_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[13]),
        .R(SR));
FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_76_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[14]),
        .R(SR));
FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_75_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[15]),
        .R(SR));
FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_74_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[16]),
        .R(SR));
FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_73_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[17]),
        .R(SR));
FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_72_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[18]),
        .R(SR));
FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_71_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[19]),
        .R(SR));
FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_70_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[20]),
        .R(SR));
FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_69_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[21]),
        .R(SR));
FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_68_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[22]),
        .R(SR));
FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_67_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[23]),
        .R(SR));
FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_66_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[24]),
        .R(SR));
FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_65_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[25]),
        .R(SR));
FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_64_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[26]),
        .R(SR));
FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_63_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[27]),
        .R(SR));
FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_62_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[28]),
        .R(SR));
FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_61_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[29]),
        .R(SR));
FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_60_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[30]),
        .R(SR));
FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_59_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[31]),
        .R(SR));
FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_84_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[6]),
        .R(SR));
FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_83_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[7]),
        .R(SR));
FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_82_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[8]),
        .R(SR));
FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_81_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module axi_dma_0_axi_sg_addr_cntl
   (m_axi_sg_arvalid,
    sig_addr2rsc_cmd_fifo_empty,
    O1,
    O2,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    sig_push_addr_reg1_out,
    sm_set_error,
    m_axi_sg_aclk,
    I1,
    SR,
    sig_halt_reg,
    sig_cmd_reg_empty,
    sig_cmd2mstr_cmd_valid,
    I2,
    m_axi_sg_arready,
    Q,
    D,
    I3);
  output m_axi_sg_arvalid;
  output sig_addr2rsc_cmd_fifo_empty;
  output O1;
  output O2;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  input sig_push_addr_reg1_out;
  input sm_set_error;
  input m_axi_sg_aclk;
  input I1;
  input [0:0]SR;
  input sig_halt_reg;
  input sig_cmd_reg_empty;
  input sig_cmd2mstr_cmd_valid;
  input I2;
  input m_axi_sg_arready;
  input [31:0]Q;
  input [1:0]D;
  input [1:0]I3;

  wire [1:0]D;
  wire I1;
  wire I2;
  wire [1:0]I3;
  wire O1;
  wire O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire n_0_sig_addr_reg_empty_i_1__1;
  wire n_0_sig_addr_reg_full_i_1;
  wire \n_0_sig_next_addr_reg[31]_i_1__1 ;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_halt_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sm_set_error;

(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1 
       (.I0(sig_halt_reg),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(sig_cmd_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(O1));
LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
     sig_addr_reg_empty_i_1__1
       (.I0(sig_push_addr_reg1_out),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(I2),
        .I3(sig_addr_reg_full),
        .I4(m_axi_sg_arready),
        .I5(sig_addr2rsc_calc_error),
        .O(n_0_sig_addr_reg_empty_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_empty_i_1__1),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .R(1'b0));
LUT5 #(
    .INIT(32'hC8C808C8)) 
     sig_addr_reg_full_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(I2),
        .I2(sig_addr_reg_full),
        .I3(m_axi_sg_arready),
        .I4(sig_addr2rsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I1),
        .Q(m_axi_sg_arvalid),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'h40)) 
     sig_btt_is_zero_reg_i_3__0
       (.I0(sig_halt_reg),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(I2),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error),
        .Q(sig_addr2rsc_calc_error),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
LUT4 #(
    .INIT(16'h40FF)) 
     \sig_next_addr_reg[31]_i_1__1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(m_axi_sg_arready),
        .I2(sig_addr_reg_full),
        .I3(I2),
        .O(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_araddr[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_araddr[10]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_araddr[11]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_araddr[12]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_araddr[13]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_araddr[14]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_araddr[15]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_araddr[16]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_araddr[17]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_araddr[18]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_araddr[19]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_araddr[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_araddr[20]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_araddr[21]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_araddr[22]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_araddr[23]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_araddr[24]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_araddr[25]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_araddr[26]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[27]),
        .Q(m_axi_sg_araddr[27]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[28]),
        .Q(m_axi_sg_araddr[28]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[29]),
        .Q(m_axi_sg_araddr[29]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_araddr[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[30]),
        .Q(m_axi_sg_araddr[30]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[31]),
        .Q(m_axi_sg_araddr[31]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_araddr[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_araddr[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_araddr[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_araddr[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_araddr[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_araddr[8]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_araddr[9]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I3[0]),
        .Q(m_axi_sg_arburst[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I3[1]),
        .Q(m_axi_sg_arburst[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[0]),
        .Q(m_axi_sg_arlen[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[0]),
        .Q(m_axi_sg_arlen[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[1]),
        .Q(m_axi_sg_arlen[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arsize[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arsize[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arsize[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(SR));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module axi_dma_0_axi_sg_addr_cntl__parameterized0
   (sig_addr2data_addr_posted,
    m_axi_sg_awvalid,
    sig_addr2wsc_cmd_fifo_empty,
    O1,
    O2,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    sig_push_addr_reg1_out,
    sig_calc2dm_calc_err,
    m_axi_sg_aclk,
    I1,
    SR,
    I2,
    sig_data2all_tlast_error,
    sig_cmd_reg_empty,
    sig_cmd2mstr_cmd_valid,
    I3,
    m_axi_sg_awready,
    Q,
    D,
    I4);
  output sig_addr2data_addr_posted;
  output m_axi_sg_awvalid;
  output sig_addr2wsc_cmd_fifo_empty;
  output O1;
  output O2;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  input sig_push_addr_reg1_out;
  input sig_calc2dm_calc_err;
  input m_axi_sg_aclk;
  input I1;
  input [0:0]SR;
  input I2;
  input sig_data2all_tlast_error;
  input sig_cmd_reg_empty;
  input sig_cmd2mstr_cmd_valid;
  input I3;
  input m_axi_sg_awready;
  input [31:0]Q;
  input [0:0]D;
  input [1:0]I4;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire [1:0]I4;
  wire O1;
  wire O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire n_0_sig_addr_reg_empty_i_1__2;
  wire n_0_sig_addr_reg_full_i_1;
  wire \n_0_sig_next_addr_reg[31]_i_1__2 ;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;

  assign sig_addr2data_addr_posted = sig_posted_to_axi;
LUT5 #(
    .INIT(32'h02000000)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_2 
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(I2),
        .I2(sig_data2all_tlast_error),
        .I3(sig_cmd_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .O(O1));
LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
     sig_addr_reg_empty_i_1__2
       (.I0(sig_push_addr_reg1_out),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(I3),
        .I3(sig_addr_reg_full),
        .I4(m_axi_sg_awready),
        .I5(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_empty_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_empty_i_1__2),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .R(1'b0));
LUT5 #(
    .INIT(32'hC8C808C8)) 
     sig_addr_reg_full_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(I3),
        .I2(sig_addr_reg_full),
        .I3(m_axi_sg_awready),
        .I4(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I1),
        .Q(m_axi_sg_awvalid),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
LUT4 #(
    .INIT(16'h0200)) 
     sig_btt_is_zero_reg_i_3
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(I2),
        .I2(sig_data2all_tlast_error),
        .I3(I3),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc2dm_calc_err),
        .Q(sig_addr2wsc_calc_error),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
LUT4 #(
    .INIT(16'h40FF)) 
     \sig_next_addr_reg[31]_i_1__2 
       (.I0(sig_addr2wsc_calc_error),
        .I1(m_axi_sg_awready),
        .I2(sig_addr_reg_full),
        .I3(I3),
        .O(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_awaddr[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_awaddr[10]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_awaddr[11]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_awaddr[12]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_awaddr[13]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_awaddr[14]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_awaddr[15]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_awaddr[16]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_awaddr[17]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_awaddr[18]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_awaddr[19]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_awaddr[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_awaddr[20]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_awaddr[21]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_awaddr[22]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_awaddr[23]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_awaddr[24]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_awaddr[25]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_awaddr[26]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[27]),
        .Q(m_axi_sg_awaddr[27]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[28]),
        .Q(m_axi_sg_awaddr[28]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[29]),
        .Q(m_axi_sg_awaddr[29]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_awaddr[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[30]),
        .Q(m_axi_sg_awaddr[30]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[31]),
        .Q(m_axi_sg_awaddr[31]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_awaddr[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_awaddr[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_awaddr[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_awaddr[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_awaddr[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_awaddr[8]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_awaddr[9]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I4[0]),
        .Q(m_axi_sg_awburst[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I4[1]),
        .Q(m_axi_sg_awburst[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D),
        .Q(m_axi_sg_awlen[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D),
        .Q(m_axi_sg_awlen[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awsize[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_awsize[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awsize[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(SR));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module axi_dma_0_axi_sg_cmd_status
   (O1,
    O2,
    O3,
    sig_stat2wsc_status_ready,
    E,
    sig_cmd2mstr_cmd_valid,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    O4,
    O5,
    O6,
    Q,
    SR,
    m_axi_sg_aclk,
    p_18_out_1,
    sig_cmd_reg_empty,
    sig_wsc2stat_status_valid,
    m_axi_sg_aresetn,
    I1,
    I2,
    p_16_out,
    I3,
    I4,
    sig_addr2wsc_cmd_fifo_empty,
    I5,
    sig_data2all_tlast_error,
    D,
    I6);
  output O1;
  output O2;
  output O3;
  output sig_stat2wsc_status_ready;
  output [0:0]E;
  output sig_cmd2mstr_cmd_valid;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output O4;
  output O5;
  output O6;
  output [33:0]Q;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_18_out_1;
  input sig_cmd_reg_empty;
  input sig_wsc2stat_status_valid;
  input m_axi_sg_aresetn;
  input I1;
  input I2;
  input p_16_out;
  input I3;
  input I4;
  input sig_addr2wsc_cmd_fifo_empty;
  input I5;
  input sig_data2all_tlast_error;
  input [3:0]D;
  input [30:0]I6;

  wire [3:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [30:0]I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [33:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire p_16_out;
  wire p_18_out_1;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

axi_dma_0_axi_sg_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .I1(O1),
        .I2(I2),
        .O1(sig_stat2wsc_status_ready),
        .O2(O2),
        .O4(O4),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_16_out(p_16_out),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
axi_dma_0_axi_sg_fifo I_CMD_FIFO
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(sig_cmd2mstr_cmd_valid),
        .O5(O5),
        .O6(O6),
        .Q(Q),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_18_out_1(p_18_out_1),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module axi_dma_0_axi_sg_cmd_status_28
   (s_axis_ftch_cmd_tready,
    sig_stat2rsc_status_ready,
    O2,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    E,
    sig_cmd2mstr_cmd_valid,
    O1,
    O3,
    Q,
    m_axi_sg_aclk,
    s_axis_ftch_cmd_tvalid,
    sig_cmd_reg_empty,
    sig_rsc2stat_status_valid,
    I1,
    I2,
    p_16_out,
    I3,
    sig_btt_is_zero_reg,
    sig_halt_reg,
    sig_addr2rsc_cmd_fifo_empty,
    sig_init_reg2,
    sig_init_reg,
    SR,
    D,
    I4);
  output s_axis_ftch_cmd_tready;
  output sig_stat2rsc_status_ready;
  output O2;
  output ftch_decerr_i;
  output ftch_interr_i;
  output ftch_slverr_i;
  output [0:0]E;
  output sig_cmd2mstr_cmd_valid;
  output O1;
  output O3;
  output [33:0]Q;
  input m_axi_sg_aclk;
  input s_axis_ftch_cmd_tvalid;
  input sig_cmd_reg_empty;
  input sig_rsc2stat_status_valid;
  input I1;
  input I2;
  input p_16_out;
  input I3;
  input sig_btt_is_zero_reg;
  input sig_halt_reg;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_init_reg2;
  input sig_init_reg;
  input [0:0]SR;
  input [3:0]D;
  input [26:0]I4;

  wire [3:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [26:0]I4;
  wire O1;
  wire O2;
  wire O3;
  wire [33:0]Q;
  wire [0:0]SR;
  wire ftch_decerr_i;
  wire ftch_interr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire p_16_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_halt_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

axi_dma_0_axi_sg_fifo__parameterized0_30 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .I2(I2),
        .O1(sig_stat2rsc_status_ready),
        .O2(O2),
        .SR(SR),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_interr_i(ftch_interr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_16_out(p_16_out),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
axi_dma_0_axi_sg_fifo_31 I_CMD_FIFO
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(sig_cmd2mstr_cmd_valid),
        .O2(O1),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg(sig_btt_is_zero_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2));
endmodule

(* ORIG_REF_NAME = "axi_sg_cntrl_strm" *) 
module axi_dma_0_axi_sg_cntrl_strm
   (m_axis_mm2s_cntrl_tlast,
    m_axis_mm2s_cntrl_tvalid,
    O8,
    m_axis_mm2s_cntrl_tdata,
    I4,
    m_axi_sg_aclk,
    SR,
    mm2s_cntrl_strm_stop,
    soft_reset_d2,
    soft_reset_d1,
    mm2s_error,
    I8,
    sof_ftch_desc,
    m_axi_sg_rvalid,
    out,
    ch2_ftch_active,
    I1,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    m_axis_mm2s_cntrl_tready,
    m_axi_sg_rlast);
  output m_axis_mm2s_cntrl_tlast;
  output m_axis_mm2s_cntrl_tvalid;
  output O8;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  input [0:0]I4;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input mm2s_cntrl_strm_stop;
  input soft_reset_d2;
  input soft_reset_d1;
  input mm2s_error;
  input [0:0]I8;
  input sof_ftch_desc;
  input m_axi_sg_rvalid;
  input [1:0]out;
  input ch2_ftch_active;
  input I1;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input m_axis_mm2s_cntrl_tready;
  input m_axi_sg_rlast;

  wire I1;
  wire [0:0]I4;
  wire [0:0]I8;
  wire O8;
  wire [0:0]SR;
  wire ch2_ftch_active;
  wire cntrl_fifo_empty;
  wire cntrl_fifo_rden;
  wire [32:0]dout_i;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire mm2s_cntrl_strm_stop;
  wire mm2s_error;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_d1;
  wire \n_0_GEN_SYNC_FIFO.follower_full_mm2s_i_1 ;
  wire \n_0_GEN_SYNC_FIFO.xfer_in_progress_i_1 ;
  wire \n_3_GEN_SYNC_FIFO.I_CNTRL_FIFO ;
  wire [1:0]out;
  wire p_0_in4_in;
  wire s2mm_scndry_resetn;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire xfer_in_progress;

axi_dma_0_sync_fifo_fg \GEN_SYNC_FIFO.I_CNTRL_FIFO 
       (.E(cntrl_fifo_rden),
        .I1(I1),
        .I4(I4),
        .I8(I8),
        .O1(\n_3_GEN_SYNC_FIFO.I_CNTRL_FIFO ),
        .O8(O8),
        .Q(dout_i),
        .ch2_ftch_active(ch2_ftch_active),
        .cntrl_fifo_empty(cntrl_fifo_empty),
        .follower_empty_mm2s(follower_empty_mm2s),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_empty_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_3_GEN_SYNC_FIFO.I_CNTRL_FIFO ),
        .Q(follower_empty_mm2s),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00004440FFF04440)) 
     \GEN_SYNC_FIFO.follower_full_mm2s_i_1 
       (.I0(cntrl_fifo_empty),
        .I1(follower_empty_mm2s),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(follower_full_mm2s),
        .I5(m_axis_mm2s_cntrl_tready),
        .O(\n_0_GEN_SYNC_FIFO.follower_full_mm2s_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_full_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_FIFO.follower_full_mm2s_i_1 ),
        .Q(follower_full_mm2s),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[0]),
        .Q(m_axis_mm2s_cntrl_tdata[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[10]),
        .Q(m_axis_mm2s_cntrl_tdata[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[11]),
        .Q(m_axis_mm2s_cntrl_tdata[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[12]),
        .Q(m_axis_mm2s_cntrl_tdata[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[13]),
        .Q(m_axis_mm2s_cntrl_tdata[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[14]),
        .Q(m_axis_mm2s_cntrl_tdata[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[15]),
        .Q(m_axis_mm2s_cntrl_tdata[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[16]),
        .Q(m_axis_mm2s_cntrl_tdata[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[17]),
        .Q(m_axis_mm2s_cntrl_tdata[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[18]),
        .Q(m_axis_mm2s_cntrl_tdata[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[19]),
        .Q(m_axis_mm2s_cntrl_tdata[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[1]),
        .Q(m_axis_mm2s_cntrl_tdata[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[20]),
        .Q(m_axis_mm2s_cntrl_tdata[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[21]),
        .Q(m_axis_mm2s_cntrl_tdata[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[22]),
        .Q(m_axis_mm2s_cntrl_tdata[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[23]),
        .Q(m_axis_mm2s_cntrl_tdata[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[24]),
        .Q(m_axis_mm2s_cntrl_tdata[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[25]),
        .Q(m_axis_mm2s_cntrl_tdata[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[26]),
        .Q(m_axis_mm2s_cntrl_tdata[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[27]),
        .Q(m_axis_mm2s_cntrl_tdata[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[28]),
        .Q(m_axis_mm2s_cntrl_tdata[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[29]),
        .Q(m_axis_mm2s_cntrl_tdata[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[2]),
        .Q(m_axis_mm2s_cntrl_tdata[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[30]),
        .Q(m_axis_mm2s_cntrl_tdata[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[31]),
        .Q(m_axis_mm2s_cntrl_tdata[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[32]),
        .Q(p_0_in4_in),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[3]),
        .Q(m_axis_mm2s_cntrl_tdata[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[4]),
        .Q(m_axis_mm2s_cntrl_tdata[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[5]),
        .Q(m_axis_mm2s_cntrl_tdata[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[6]),
        .Q(m_axis_mm2s_cntrl_tdata[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[7]),
        .Q(m_axis_mm2s_cntrl_tdata[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[8]),
        .Q(m_axis_mm2s_cntrl_tdata[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[9]),
        .Q(m_axis_mm2s_cntrl_tdata[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.mm2s_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_cntrl_strm_stop),
        .Q(mm2s_stop_d1),
        .R(SR));
LUT6 #(
    .INIT(64'h4404EE2EEEEEEEEE)) 
     \GEN_SYNC_FIFO.xfer_in_progress_i_1 
       (.I0(follower_full_mm2s),
        .I1(xfer_in_progress),
        .I2(mm2s_cntrl_strm_stop),
        .I3(mm2s_stop_d1),
        .I4(p_0_in4_in),
        .I5(m_axis_mm2s_cntrl_tready),
        .O(\n_0_GEN_SYNC_FIFO.xfer_in_progress_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.xfer_in_progress_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_FIFO.xfer_in_progress_i_1 ),
        .Q(xfer_in_progress),
        .R(1'b0));
LUT5 #(
    .INIT(32'hAAEA00C0)) 
     m_axis_mm2s_cntrl_tlast_INST_0
       (.I0(follower_full_mm2s),
        .I1(xfer_in_progress),
        .I2(mm2s_cntrl_strm_stop),
        .I3(mm2s_stop_d1),
        .I4(p_0_in4_in),
        .O(m_axis_mm2s_cntrl_tlast));
LUT6 #(
    .INIT(64'hFFFFFFFF0000AA20)) 
     m_axis_mm2s_cntrl_tvalid_INST_0
       (.I0(xfer_in_progress),
        .I1(soft_reset_d2),
        .I2(soft_reset_d1),
        .I3(mm2s_error),
        .I4(mm2s_stop_d1),
        .I5(follower_full_mm2s),
        .O(m_axis_mm2s_cntrl_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_sg_datamover" *) 
module axi_dma_0_axi_sg_datamover
   (O1,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awvalid,
    s_axis_ftch_cmd_tready,
    s_axis_updt_cmd_tready,
    O2,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    m_axi_sg_bready,
    O3,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    O4,
    O5,
    m_axi_sg_wvalid,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_aclk,
    dm_m_axi_sg_aresetn,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    s_axis_ftch_cmd_tvalid,
    p_18_out_1,
    m_axi_sg_wready,
    p_3_in,
    D,
    p_2_in,
    m_axi_sg_bvalid,
    I1,
    m_axi_sg_aresetn,
    p_16_out,
    m_axi_sg_arready,
    m_axi_sg_rresp,
    m_axi_sg_awready,
    I2,
    m_axi_sg_bresp,
    I3);
  output O1;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output m_axi_sg_awvalid;
  output s_axis_ftch_cmd_tready;
  output s_axis_updt_cmd_tready;
  output O2;
  output ftch_decerr_i;
  output ftch_interr_i;
  output ftch_slverr_i;
  output m_axi_sg_bready;
  output O3;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output O4;
  output O5;
  output m_axi_sg_wvalid;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  input m_axi_sg_aclk;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input s_axis_ftch_cmd_tvalid;
  input p_18_out_1;
  input m_axi_sg_wready;
  input p_3_in;
  input [30:0]D;
  input p_2_in;
  input m_axi_sg_bvalid;
  input I1;
  input m_axi_sg_aresetn;
  input p_16_out;
  input m_axi_sg_arready;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_awready;
  input I2;
  input [1:0]m_axi_sg_bresp;
  input [26:0]I3;

  wire [30:0]D;
  wire I1;
  wire I2;
  wire [26:0]I3;
  wire \I_WR_DATA_CNTL/sig_halt_reg ;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire dm_m_axi_sg_aresetn;
  wire ftch_decerr_i;
  wire ftch_interr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire p_16_out;
  wire p_18_out_1;
  wire p_2_in;
  wire p_3_in;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_updt_cmd_tready;
  wire sig_stream_rst;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

axi_dma_0_axi_sg_mm2s_basic_wrap \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER 
       (.I3(I3),
        .O1(O1),
        .O2(O2),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_interr_i(ftch_interr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .p_16_out(p_16_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_halt_reg(\I_WR_DATA_CNTL/sig_halt_reg ),
        .sig_init_reg(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .sig_stream_rst(sig_stream_rst));
axi_dma_0_axi_sg_s2mm_basic_wrap \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER 
       (.D(D),
        .I1(O1),
        .I2(I1),
        .I3(I2),
        .O1(s_axis_updt_cmd_tready),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .SR(sig_stream_rst),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_16_out(p_16_out),
        .p_18_out_1(p_18_out_1),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .sig_halt_reg(\I_WR_DATA_CNTL/sig_halt_reg ),
        .sig_init_reg(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_dma_0_axi_sg_fifo
   (O1,
    O2,
    O3,
    E,
    O4,
    O5,
    O6,
    Q,
    SR,
    m_axi_sg_aclk,
    p_18_out_1,
    sig_cmd_reg_empty,
    I1,
    I2,
    I3,
    I4,
    sig_addr2wsc_cmd_fifo_empty,
    I5,
    sig_data2all_tlast_error,
    I6);
  output O1;
  output O2;
  output O3;
  output [0:0]E;
  output O4;
  output O5;
  output O6;
  output [33:0]Q;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_18_out_1;
  input sig_cmd_reg_empty;
  input I1;
  input I2;
  input I3;
  input I4;
  input sig_addr2wsc_cmd_fifo_empty;
  input I5;
  input sig_data2all_tlast_error;
  input [30:0]I6;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [30:0]I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [33:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_btt_is_zero_reg_i_2;
  wire n_0_sig_init_done_i_1;
  wire p_18_out_1;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_init_done;
  wire sig_push_regfifo;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__1 
       (.I0(O3),
        .I1(p_18_out_1),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[0]),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[2]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[3]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[4]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[5]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[1]),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[6]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[7]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[8]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[9]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[10]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[11]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[12]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[13]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[14]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[15]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[1]),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[16]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[17]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[18]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[19]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[20]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[21]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[22]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[23]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[24]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[25]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[26]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[27]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[28]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[29]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[30]),
        .Q(Q[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .R(SR));
LUT5 #(
    .INIT(32'hFFAE0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 
       (.I0(I1),
        .I1(O3),
        .I2(p_18_out_1),
        .I3(sig_init_done),
        .I4(I2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 ),
        .Q(O3),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000EA00)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(O4),
        .I1(p_18_out_1),
        .I2(O3),
        .I3(I2),
        .I4(I1),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(O4),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4FFF000040000000)) 
     sig_btt_is_zero_reg_i_1
       (.I0(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(n_0_sig_btt_is_zero_reg_i_2),
        .I2(sig_cmd_reg_empty),
        .I3(O4),
        .I4(I3),
        .I5(I4),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_btt_is_zero_reg_i_2
       (.I0(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .I1(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .I2(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .I3(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .I4(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ),
        .I5(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .O(n_0_sig_btt_is_zero_reg_i_2));
LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFFFF)) 
     sig_cmd_reg_empty_i_1__0
       (.I0(O4),
        .I1(sig_cmd_reg_empty),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(I5),
        .I4(sig_data2all_tlast_error),
        .I5(I2),
        .O(O6));
LUT2 #(
    .INIT(4'h8)) 
     \sig_cmd_tag_reg[0]_i_2__0 
       (.I0(O4),
        .I1(sig_cmd_reg_empty),
        .O(E));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(O2),
        .I1(O1),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(O1),
        .Q(O2),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(O1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_dma_0_axi_sg_fifo_31
   (s_axis_ftch_cmd_tready,
    E,
    O1,
    O2,
    O3,
    Q,
    m_axi_sg_aclk,
    s_axis_ftch_cmd_tvalid,
    sig_cmd_reg_empty,
    I1,
    I2,
    I3,
    sig_btt_is_zero_reg,
    sig_halt_reg,
    sig_addr2rsc_cmd_fifo_empty,
    sig_init_reg2,
    sig_init_reg,
    SR,
    I4);
  output s_axis_ftch_cmd_tready;
  output [0:0]E;
  output O1;
  output O2;
  output O3;
  output [33:0]Q;
  input m_axi_sg_aclk;
  input s_axis_ftch_cmd_tvalid;
  input sig_cmd_reg_empty;
  input I1;
  input I2;
  input I3;
  input sig_btt_is_zero_reg;
  input sig_halt_reg;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_init_reg2;
  input sig_init_reg;
  input [0:0]SR;
  input [26:0]I4;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [26:0]I4;
  wire O1;
  wire O2;
  wire O3;
  wire [33:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_btt_is_zero_reg_i_2__0;
  wire n_0_sig_init_done_i_1;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire sig_cmd_reg_empty;
  wire sig_halt_reg;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_regfifo;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0 
       (.I0(s_axis_ftch_cmd_tready),
        .I1(s_axis_ftch_cmd_tvalid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[26]),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[0]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[1]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[2]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[3]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[4]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[5]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[6]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[7]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[8]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[9]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[10]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[11]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[26]),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[12]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[13]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[14]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[15]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[16]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[17]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[18]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[19]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[20]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[21]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[22]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[23]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[24]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[25]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I4[26]),
        .Q(Q[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .R(SR));
LUT5 #(
    .INIT(32'hFFAE0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 
       (.I0(I1),
        .I1(s_axis_ftch_cmd_tready),
        .I2(s_axis_ftch_cmd_tvalid),
        .I3(sig_init_done),
        .I4(I2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 ),
        .Q(s_axis_ftch_cmd_tready),
        .R(1'b0));
LUT6 #(
    .INIT(64'hC0CCCCCC88888888)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_push_regfifo),
        .I1(I2),
        .I2(sig_halt_reg),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd_reg_empty),
        .I5(O1),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4FFF000040000000)) 
     sig_btt_is_zero_reg_i_1__0
       (.I0(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .I1(n_0_sig_btt_is_zero_reg_i_2__0),
        .I2(sig_cmd_reg_empty),
        .I3(O1),
        .I4(I3),
        .I5(sig_btt_is_zero_reg),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_btt_is_zero_reg_i_2__0
       (.I0(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ),
        .I1(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .I2(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I3(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .I4(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .I5(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .O(n_0_sig_btt_is_zero_reg_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT5 #(
    .INIT(32'hF4FFFFFF)) 
     sig_cmd_reg_empty_i_1
       (.I0(O1),
        .I1(sig_cmd_reg_empty),
        .I2(sig_halt_reg),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(I2),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \sig_cmd_tag_reg[0]_i_2 
       (.I0(O1),
        .I1(sig_cmd_reg_empty),
        .O(E));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_dma_0_axi_sg_fifo__parameterized0
   (O1,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    O4,
    m_axi_sg_aclk,
    sig_wsc2stat_status_valid,
    m_axi_sg_aresetn,
    I2,
    p_16_out,
    O2,
    I1,
    SR,
    D);
  output O1;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output O4;
  input m_axi_sg_aclk;
  input sig_wsc2stat_status_valid;
  input m_axi_sg_aresetn;
  input I2;
  input p_16_out;
  input O2;
  input I1;
  input [0:0]SR;
  input [3:0]D;

  wire [3:0]D;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O4;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [7:4]m_axis_updt_sts_tdata;
  wire m_axis_updt_sts_tvalid;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_16_out;
  wire sig_init_done;
  wire sig_push_regfifo;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0 
       (.I0(O1),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(m_axis_updt_sts_tdata[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(m_axis_updt_sts_tdata[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(m_axis_updt_sts_tdata[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(m_axis_updt_sts_tdata[7]),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 
       (.I0(I2),
        .I1(O1),
        .I2(sig_wsc2stat_status_valid),
        .I3(p_16_out),
        .I4(m_axis_updt_sts_tvalid),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 ),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00F08080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(O1),
        .I2(I2),
        .I3(p_16_out),
        .I4(m_axis_updt_sts_tvalid),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(m_axis_updt_sts_tvalid),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(O2),
        .I1(I1),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'h8)) 
     updt_decerr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[5]),
        .O(updt_decerr_i));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     updt_done_i_1
       (.I0(m_axis_updt_sts_tdata[4]),
        .I1(m_axis_updt_sts_tdata[6]),
        .I2(m_axis_updt_sts_tdata[5]),
        .I3(m_axis_updt_sts_tdata[7]),
        .I4(m_axis_updt_sts_tvalid),
        .I5(m_axi_sg_aresetn),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'h8)) 
     updt_interr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[4]),
        .O(updt_interr_i));
LUT2 #(
    .INIT(4'h8)) 
     updt_slverr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[6]),
        .O(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_dma_0_axi_sg_fifo__parameterized0_30
   (O1,
    O2,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    m_axi_sg_aclk,
    sig_rsc2stat_status_valid,
    I2,
    p_16_out,
    sig_init_reg2,
    sig_init_reg,
    SR,
    D);
  output O1;
  output O2;
  output ftch_decerr_i;
  output ftch_interr_i;
  output ftch_slverr_i;
  input m_axi_sg_aclk;
  input sig_rsc2stat_status_valid;
  input I2;
  input p_16_out;
  input sig_init_reg2;
  input sig_init_reg;
  input [0:0]SR;
  input [3:0]D;

  wire [3:0]D;
  wire I2;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire ftch_decerr_i;
  wire ftch_interr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [7:4]m_axis_ftch_sts_tdata;
  wire m_axis_ftch_sts_tvalid;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_16_out;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_regfifo;
  wire sig_rsc2stat_status_valid;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(O1),
        .I1(sig_rsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(m_axis_ftch_sts_tdata[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(m_axis_ftch_sts_tdata[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(m_axis_ftch_sts_tdata[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(m_axis_ftch_sts_tdata[7]),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 
       (.I0(I2),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(p_16_out),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 ),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0080F080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(O1),
        .I2(I2),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(p_16_out),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(m_axis_ftch_sts_tvalid),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_decerr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[5]),
        .O(ftch_decerr_i));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_done_i_1
       (.I0(m_axis_ftch_sts_tdata[7]),
        .I1(m_axis_ftch_sts_tvalid),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_interr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[4]),
        .O(ftch_interr_i));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_slverr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[6]),
        .O(ftch_slverr_i));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_dma_0_axi_sg_fifo__parameterized1
   (sig_rd_empty,
    m_axi_sg_bready,
    O1,
    O3,
    O4,
    S,
    SR,
    m_axi_sg_aclk,
    O2,
    m_axi_sg_bvalid,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    Dout,
    D,
    I1,
    m_axi_sg_bresp,
    sig_init_reg2,
    sig_init_reg);
  output sig_rd_empty;
  output m_axi_sg_bready;
  output O1;
  output [0:0]O3;
  output O4;
  input S;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input O2;
  input m_axi_sg_bvalid;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [0:0]Dout;
  input [1:0]D;
  input I1;
  input [1:0]m_axi_sg_bresp;
  input sig_init_reg2;
  input sig_init_reg;

  wire [1:0]D;
  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire S;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_rd_empty;
  wire sig_rd_empty_0;

axi_dma_0_srl_fifo_f__parameterized0_23 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Dout(Dout),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .S(S),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I1),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_dma_0_axi_sg_fifo__parameterized2
   (sig_rd_empty,
    O1,
    Dout,
    sig_push_coelsc_reg,
    O3,
    O2,
    O4,
    p_4_out,
    S,
    O5,
    SR,
    m_axi_sg_aclk,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    D,
    I1,
    I2,
    Din,
    sig_init_reg2,
    sig_init_reg);
  output sig_rd_empty;
  output O1;
  output [1:0]Dout;
  output sig_push_coelsc_reg;
  output O3;
  output O2;
  output O4;
  output p_4_out;
  output S;
  output O5;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [2:0]D;
  input I1;
  input [0:0]I2;
  input [2:0]Din;
  input sig_init_reg2;
  input sig_init_reg;

  wire [2:0]D;
  wire [2:0]Din;
  wire [1:0]Dout;
  wire I1;
  wire [0:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;

axi_dma_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I1(O2),
        .I2(I1),
        .I3(I2),
        .O1(sig_rd_empty),
        .O2(O1),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .S(S),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_tlast_err_stop(sig_tlast_err_stop));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(O2),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(O2),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I1),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_cmdsts_if" *) 
module axi_dma_0_axi_sg_ftch_cmdsts_if
   (p_16_out,
    ftch_done,
    ftch_decerr,
    ftch_interr,
    ftch_slverr,
    s_axis_ftch_cmd_tvalid,
    p_1_out,
    mm2s_stop_i,
    O1,
    O2,
    O3,
    O15,
    O4,
    O16,
    O5,
    O6,
    ch2_active_set,
    O7,
    O8,
    O25,
    m_axi_sg_aresetn,
    m_axi_sg_aclk,
    SR,
    I1,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    I2,
    mm2s_scndry_resetn,
    I15,
    I16,
    p_3_out,
    ftch_cmnd_data,
    dma_mm2s_error,
    I3,
    s2mm_run_stop_del,
    I4,
    s_axis_s2mm_updtptr_tvalid,
    dma_s2mm_error,
    p_27_out,
    I5,
    I18,
    Q,
    I6,
    I7,
    I19,
    ch1_ftch_pause,
    ch1_ftch_queue_empty,
    I8,
    ch1_sg_idle,
    p_59_out,
    I39,
    s2mm_scndry_resetn);
  output p_16_out;
  output ftch_done;
  output ftch_decerr;
  output ftch_interr;
  output ftch_slverr;
  output s_axis_ftch_cmd_tvalid;
  output p_1_out;
  output mm2s_stop_i;
  output O1;
  output O2;
  output O3;
  output O15;
  output O4;
  output O16;
  output O5;
  output O6;
  output ch2_active_set;
  output O7;
  output O8;
  output O25;
  input m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input I1;
  input ftch_decerr_i;
  input ftch_interr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input I2;
  input mm2s_scndry_resetn;
  input I15;
  input I16;
  input p_3_out;
  input [0:0]ftch_cmnd_data;
  input dma_mm2s_error;
  input I3;
  input s2mm_run_stop_del;
  input I4;
  input s_axis_s2mm_updtptr_tvalid;
  input dma_s2mm_error;
  input p_27_out;
  input I5;
  input I18;
  input [1:0]Q;
  input I6;
  input I7;
  input I19;
  input ch1_ftch_pause;
  input ch1_ftch_queue_empty;
  input I8;
  input ch1_sg_idle;
  input p_59_out;
  input I39;
  input s2mm_scndry_resetn;

  wire I1;
  wire I15;
  wire I16;
  wire I18;
  wire I19;
  wire I2;
  wire I3;
  wire I39;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O15;
  wire O16;
  wire O2;
  wire O25;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_sg_idle;
  wire ch2_active_set;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire [0:0]ftch_cmnd_data;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_error_early;
  wire ftch_interr;
  wire ftch_interr_i;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_5 ;
  wire \n_0_GEN_CH2_FETCH.ch2_active_i_i_5 ;
  wire n_0_ftch_error_early_i_1;
  wire n_0_ftch_error_i_1;
  wire p_16_out;
  wire p_1_out;
  wire p_27_out;
  wire p_3_out;
  wire p_59_out;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [1:1]sg_rresp;
  wire sg_rvalid;

(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2 
       (.I0(O4),
        .I1(s2mm_run_stop_del),
        .I2(I4),
        .I3(s_axis_s2mm_updtptr_tvalid),
        .O(O16));
LUT6 #(
    .INIT(64'hFFFFFF00FFA2FF00)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_1 
       (.I0(ch1_ftch_queue_empty),
        .I1(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2 ),
        .I2(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3 ),
        .I3(I8),
        .I4(ch1_sg_idle),
        .I5(p_59_out),
        .O(O8));
LUT5 #(
    .INIT(32'hAABAFFFF)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_2 
       (.I0(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_5 ),
        .I1(I3),
        .I2(I6),
        .I3(O5),
        .I4(Q[1]),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2 ));
LUT6 #(
    .INIT(64'hF0F0F0F00D0D0DDD)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_3 
       (.I0(I18),
        .I1(O5),
        .I2(Q[0]),
        .I3(O3),
        .I4(ftch_cmnd_data),
        .I5(Q[1]),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'hEFFF0000)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_5 
       (.I0(O3),
        .I1(I7),
        .I2(I5),
        .I3(ftch_done),
        .I4(ftch_cmnd_data),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_5 ));
LUT6 #(
    .INIT(64'h00000000000000B1)) 
     \GEN_CH2_FETCH.ch2_active_i_i_2 
       (.I0(Q[1]),
        .I1(O7),
        .I2(\n_0_GEN_CH2_FETCH.ch2_active_i_i_5 ),
        .I3(O3),
        .I4(I7),
        .I5(Q[0]),
        .O(ch2_active_set));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \GEN_CH2_FETCH.ch2_active_i_i_4 
       (.I0(I18),
        .I1(I19),
        .I2(O1),
        .I3(O2),
        .I4(ch1_ftch_pause),
        .I5(p_3_out),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \GEN_CH2_FETCH.ch2_active_i_i_5 
       (.I0(ftch_done),
        .I1(ftch_cmnd_data),
        .I2(I5),
        .O(\n_0_GEN_CH2_FETCH.ch2_active_i_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1 
       (.I0(O1),
        .I1(O2),
        .I2(I15),
        .I3(I16),
        .O(mm2s_stop_i));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
     \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_2 
       (.I0(O3),
        .I1(dma_s2mm_error),
        .I2(p_3_out),
        .I3(p_27_out),
        .I4(ftch_error_early),
        .I5(I5),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1 
       (.I0(O4),
        .I1(s2mm_run_stop_del),
        .O(O15));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_1 
       (.I0(O2),
        .I1(I16),
        .I2(I15),
        .I3(O1),
        .O(O4));
LUT2 #(
    .INIT(4'hB)) 
     \QUEUE_COUNT.cmnds_queued_shift[3]_i_1 
       (.I0(mm2s_stop_i),
        .I1(mm2s_scndry_resetn),
        .O(p_1_out));
LUT2 #(
    .INIT(4'hB)) 
     \QUEUE_COUNT.cmnds_queued_shift[3]_i_1__0 
       (.I0(O4),
        .I1(s2mm_scndry_resetn),
        .O(O25));
LUT6 #(
    .INIT(64'h0004000000000000)) 
     \ftch_cs[0]_i_2 
       (.I0(O5),
        .I1(I6),
        .I2(I3),
        .I3(I5),
        .I4(ftch_cmnd_data),
        .I5(ftch_done),
        .O(O6));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \ftch_cs[0]_i_5 
       (.I0(p_3_out),
        .I1(ch1_ftch_pause),
        .I2(O2),
        .I3(O1),
        .I4(I39),
        .I5(ch1_sg_idle),
        .O(O5));
FDRE #(
    .INIT(1'b0)) 
     ftch_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_decerr_i),
        .Q(ftch_decerr),
        .R(SR));
FDRE ftch_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(ftch_done),
        .R(SR));
LUT3 #(
    .INIT(8'hF8)) 
     ftch_error_early_i_1
       (.I0(sg_rvalid),
        .I1(sg_rresp),
        .I2(ftch_error_early),
        .O(n_0_ftch_error_early_i_1));
FDRE ftch_error_early_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_ftch_error_early_i_1),
        .Q(ftch_error_early),
        .R(SR));
LUT4 #(
    .INIT(16'hFFFE)) 
     ftch_error_i_1
       (.I0(ftch_decerr),
        .I1(ftch_interr),
        .I2(ftch_slverr),
        .I3(O3),
        .O(n_0_ftch_error_i_1));
FDRE ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_ftch_error_i_1),
        .Q(O3),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     ftch_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_interr_i),
        .Q(ftch_interr),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     ftch_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_slverr_i),
        .Q(ftch_slverr),
        .R(SR));
FDRE m_axis_ftch_sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_aresetn),
        .Q(p_16_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
     m_axis_mm2s_cntrl_tvalid_INST_0_i_1
       (.I0(p_3_out),
        .I1(O3),
        .I2(ftch_error_early),
        .I3(ftch_cmnd_data),
        .I4(dma_mm2s_error),
        .I5(I3),
        .O(O1));
FDRE s_axis_ftch_cmd_tvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(s_axis_ftch_cmd_tvalid),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sg_rresp_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_rresp),
        .Q(sg_rresp),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sg_rvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_rvalid),
        .Q(sg_rvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_mngr" *) 
module axi_dma_0_axi_sg_ftch_mngr
   (O1,
    ch2_ftch_active,
    O2,
    out,
    O3,
    p_16_out,
    p_59_out,
    p_32_out,
    ch1_sg_idle,
    O4,
    s_axis_ftch_cmd_tvalid,
    sg_ftch_error0,
    p_56_out,
    p_57_out,
    p_58_out,
    sg_ftch_error0_1,
    p_29_out,
    p_30_out,
    p_31_out,
    p_1_out,
    mm2s_stop_i,
    O5,
    O6,
    p_5_out,
    O15,
    O7,
    O16,
    O8,
    E,
    in00,
    O9,
    S,
    O20,
    D,
    O10,
    O25,
    O26,
    O27,
    Q,
    SR,
    I3,
    m_axi_sg_aclk,
    s2mm_run_stop_del,
    m_axi_sg_aresetn,
    I1,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    I12,
    I2,
    mm2s_scndry_resetn,
    I15,
    I16,
    p_3_out,
    ftch_cmnd_data,
    dma_mm2s_error,
    I4,
    s_axis_s2mm_updtptr_tvalid,
    dma_s2mm_error,
    s2mm_scndry_resetn,
    I18,
    I19,
    ch1_ftch_pause,
    I5,
    mm2s_desc_flush,
    s2mm_desc_flush_del,
    ch2_ftch_pause,
    p_0_in2_in,
    I6,
    I36,
    I7,
    I8,
    I37,
    ch2_nxtdesc_wren,
    s_axis_ftch_cmd_tready,
    ch1_ftch_queue_empty,
    I39,
    I46,
    I47,
    ftch_stale_desc);
  output O1;
  output ch2_ftch_active;
  output O2;
  output [23:0]out;
  output [23:0]O3;
  output p_16_out;
  output p_59_out;
  output p_32_out;
  output ch1_sg_idle;
  output O4;
  output s_axis_ftch_cmd_tvalid;
  output sg_ftch_error0;
  output p_56_out;
  output p_57_out;
  output p_58_out;
  output sg_ftch_error0_1;
  output p_29_out;
  output p_30_out;
  output p_31_out;
  output p_1_out;
  output mm2s_stop_i;
  output O5;
  output O6;
  output p_5_out;
  output O15;
  output O7;
  output O16;
  output O8;
  output [0:0]E;
  output in00;
  output O9;
  output [1:0]S;
  output [1:0]O20;
  output [25:0]D;
  output O10;
  output O25;
  output [0:0]O26;
  output [0:0]O27;
  output [25:0]Q;
  input [0:0]SR;
  input I3;
  input m_axi_sg_aclk;
  input s2mm_run_stop_del;
  input m_axi_sg_aresetn;
  input I1;
  input ftch_decerr_i;
  input ftch_interr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input I12;
  input I2;
  input mm2s_scndry_resetn;
  input I15;
  input I16;
  input p_3_out;
  input [0:0]ftch_cmnd_data;
  input dma_mm2s_error;
  input I4;
  input s_axis_s2mm_updtptr_tvalid;
  input dma_s2mm_error;
  input s2mm_scndry_resetn;
  input I18;
  input I19;
  input ch1_ftch_pause;
  input I5;
  input mm2s_desc_flush;
  input s2mm_desc_flush_del;
  input ch2_ftch_pause;
  input p_0_in2_in;
  input [1:0]I6;
  input [25:0]I36;
  input I7;
  input [31:0]I8;
  input [25:0]I37;
  input ch2_nxtdesc_wren;
  input s_axis_ftch_cmd_tready;
  input ch1_ftch_queue_empty;
  input I39;
  input [1:0]I46;
  input [1:0]I47;
  input ftch_stale_desc;

  wire [25:0]D;
  wire [0:0]E;
  wire I1;
  wire I12;
  wire I15;
  wire I16;
  wire I18;
  wire I19;
  wire I2;
  wire I3;
  wire [25:0]I36;
  wire [25:0]I37;
  wire I39;
  wire I4;
  wire [1:0]I46;
  wire [1:0]I47;
  wire I5;
  wire [1:0]I6;
  wire I7;
  wire [31:0]I8;
  wire O1;
  wire O10;
  wire O15;
  wire O16;
  wire O2;
  wire [1:0]O20;
  wire O25;
  wire [0:0]O26;
  wire [0:0]O27;
  wire [23:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [25:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_sg_idle;
  wire ch2_active_set;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_nxtdesc_wren;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire [0:0]ftch_cmnd_data;
  wire [1:0]ftch_cs;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_interr;
  wire ftch_interr_i;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire ftch_stale_desc;
  wire in00;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_desc_flush;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire n_14_I_FTCH_CMDSTS_IF;
  wire n_14_I_FTCH_SG;
  wire n_15_I_FTCH_CMDSTS_IF;
  wire n_17_I_FTCH_CMDSTS_IF;
  wire n_18_I_FTCH_CMDSTS_IF;
  wire n_22_I_FTCH_SG;
  wire n_50_I_FTCH_PNTR_MNGR;
  wire [23:0]out;
  wire p_0_in2_in;
  wire p_16_out;
  wire p_1_out;
  wire p_27_out;
  wire p_29_out;
  wire p_30_out;
  wire p_31_out;
  wire p_32_out;
  wire p_3_out;
  wire p_56_out;
  wire p_57_out;
  wire p_58_out;
  wire p_59_out;
  wire p_5_out;
  wire s2mm_desc_flush_del;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire sg_ftch_error0;
  wire sg_ftch_error0_1;

axi_dma_0_axi_sg_ftch_cmdsts_if I_FTCH_CMDSTS_IF
       (.I1(I1),
        .I15(I15),
        .I16(I16),
        .I18(I18),
        .I19(I19),
        .I2(n_22_I_FTCH_SG),
        .I3(O1),
        .I39(I39),
        .I4(I4),
        .I5(ch2_ftch_active),
        .I6(I3),
        .I7(n_50_I_FTCH_PNTR_MNGR),
        .I8(n_14_I_FTCH_SG),
        .O1(O5),
        .O15(O15),
        .O16(O16),
        .O2(O6),
        .O25(O25),
        .O3(p_5_out),
        .O4(O7),
        .O5(n_14_I_FTCH_CMDSTS_IF),
        .O6(n_15_I_FTCH_CMDSTS_IF),
        .O7(n_17_I_FTCH_CMDSTS_IF),
        .O8(n_18_I_FTCH_CMDSTS_IF),
        .Q(ftch_cs),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_active_set(ch2_active_set),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .ftch_cmnd_data(ftch_cmnd_data),
        .ftch_decerr(ftch_decerr),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done(ftch_done),
        .ftch_interr(ftch_interr),
        .ftch_interr_i(ftch_interr_i),
        .ftch_slverr(ftch_slverr),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .p_16_out(p_16_out),
        .p_1_out(p_1_out),
        .p_27_out(p_27_out),
        .p_3_out(p_3_out),
        .p_59_out(p_59_out),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid));
axi_dma_0_axi_sg_ftch_pntr I_FTCH_PNTR_MNGR
       (.D(D),
        .I12(I12),
        .I2(I2),
        .I3(I3),
        .I36(I36),
        .I37(I37),
        .I46(I46),
        .I47(I47),
        .I7(I7),
        .I8(I8),
        .O1(n_50_I_FTCH_PNTR_MNGR),
        .O20(O20),
        .O26(O26),
        .O27(O27),
        .O3(O3),
        .O4(O4),
        .S(S),
        .SR(SR),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .ftch_cmnd_data(ftch_cmnd_data),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(out),
        .p_27_out(p_27_out),
        .p_3_out(p_3_out),
        .s2mm_desc_flush_del(s2mm_desc_flush_del),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
axi_dma_0_axi_sg_ftch_sm I_FTCH_SG
       (.D(D),
        .E(E),
        .I1(n_18_I_FTCH_CMDSTS_IF),
        .I10(O4),
        .I18(I18),
        .I2(p_5_out),
        .I3(n_15_I_FTCH_CMDSTS_IF),
        .I4(n_17_I_FTCH_CMDSTS_IF),
        .I5(n_14_I_FTCH_CMDSTS_IF),
        .I6(I5),
        .I7(n_50_I_FTCH_PNTR_MNGR),
        .I8(I4),
        .I9(I6),
        .O1(O1),
        .O10(n_14_I_FTCH_SG),
        .O11(O8),
        .O12(O9),
        .O13(O10),
        .O14(n_22_I_FTCH_SG),
        .O15(Q),
        .O2(ch2_ftch_active),
        .O3(O2),
        .O4(p_56_out),
        .O5(p_57_out),
        .O6(p_58_out),
        .O7(p_29_out),
        .O8(p_30_out),
        .O9(p_31_out),
        .Q(ftch_cs),
        .SR(SR),
        .ch2_active_set(ch2_active_set),
        .ftch_cmnd_data(ftch_cmnd_data),
        .ftch_decerr(ftch_decerr),
        .ftch_done(ftch_done),
        .ftch_interr(ftch_interr),
        .ftch_slverr(ftch_slverr),
        .ftch_stale_desc(ftch_stale_desc),
        .in00(in00),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_0_in2_in(p_0_in2_in),
        .p_27_out(p_27_out),
        .p_32_out(p_32_out),
        .p_59_out(p_59_out),
        .s2mm_desc_flush_del(s2mm_desc_flush_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error0_1(sg_ftch_error0_1));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_pntr" *) 
module axi_dma_0_axi_sg_ftch_pntr
   (out,
    O3,
    ch1_sg_idle,
    O4,
    O1,
    S,
    O20,
    D,
    O26,
    O27,
    SR,
    I3,
    m_axi_sg_aclk,
    s2mm_run_stop_del,
    I12,
    I2,
    p_3_out,
    s2mm_desc_flush_del,
    p_27_out,
    ch2_ftch_pause,
    I36,
    I7,
    I8,
    I37,
    ch2_nxtdesc_wren,
    ftch_cmnd_data,
    I46,
    I47,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn);
  output [23:0]out;
  output [23:0]O3;
  output ch1_sg_idle;
  output O4;
  output O1;
  output [1:0]S;
  output [1:0]O20;
  output [25:0]D;
  output [0:0]O26;
  output [0:0]O27;
  input [0:0]SR;
  input I3;
  input m_axi_sg_aclk;
  input s2mm_run_stop_del;
  input I12;
  input I2;
  input p_3_out;
  input s2mm_desc_flush_del;
  input p_27_out;
  input ch2_ftch_pause;
  input [25:0]I36;
  input I7;
  input [31:0]I8;
  input [25:0]I37;
  input ch2_nxtdesc_wren;
  input [0:0]ftch_cmnd_data;
  input [1:0]I46;
  input [1:0]I47;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;

  wire [25:0]D;
  wire I12;
  wire I2;
  wire I3;
  wire [25:0]I36;
  wire [25:0]I37;
  wire [1:0]I46;
  wire [1:0]I47;
  wire I7;
  wire [31:0]I8;
  wire O1;
  wire [1:0]O20;
  wire [0:0]O26;
  wire [0:0]O27;
  wire O4;
  wire [1:0]S;
  wire [0:0]SR;
(* MARK_DEBUG *)   wire [31:0]ch1_fetch_address_i;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
(* MARK_DEBUG *)   wire [31:0]ch2_fetch_address_i;
  wire ch2_ftch_pause;
  wire ch2_nxtdesc_wren;
  wire ch2_run_stop_d1;
  wire ch2_use_crntdesc;
  wire [0:0]ftch_cmnd_data;
  wire m_axi_sg_aclk;
  wire mm2s_scndry_resetn;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1 ;
  wire p_27_out;
  wire p_3_out;
  wire s2mm_desc_flush_del;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;

  assign O3[23:0] = ch2_fetch_address_i[29:6];
  assign out[23:0] = ch1_fetch_address_i[29:6];
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 
       (.I0(ch1_fetch_address_i[0]),
        .I1(I8[0]),
        .I2(I7),
        .I3(ch1_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 
       (.I0(I36[4]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[10]),
        .I4(ch1_fetch_address_i[10]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 
       (.I0(I36[5]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[11]),
        .I4(ch1_fetch_address_i[11]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 
       (.I0(I36[6]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[12]),
        .I4(ch1_fetch_address_i[12]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 
       (.I0(I36[7]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[13]),
        .I4(ch1_fetch_address_i[13]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 
       (.I0(I36[8]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[14]),
        .I4(ch1_fetch_address_i[14]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 
       (.I0(I36[9]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[15]),
        .I4(ch1_fetch_address_i[15]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 
       (.I0(I36[10]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[16]),
        .I4(ch1_fetch_address_i[16]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 
       (.I0(I36[11]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[17]),
        .I4(ch1_fetch_address_i[17]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 
       (.I0(I36[12]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[18]),
        .I4(ch1_fetch_address_i[18]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 
       (.I0(I36[13]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[19]),
        .I4(ch1_fetch_address_i[19]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 
       (.I0(ch1_fetch_address_i[1]),
        .I1(I8[1]),
        .I2(I7),
        .I3(ch1_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 
       (.I0(I36[14]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[20]),
        .I4(ch1_fetch_address_i[20]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 
       (.I0(I36[15]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[21]),
        .I4(ch1_fetch_address_i[21]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 
       (.I0(I36[16]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[22]),
        .I4(ch1_fetch_address_i[22]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 
       (.I0(I36[17]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[23]),
        .I4(ch1_fetch_address_i[23]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 
       (.I0(I36[18]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[24]),
        .I4(ch1_fetch_address_i[24]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 
       (.I0(I36[19]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[25]),
        .I4(ch1_fetch_address_i[25]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 
       (.I0(I36[20]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[26]),
        .I4(ch1_fetch_address_i[26]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 
       (.I0(I36[21]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[27]),
        .I4(ch1_fetch_address_i[27]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 
       (.I0(I36[22]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[28]),
        .I4(ch1_fetch_address_i[28]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 
       (.I0(I36[23]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[29]),
        .I4(ch1_fetch_address_i[29]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 
       (.I0(ch1_fetch_address_i[2]),
        .I1(I8[2]),
        .I2(I7),
        .I3(ch1_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 
       (.I0(I36[24]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[30]),
        .I4(ch1_fetch_address_i[30]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 
       (.I0(I36[25]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[31]),
        .I4(ch1_fetch_address_i[31]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 
       (.I0(ch1_fetch_address_i[3]),
        .I1(I8[3]),
        .I2(I7),
        .I3(ch1_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 
       (.I0(ch1_fetch_address_i[4]),
        .I1(I8[4]),
        .I2(I7),
        .I3(ch1_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 
       (.I0(ch1_fetch_address_i[5]),
        .I1(I8[5]),
        .I2(I7),
        .I3(ch1_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 
       (.I0(I36[0]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[6]),
        .I4(ch1_fetch_address_i[6]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 
       (.I0(I36[1]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[7]),
        .I4(ch1_fetch_address_i[7]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 
       (.I0(I36[2]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[8]),
        .I4(ch1_fetch_address_i[8]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 
       (.I0(I36[3]),
        .I1(ch1_use_crntdesc),
        .I2(I7),
        .I3(I8[9]),
        .I4(ch1_fetch_address_i[9]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 ),
        .Q(ch1_fetch_address_i[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 ),
        .Q(ch1_fetch_address_i[10]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 ),
        .Q(ch1_fetch_address_i[11]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 ),
        .Q(ch1_fetch_address_i[12]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 ),
        .Q(ch1_fetch_address_i[13]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 ),
        .Q(ch1_fetch_address_i[14]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 ),
        .Q(ch1_fetch_address_i[15]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 ),
        .Q(ch1_fetch_address_i[16]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 ),
        .Q(ch1_fetch_address_i[17]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 ),
        .Q(ch1_fetch_address_i[18]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 ),
        .Q(ch1_fetch_address_i[19]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 ),
        .Q(ch1_fetch_address_i[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 ),
        .Q(ch1_fetch_address_i[20]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 ),
        .Q(ch1_fetch_address_i[21]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 ),
        .Q(ch1_fetch_address_i[22]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 ),
        .Q(ch1_fetch_address_i[23]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 ),
        .Q(ch1_fetch_address_i[24]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 ),
        .Q(ch1_fetch_address_i[25]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 ),
        .Q(ch1_fetch_address_i[26]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 ),
        .Q(ch1_fetch_address_i[27]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 ),
        .Q(ch1_fetch_address_i[28]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 ),
        .Q(ch1_fetch_address_i[29]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 ),
        .Q(ch1_fetch_address_i[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 ),
        .Q(ch1_fetch_address_i[30]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 ),
        .Q(ch1_fetch_address_i[31]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 ),
        .Q(ch1_fetch_address_i[3]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 ),
        .Q(ch1_fetch_address_i[4]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 ),
        .Q(ch1_fetch_address_i[5]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 ),
        .Q(ch1_fetch_address_i[6]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 ),
        .Q(ch1_fetch_address_i[7]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 ),
        .Q(ch1_fetch_address_i[8]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 ),
        .Q(ch1_fetch_address_i[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(ch1_run_stop_d1),
        .R(SR));
LUT3 #(
    .INIT(8'h01)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15 
       (.I0(ch1_fetch_address_i[5]),
        .I1(ch1_fetch_address_i[3]),
        .I2(ch1_fetch_address_i[4]),
        .O(S[1]));
LUT3 #(
    .INIT(8'h01)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16 
       (.I0(ch1_fetch_address_i[0]),
        .I1(ch1_fetch_address_i[1]),
        .I2(ch1_fetch_address_i[2]),
        .O(S[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5 
       (.I0(ch1_fetch_address_i[31]),
        .I1(I46[1]),
        .I2(ch1_fetch_address_i[30]),
        .I3(I46[0]),
        .O(O26));
FDRE \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I12),
        .Q(ch1_sg_idle),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000BABABA00)) 
     \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(ch1_run_stop_d1),
        .I2(I3),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .I5(I7),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 ),
        .Q(ch1_use_crntdesc),
        .R(1'b0));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1 
       (.I0(ch2_fetch_address_i[0]),
        .I1(I8[0]),
        .I2(ch2_nxtdesc_wren),
        .I3(ch2_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1 
       (.I0(I37[4]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[10]),
        .I4(ch2_fetch_address_i[10]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1 
       (.I0(I37[5]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[11]),
        .I4(ch2_fetch_address_i[11]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1 
       (.I0(I37[6]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[12]),
        .I4(ch2_fetch_address_i[12]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1 
       (.I0(I37[7]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[13]),
        .I4(ch2_fetch_address_i[13]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1 
       (.I0(I37[8]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[14]),
        .I4(ch2_fetch_address_i[14]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1 
       (.I0(I37[9]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[15]),
        .I4(ch2_fetch_address_i[15]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1 
       (.I0(I37[10]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[16]),
        .I4(ch2_fetch_address_i[16]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1 
       (.I0(I37[11]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[17]),
        .I4(ch2_fetch_address_i[17]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1 
       (.I0(I37[12]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[18]),
        .I4(ch2_fetch_address_i[18]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1 
       (.I0(I37[13]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[19]),
        .I4(ch2_fetch_address_i[19]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1 
       (.I0(ch2_fetch_address_i[1]),
        .I1(I8[1]),
        .I2(ch2_nxtdesc_wren),
        .I3(ch2_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1 
       (.I0(I37[14]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[20]),
        .I4(ch2_fetch_address_i[20]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1 
       (.I0(I37[15]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[21]),
        .I4(ch2_fetch_address_i[21]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1 
       (.I0(I37[16]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[22]),
        .I4(ch2_fetch_address_i[22]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1 
       (.I0(I37[17]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[23]),
        .I4(ch2_fetch_address_i[23]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1 
       (.I0(I37[18]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[24]),
        .I4(ch2_fetch_address_i[24]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1 
       (.I0(I37[19]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[25]),
        .I4(ch2_fetch_address_i[25]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1 
       (.I0(I37[20]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[26]),
        .I4(ch2_fetch_address_i[26]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1 
       (.I0(I37[21]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[27]),
        .I4(ch2_fetch_address_i[27]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1 
       (.I0(I37[22]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[28]),
        .I4(ch2_fetch_address_i[28]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1 
       (.I0(I37[23]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[29]),
        .I4(ch2_fetch_address_i[29]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1 
       (.I0(ch2_fetch_address_i[2]),
        .I1(I8[2]),
        .I2(ch2_nxtdesc_wren),
        .I3(ch2_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1 
       (.I0(I37[24]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[30]),
        .I4(ch2_fetch_address_i[30]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1 
       (.I0(I37[25]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[31]),
        .I4(ch2_fetch_address_i[31]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1 
       (.I0(ch2_fetch_address_i[3]),
        .I1(I8[3]),
        .I2(ch2_nxtdesc_wren),
        .I3(ch2_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1 
       (.I0(ch2_fetch_address_i[4]),
        .I1(I8[4]),
        .I2(ch2_nxtdesc_wren),
        .I3(ch2_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1 
       (.I0(ch2_fetch_address_i[5]),
        .I1(I8[5]),
        .I2(ch2_nxtdesc_wren),
        .I3(ch2_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1 
       (.I0(I37[0]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[6]),
        .I4(ch2_fetch_address_i[6]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1 
       (.I0(I37[1]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[7]),
        .I4(ch2_fetch_address_i[7]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1 
       (.I0(I37[2]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[8]),
        .I4(ch2_fetch_address_i[8]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1 
       (.I0(I37[3]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(I8[9]),
        .I4(ch2_fetch_address_i[9]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1 ),
        .Q(ch2_fetch_address_i[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1 ),
        .Q(ch2_fetch_address_i[10]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1 ),
        .Q(ch2_fetch_address_i[11]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1 ),
        .Q(ch2_fetch_address_i[12]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1 ),
        .Q(ch2_fetch_address_i[13]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1 ),
        .Q(ch2_fetch_address_i[14]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1 ),
        .Q(ch2_fetch_address_i[15]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1 ),
        .Q(ch2_fetch_address_i[16]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1 ),
        .Q(ch2_fetch_address_i[17]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1 ),
        .Q(ch2_fetch_address_i[18]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1 ),
        .Q(ch2_fetch_address_i[19]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1 ),
        .Q(ch2_fetch_address_i[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1 ),
        .Q(ch2_fetch_address_i[20]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1 ),
        .Q(ch2_fetch_address_i[21]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1 ),
        .Q(ch2_fetch_address_i[22]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1 ),
        .Q(ch2_fetch_address_i[23]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1 ),
        .Q(ch2_fetch_address_i[24]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1 ),
        .Q(ch2_fetch_address_i[25]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1 ),
        .Q(ch2_fetch_address_i[26]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1 ),
        .Q(ch2_fetch_address_i[27]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1 ),
        .Q(ch2_fetch_address_i[28]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1 ),
        .Q(ch2_fetch_address_i[29]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1 ),
        .Q(ch2_fetch_address_i[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1 ),
        .Q(ch2_fetch_address_i[30]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1 ),
        .Q(ch2_fetch_address_i[31]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1 ),
        .Q(ch2_fetch_address_i[3]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1 ),
        .Q(ch2_fetch_address_i[4]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1 ),
        .Q(ch2_fetch_address_i[5]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1 ),
        .Q(ch2_fetch_address_i[6]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1 ),
        .Q(ch2_fetch_address_i[7]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1 ),
        .Q(ch2_fetch_address_i[8]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1 ),
        .Q(ch2_fetch_address_i[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_run_stop_del),
        .Q(ch2_run_stop_d1),
        .R(SR));
LUT3 #(
    .INIT(8'h01)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_15 
       (.I0(ch2_fetch_address_i[3]),
        .I1(ch2_fetch_address_i[4]),
        .I2(ch2_fetch_address_i[5]),
        .O(O20[1]));
LUT3 #(
    .INIT(8'h01)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_16 
       (.I0(ch2_fetch_address_i[0]),
        .I1(ch2_fetch_address_i[1]),
        .I2(ch2_fetch_address_i[2]),
        .O(O20[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_5 
       (.I0(ch2_fetch_address_i[30]),
        .I1(I47[0]),
        .I2(ch2_fetch_address_i[31]),
        .I3(I47[1]),
        .O(O27));
FDRE \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(O4),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000BABABA00)) 
     \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1 
       (.I0(ch2_use_crntdesc),
        .I1(ch2_run_stop_d1),
        .I2(s2mm_run_stop_del),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .I5(ch2_nxtdesc_wren),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1 ),
        .Q(ch2_use_crntdesc),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[10]_i_1 
       (.I0(ch1_fetch_address_i[10]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[10]),
        .O(D[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[11]_i_1 
       (.I0(ch1_fetch_address_i[11]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[11]),
        .O(D[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[12]_i_1 
       (.I0(ch1_fetch_address_i[12]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[12]),
        .O(D[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[13]_i_1 
       (.I0(ch1_fetch_address_i[13]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[13]),
        .O(D[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[14]_i_1 
       (.I0(ch1_fetch_address_i[14]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[14]),
        .O(D[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[15]_i_1 
       (.I0(ch1_fetch_address_i[15]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[15]),
        .O(D[9]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[16]_i_1 
       (.I0(ch1_fetch_address_i[16]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[16]),
        .O(D[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[17]_i_1 
       (.I0(ch1_fetch_address_i[17]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[17]),
        .O(D[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[18]_i_1 
       (.I0(ch1_fetch_address_i[18]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[18]),
        .O(D[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[19]_i_1 
       (.I0(ch1_fetch_address_i[19]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[19]),
        .O(D[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[20]_i_1 
       (.I0(ch1_fetch_address_i[20]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[20]),
        .O(D[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[21]_i_1 
       (.I0(ch1_fetch_address_i[21]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[21]),
        .O(D[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[22]_i_1 
       (.I0(ch1_fetch_address_i[22]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[22]),
        .O(D[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[23]_i_1 
       (.I0(ch1_fetch_address_i[23]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[23]),
        .O(D[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[24]_i_1 
       (.I0(ch1_fetch_address_i[24]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[24]),
        .O(D[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[25]_i_1 
       (.I0(ch1_fetch_address_i[25]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[25]),
        .O(D[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[26]_i_1 
       (.I0(ch1_fetch_address_i[26]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[26]),
        .O(D[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[27]_i_1 
       (.I0(ch1_fetch_address_i[27]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[27]),
        .O(D[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[28]_i_1 
       (.I0(ch1_fetch_address_i[28]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[28]),
        .O(D[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[29]_i_1 
       (.I0(ch1_fetch_address_i[29]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[29]),
        .O(D[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[30]_i_1 
       (.I0(ch1_fetch_address_i[30]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[30]),
        .O(D[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[31]_i_2 
       (.I0(ch1_fetch_address_i[31]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[31]),
        .O(D[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[6]_i_1 
       (.I0(ch1_fetch_address_i[6]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[6]),
        .O(D[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[7]_i_1 
       (.I0(ch1_fetch_address_i[7]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[7]),
        .O(D[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[8]_i_1 
       (.I0(ch1_fetch_address_i[8]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[8]),
        .O(D[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \current_bd[9]_i_1 
       (.I0(ch1_fetch_address_i[9]),
        .I1(ftch_cmnd_data),
        .I2(ch2_fetch_address_i[9]),
        .O(D[3]));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     \ftch_cs[0]_i_7 
       (.I0(p_3_out),
        .I1(O4),
        .I2(s2mm_desc_flush_del),
        .I3(p_27_out),
        .I4(ch2_ftch_pause),
        .I5(s2mm_run_stop_del),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_q_mngr" *) 
module axi_dma_0_axi_sg_ftch_q_mngr
   (p_0_in2_in,
    in0,
    O3,
    O1,
    O4,
    O2,
    O5,
    O6,
    out,
    O7,
    ch1_nxtdesc_wren,
    ch2_nxtdesc_wren,
    ch1_ftch_queue_empty,
    ch2_ftch_queue_empty,
    ftch_stale_desc,
    D,
    O12,
    O13,
    O14,
    O17,
    m_axis_mm2s_cntrl_tlast,
    m_axis_mm2s_cntrl_tvalid,
    O8,
    ch2_ftch_pause,
    ch1_ftch_pause,
    O9,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O41,
    O42,
    m_axis_mm2s_cntrl_tdata,
    in00,
    SR,
    I1,
    m_axi_sg_aclk,
    I2,
    I4,
    mm2s_cntrl_strm_stop,
    I5,
    I6,
    I7,
    p_4_out,
    I13,
    s_axi_lite_wdata,
    I3,
    s2mm_run_stop_del,
    I14,
    mm2s_scndry_resetn,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    s2mm_scndry_resetn,
    soft_reset_d2,
    soft_reset_d1,
    mm2s_error,
    I8,
    m_axi_sg_rvalid,
    ch2_ftch_active,
    m_axi_sg_rdata,
    m_axis_mm2s_cntrl_tready,
    queue_rden_new,
    queue_sinit,
    CO,
    tailpntr_updated_d1,
    tailpntr_updated_d2,
    p_7_out,
    I9,
    queue_rden2_new,
    queue_sinit2,
    m_axi_sg_rlast,
    m_axi_sg_aresetn,
    I10,
    I38,
    I48,
    I49,
    updtptr_tlast,
    s_axis_mm2s_updtptr_tvalid,
    ptr_queue_full,
    p_13_out,
    s_axis_s2mm_updtptr_tvalid,
    updtptr_tlast_2,
    ptr2_queue_full,
    E,
    I62);
  output p_0_in2_in;
  output [0:0]in0;
  output [83:0]O3;
  output O1;
  output [72:0]O4;
  output O2;
  output [90:0]O5;
  output [0:0]O6;
  output [2:0]out;
  output [31:0]O7;
  output ch1_nxtdesc_wren;
  output ch2_nxtdesc_wren;
  output ch1_ftch_queue_empty;
  output ch2_ftch_queue_empty;
  output ftch_stale_desc;
  output [25:0]D;
  output [25:0]O12;
  output O13;
  output O14;
  output O17;
  output m_axis_mm2s_cntrl_tlast;
  output m_axis_mm2s_cntrl_tvalid;
  output O8;
  output ch2_ftch_pause;
  output ch1_ftch_pause;
  output O9;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O41;
  output O42;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  input in00;
  input [0:0]SR;
  input I1;
  input m_axi_sg_aclk;
  input I2;
  input [0:0]I4;
  input mm2s_cntrl_strm_stop;
  input I5;
  input I6;
  input I7;
  input [25:0]p_4_out;
  input I13;
  input [25:0]s_axi_lite_wdata;
  input I3;
  input s2mm_run_stop_del;
  input I14;
  input mm2s_scndry_resetn;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input s2mm_scndry_resetn;
  input soft_reset_d2;
  input soft_reset_d1;
  input mm2s_error;
  input [26:0]I8;
  input m_axi_sg_rvalid;
  input ch2_ftch_active;
  input [31:0]m_axi_sg_rdata;
  input m_axis_mm2s_cntrl_tready;
  input queue_rden_new;
  input queue_sinit;
  input [0:0]CO;
  input tailpntr_updated_d1;
  input tailpntr_updated_d2;
  input p_7_out;
  input I9;
  input queue_rden2_new;
  input queue_sinit2;
  input m_axi_sg_rlast;
  input m_axi_sg_aresetn;
  input I10;
  input I38;
  input [1:0]I48;
  input [1:0]I49;
  input updtptr_tlast;
  input s_axis_mm2s_updtptr_tvalid;
  input ptr_queue_full;
  input p_13_out;
  input s_axis_s2mm_updtptr_tvalid;
  input updtptr_tlast_2;
  input ptr2_queue_full;
  input [0:0]E;
  input I62;

  wire [0:0]CO;
  wire [25:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I38;
  wire [0:0]I4;
  wire [1:0]I48;
  wire [1:0]I49;
  wire I5;
  wire I6;
  wire I62;
  wire I7;
  wire [26:0]I8;
  wire I9;
  wire O1;
  wire [25:0]O12;
  wire O13;
  wire O14;
  wire O17;
  wire O2;
  wire O28;
  wire O29;
  wire [83:0]O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire [72:0]O4;
  wire O41;
  wire O42;
  wire [90:0]O5;
  wire O8;
  wire O9;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire ch2_nxtdesc_wren;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire [12:0]counter;
  wire [63:0]data_concat;
(* MARK_DEBUG *)   wire data_concat_tlast;
(* MARK_DEBUG *)   wire data_concat_valid;
  wire ftch_stale_desc;
  wire [0:0]in0;
  wire in00;
  wire lsbnxtdesc_tready;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire mm2s_cntrl_strm_stop;
  wire mm2s_error;
  wire mm2s_scndry_resetn;
  wire \n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 ;
  wire \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 ;
  wire \n_0_TLAST_GEN.sof_ftch_desc_i_1 ;
  wire \n_0_nxtdesc_int[0]_i_1 ;
  wire \n_0_nxtdesc_int[1]_i_1 ;
  wire \n_0_nxtdesc_int[2]_i_1 ;
  wire \n_0_nxtdesc_int[3]_i_1 ;
  wire \n_0_nxtdesc_int[4]_i_1 ;
  wire \n_0_nxtdesc_int[5]_i_1 ;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire [31:0]nxtdesc_int;
  wire p_0_in2_in;
  wire p_13_out;
  wire [25:0]p_4_out;
  wire p_7_out;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire queue_rden2_new;
  wire queue_rden_new;
  wire queue_sinit;
  wire queue_sinit2;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire sof_ftch_desc;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
(* MARK_DEBUG *)   wire tlast_new;
(* MARK_DEBUG *)   wire tvalid_new;
  wire updtptr_tlast;
  wire updtptr_tlast_2;

  assign O6[0] = counter[0];
  assign O7[31:0] = nxtdesc_int;
  assign out[2] = counter[7];
  assign out[1:0] = counter[1:0];
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[0]),
        .Q(data_concat[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[1]),
        .Q(data_concat[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[2]),
        .Q(data_concat[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[3]),
        .Q(data_concat[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[4]),
        .Q(data_concat[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[5]),
        .Q(data_concat[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[6]),
        .Q(data_concat[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[7]),
        .Q(data_concat[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[8]),
        .Q(data_concat[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[9]),
        .Q(data_concat[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[10]),
        .Q(data_concat[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[11]),
        .Q(data_concat[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[12]),
        .Q(data_concat[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[13]),
        .Q(data_concat[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[14]),
        .Q(data_concat[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[15]),
        .Q(data_concat[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[16]),
        .Q(data_concat[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[17]),
        .Q(data_concat[49]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[18]),
        .Q(data_concat[50]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[19]),
        .Q(data_concat[51]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[20]),
        .Q(data_concat[52]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[21]),
        .Q(data_concat[53]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[22]),
        .Q(data_concat[54]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[23]),
        .Q(data_concat[55]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[24]),
        .Q(data_concat[56]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[25]),
        .Q(data_concat[57]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[26]),
        .Q(data_concat[58]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[27]),
        .Q(data_concat[59]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[28]),
        .Q(data_concat[60]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[29]),
        .Q(data_concat[61]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[30]),
        .Q(data_concat[62]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[31]),
        .Q(data_concat[63]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FLOP_FOR_NOQUEUE.FETCH_Q.data_concat_reg[95] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(in0),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \FLOP_FOR_NOQUEUE.data_concat_tlast_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(tlast_new),
        .Q(data_concat_tlast),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \FLOP_FOR_NOQUEUE.data_concat_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(tvalid_new),
        .Q(data_concat_valid),
        .R(SR));
LUT3 #(
    .INIT(8'h80)) 
     \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 
       (.I0(I8[26]),
        .I1(counter[1]),
        .I2(m_axi_sg_rvalid),
        .O(\n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 ));
FDRE \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 ),
        .Q(ch1_nxtdesc_wren),
        .R(SR));
FDRE \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(ch2_nxtdesc_wren),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFF0FFFFF8808)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1 
       (.I0(ch2_nxtdesc_wren),
        .I1(CO),
        .I2(tailpntr_updated_d1),
        .I3(tailpntr_updated_d2),
        .I4(p_7_out),
        .I5(I9),
        .O(O9));
axi_dma_0_axi_sg_ftch_queue \GEN_QUEUE.FTCH_QUEUE_I 
       (.D(D),
        .E(E),
        .I13(I13),
        .I14(I14),
        .I3(I3),
        .I4(I4),
        .I48(I48),
        .I49(I49),
        .I8(I8),
        .O1(p_0_in2_in),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O17(O17),
        .O2(O1),
        .O28(O28),
        .O29(O29),
        .O3(O3),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O4(O4),
        .O41(O41),
        .O42(O42),
        .O5(O2),
        .O6(O5),
        .O7(ch2_ftch_pause),
        .O8(O8),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .in0({in0,data_concat}),
        .in00(in00),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_error(mm2s_error),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(counter[1:0]),
        .p_0_in(data_concat_valid),
        .p_13_out(p_13_out),
        .p_4_out(p_4_out),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden2_new(queue_rden2_new),
        .queue_rden_new(queue_rden_new),
        .queue_sinit(queue_sinit),
        .queue_sinit2(queue_sinit2),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sof_ftch_desc(sof_ftch_desc),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2),
        .updtptr_tlast(updtptr_tlast),
        .updtptr_tlast_2(updtptr_tlast_2));
LUT6 #(
    .INIT(64'h0000000000008000)) 
     \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 
       (.I0(counter[7]),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rdata[31]),
        .I3(m_axi_sg_aresetn),
        .I4(I10),
        .I5(I38),
        .O(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 ));
FDRE \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 ),
        .Q(ftch_stale_desc),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000BAAA)) 
     \TLAST_GEN.sof_ftch_desc_i_1 
       (.I0(sof_ftch_desc),
        .I1(I10),
        .I2(counter[6]),
        .I3(m_axi_sg_rdata[27]),
        .I4(I62),
        .O(\n_0_TLAST_GEN.sof_ftch_desc_i_1 ));
FDRE \TLAST_GEN.sof_ftch_desc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_TLAST_GEN.sof_ftch_desc_i_1 ),
        .Q(sof_ftch_desc),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I7),
        .Q(counter[0]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I6),
        .D(counter[9]),
        .Q(counter[10]),
        .R(I5));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I6),
        .D(counter[10]),
        .Q(counter[11]),
        .R(I5));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I6),
        .D(counter[11]),
        .Q(counter[12]),
        .R(I5));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(I6),
        .D(counter[0]),
        .Q(counter[1]),
        .R(I5));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(I6),
        .D(counter[1]),
        .Q(counter[2]),
        .R(I5));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I6),
        .D(counter[2]),
        .Q(counter[3]),
        .R(I5));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I6),
        .D(counter[3]),
        .Q(counter[4]),
        .R(I5));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I6),
        .D(counter[4]),
        .Q(counter[5]),
        .R(I5));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I6),
        .D(counter[5]),
        .Q(counter[6]),
        .R(I5));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I6),
        .D(counter[6]),
        .Q(counter[7]),
        .R(I5));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I6),
        .D(counter[7]),
        .Q(counter[8]),
        .R(I5));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I6),
        .D(counter[8]),
        .Q(counter[9]),
        .R(I5));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[0]),
        .Q(data_concat[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[10]),
        .Q(data_concat[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[11]),
        .Q(data_concat[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[12]),
        .Q(data_concat[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[13]),
        .Q(data_concat[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[14]),
        .Q(data_concat[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[15]),
        .Q(data_concat[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[16]),
        .Q(data_concat[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[17]),
        .Q(data_concat[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[18]),
        .Q(data_concat[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[19]),
        .Q(data_concat[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[1]),
        .Q(data_concat[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[20]),
        .Q(data_concat[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[21]),
        .Q(data_concat[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[22]),
        .Q(data_concat[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[23]),
        .Q(data_concat[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[24]),
        .Q(data_concat[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[25]),
        .Q(data_concat[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[26]),
        .Q(data_concat[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[27]),
        .Q(data_concat[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[28]),
        .Q(data_concat[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[29]),
        .Q(data_concat[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[2]),
        .Q(data_concat[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[30]),
        .Q(data_concat[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[31]),
        .Q(data_concat[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[3]),
        .Q(data_concat[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[4]),
        .Q(data_concat[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[5]),
        .Q(data_concat[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[6]),
        .Q(data_concat[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[7]),
        .Q(data_concat[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[8]),
        .Q(data_concat[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[9]),
        .Q(data_concat[9]),
        .R(SR));
LUT5 #(
    .INIT(32'h00A8A8A8)) 
     \nxtdesc_int[0]_i_1 
       (.I0(nxtdesc_int[0]),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(m_axi_sg_rvalid),
        .I4(counter[0]),
        .O(\n_0_nxtdesc_int[0]_i_1 ));
LUT5 #(
    .INIT(32'h00A8A8A8)) 
     \nxtdesc_int[1]_i_1 
       (.I0(nxtdesc_int[1]),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(m_axi_sg_rvalid),
        .I4(counter[0]),
        .O(\n_0_nxtdesc_int[1]_i_1 ));
LUT5 #(
    .INIT(32'h00A8A8A8)) 
     \nxtdesc_int[2]_i_1 
       (.I0(nxtdesc_int[2]),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(m_axi_sg_rvalid),
        .I4(counter[0]),
        .O(\n_0_nxtdesc_int[2]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \nxtdesc_int[31]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(counter[0]),
        .O(lsbnxtdesc_tready));
LUT5 #(
    .INIT(32'h00A8A8A8)) 
     \nxtdesc_int[3]_i_1 
       (.I0(nxtdesc_int[3]),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(m_axi_sg_rvalid),
        .I4(counter[0]),
        .O(\n_0_nxtdesc_int[3]_i_1 ));
LUT5 #(
    .INIT(32'h00A8A8A8)) 
     \nxtdesc_int[4]_i_1 
       (.I0(nxtdesc_int[4]),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(m_axi_sg_rvalid),
        .I4(counter[0]),
        .O(\n_0_nxtdesc_int[4]_i_1 ));
LUT5 #(
    .INIT(32'h00A8A8A8)) 
     \nxtdesc_int[5]_i_1 
       (.I0(nxtdesc_int[5]),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(m_axi_sg_rvalid),
        .I4(counter[0]),
        .O(\n_0_nxtdesc_int[5]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[0]_i_1 ),
        .Q(nxtdesc_int[0]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[10]),
        .Q(nxtdesc_int[10]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[11]),
        .Q(nxtdesc_int[11]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[12]),
        .Q(nxtdesc_int[12]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[13]),
        .Q(nxtdesc_int[13]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[14]),
        .Q(nxtdesc_int[14]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[15]),
        .Q(nxtdesc_int[15]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[16]),
        .Q(nxtdesc_int[16]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[17]),
        .Q(nxtdesc_int[17]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[18]),
        .Q(nxtdesc_int[18]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[19]),
        .Q(nxtdesc_int[19]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[1]_i_1 ),
        .Q(nxtdesc_int[1]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[20]),
        .Q(nxtdesc_int[20]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[21]),
        .Q(nxtdesc_int[21]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[22]),
        .Q(nxtdesc_int[22]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[23]),
        .Q(nxtdesc_int[23]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[24]),
        .Q(nxtdesc_int[24]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[25]),
        .Q(nxtdesc_int[25]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[26]),
        .Q(nxtdesc_int[26]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[27]),
        .Q(nxtdesc_int[27]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[28]),
        .Q(nxtdesc_int[28]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[29]),
        .Q(nxtdesc_int[29]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[2]_i_1 ),
        .Q(nxtdesc_int[2]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[30]),
        .Q(nxtdesc_int[30]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[31]),
        .Q(nxtdesc_int[31]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[3]_i_1 ),
        .Q(nxtdesc_int[3]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[4]_i_1 ),
        .Q(nxtdesc_int[4]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[5]_i_1 ),
        .Q(nxtdesc_int[5]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[6]),
        .Q(nxtdesc_int[6]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[7]),
        .Q(nxtdesc_int[7]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[8]),
        .Q(nxtdesc_int[8]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[9]),
        .Q(nxtdesc_int[9]),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     tlast_new_inferred_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(counter[7]),
        .O(tlast_new));
LUT2 #(
    .INIT(4'h8)) 
     tvalid_new_inferred_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(counter[7]),
        .O(tvalid_new));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_queue" *) 
module axi_dma_0_axi_sg_ftch_queue
   (O1,
    O3,
    O2,
    O4,
    O5,
    O6,
    ch1_ftch_queue_empty,
    ch2_ftch_queue_empty,
    D,
    O12,
    O13,
    O14,
    O17,
    m_axis_mm2s_cntrl_tlast,
    m_axis_mm2s_cntrl_tvalid,
    O8,
    O7,
    ch1_ftch_pause,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O41,
    O42,
    m_axis_mm2s_cntrl_tdata,
    in00,
    in0,
    I4,
    m_axi_sg_aclk,
    SR,
    mm2s_cntrl_strm_stop,
    p_4_out,
    I13,
    s_axi_lite_wdata,
    I3,
    s2mm_run_stop_del,
    I14,
    mm2s_scndry_resetn,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    s2mm_scndry_resetn,
    soft_reset_d2,
    soft_reset_d1,
    mm2s_error,
    I8,
    sof_ftch_desc,
    m_axi_sg_rvalid,
    out,
    ch2_ftch_active,
    p_0_in,
    m_axi_sg_rdata,
    m_axis_mm2s_cntrl_tready,
    queue_rden_new,
    queue_sinit,
    queue_rden2_new,
    queue_sinit2,
    m_axi_sg_rlast,
    I48,
    I49,
    updtptr_tlast,
    s_axis_mm2s_updtptr_tvalid,
    ptr_queue_full,
    p_13_out,
    s_axis_s2mm_updtptr_tvalid,
    updtptr_tlast_2,
    ptr2_queue_full,
    E);
  output O1;
  output [83:0]O3;
  output O2;
  output [72:0]O4;
  output O5;
  output [90:0]O6;
  output ch1_ftch_queue_empty;
  output ch2_ftch_queue_empty;
  output [25:0]D;
  output [25:0]O12;
  output O13;
  output O14;
  output O17;
  output m_axis_mm2s_cntrl_tlast;
  output m_axis_mm2s_cntrl_tvalid;
  output O8;
  output O7;
  output ch1_ftch_pause;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O41;
  output O42;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  input in00;
  input [64:0]in0;
  input [0:0]I4;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input mm2s_cntrl_strm_stop;
  input [25:0]p_4_out;
  input I13;
  input [25:0]s_axi_lite_wdata;
  input I3;
  input s2mm_run_stop_del;
  input I14;
  input mm2s_scndry_resetn;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input s2mm_scndry_resetn;
  input soft_reset_d2;
  input soft_reset_d1;
  input mm2s_error;
  input [26:0]I8;
  input sof_ftch_desc;
  input m_axi_sg_rvalid;
  input [1:0]out;
  input ch2_ftch_active;
  input p_0_in;
  input [31:0]m_axi_sg_rdata;
  input m_axis_mm2s_cntrl_tready;
  input queue_rden_new;
  input queue_sinit;
  input queue_rden2_new;
  input queue_sinit2;
  input m_axi_sg_rlast;
  input [1:0]I48;
  input [1:0]I49;
  input updtptr_tlast;
  input s_axis_mm2s_updtptr_tvalid;
  input ptr_queue_full;
  input p_13_out;
  input s_axis_s2mm_updtptr_tvalid;
  input updtptr_tlast_2;
  input ptr2_queue_full;
  input [0:0]E;

  wire [25:0]D;
  wire [0:0]E;
  wire I13;
  wire I14;
  wire I3;
  wire [0:0]I4;
  wire [1:0]I48;
  wire [1:0]I49;
  wire [26:0]I8;
  wire [25:0]O12;
  wire O13;
  wire O14;
  wire O17;
  wire O28;
  wire O29;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O41;
  wire O42;
  wire O7;
  wire O8;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch2_ftch_active;
  wire ch2_ftch_queue_empty;
(* MARK_DEBUG *)   wire ftch_active;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire [90:0]ftch_tdata_new;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire mm2s_cntrl_strm_stop;
  wire mm2s_error;
  wire mm2s_scndry_resetn;
  wire \n_0_GEN_MM2S.queue_dout_valid_i_1 ;
  wire \n_0_GEN_MM2S.queue_empty_new_i_1 ;
  wire \n_0_GEN_MM2S.queue_full_new_i_1 ;
  wire \n_0_GEN_S2MM.queue_dout2_valid_i_1 ;
  wire \n_0_GEN_S2MM.queue_empty2_new_i_1 ;
  wire \n_0_GEN_S2MM.queue_full2_new_i_1 ;
  wire n_0_sof_ftch_desc_del1_i_1;
  wire [1:0]out;
  wire p_0_in;
  wire p_13_out;
  wire [25:0]p_4_out;
  wire ptr2_queue_full;
  wire ptr_queue_full;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire [90:0]queue_dout2_new;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire queue_dout2_valid;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire [90:0]queue_dout_new;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire queue_dout_valid;
  wire queue_rden2_new;
  wire queue_rden_new;
  wire queue_sinit;
  wire queue_sinit2;
  wire queue_wren2_new;
  wire queue_wren_new;
  wire [90:0]reg1;
  wire [90:0]reg2;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire updtptr_tlast;
  wire updtptr_tlast_2;

  assign O1 = ftch_active;
  assign O2 = queue_dout_valid;
  assign O3[83:57] = queue_dout_new[90:64];
  assign O3[56:55] = queue_dout_new[59:58];
  assign O3[54:0] = queue_dout_new[54:0];
  assign O4[72:46] = queue_dout2_new[90:64];
  assign O4[45:0] = queue_dout2_new[45:0];
  assign O5 = queue_dout2_valid;
  assign O6[90:0] = ftch_tdata_new;
  assign ftch_active = in00;
  assign ftch_tdata_new[64:0] = in0[64:0];
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1 
       (.I0(p_4_out[4]),
        .I1(I13),
        .I2(s_axi_lite_wdata[4]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[69]),
        .O(D[4]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0 
       (.I0(s_axi_lite_wdata[4]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[69]),
        .I4(I14),
        .I5(p_4_out[4]),
        .O(O12[4]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1 
       (.I0(p_4_out[5]),
        .I1(I13),
        .I2(s_axi_lite_wdata[5]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[70]),
        .O(D[5]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0 
       (.I0(s_axi_lite_wdata[5]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[70]),
        .I4(I14),
        .I5(p_4_out[5]),
        .O(O12[5]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1 
       (.I0(p_4_out[6]),
        .I1(I13),
        .I2(s_axi_lite_wdata[6]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[71]),
        .O(D[6]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0 
       (.I0(s_axi_lite_wdata[6]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[71]),
        .I4(I14),
        .I5(p_4_out[6]),
        .O(O12[6]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1 
       (.I0(p_4_out[7]),
        .I1(I13),
        .I2(s_axi_lite_wdata[7]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[72]),
        .O(D[7]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0 
       (.I0(s_axi_lite_wdata[7]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[72]),
        .I4(I14),
        .I5(p_4_out[7]),
        .O(O12[7]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1 
       (.I0(p_4_out[8]),
        .I1(I13),
        .I2(s_axi_lite_wdata[8]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[73]),
        .O(D[8]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0 
       (.I0(s_axi_lite_wdata[8]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[73]),
        .I4(I14),
        .I5(p_4_out[8]),
        .O(O12[8]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1 
       (.I0(p_4_out[9]),
        .I1(I13),
        .I2(s_axi_lite_wdata[9]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[74]),
        .O(D[9]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0 
       (.I0(s_axi_lite_wdata[9]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[74]),
        .I4(I14),
        .I5(p_4_out[9]),
        .O(O12[9]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1 
       (.I0(p_4_out[10]),
        .I1(I13),
        .I2(s_axi_lite_wdata[10]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[75]),
        .O(D[10]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0 
       (.I0(s_axi_lite_wdata[10]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[75]),
        .I4(I14),
        .I5(p_4_out[10]),
        .O(O12[10]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1 
       (.I0(p_4_out[11]),
        .I1(I13),
        .I2(s_axi_lite_wdata[11]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[76]),
        .O(D[11]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0 
       (.I0(s_axi_lite_wdata[11]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[76]),
        .I4(I14),
        .I5(p_4_out[11]),
        .O(O12[11]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1 
       (.I0(p_4_out[12]),
        .I1(I13),
        .I2(s_axi_lite_wdata[12]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[77]),
        .O(D[12]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0 
       (.I0(s_axi_lite_wdata[12]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[77]),
        .I4(I14),
        .I5(p_4_out[12]),
        .O(O12[12]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1 
       (.I0(p_4_out[13]),
        .I1(I13),
        .I2(s_axi_lite_wdata[13]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[78]),
        .O(D[13]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0 
       (.I0(s_axi_lite_wdata[13]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[78]),
        .I4(I14),
        .I5(p_4_out[13]),
        .O(O12[13]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1 
       (.I0(p_4_out[14]),
        .I1(I13),
        .I2(s_axi_lite_wdata[14]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[79]),
        .O(D[14]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0 
       (.I0(s_axi_lite_wdata[14]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[79]),
        .I4(I14),
        .I5(p_4_out[14]),
        .O(O12[14]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1 
       (.I0(p_4_out[15]),
        .I1(I13),
        .I2(s_axi_lite_wdata[15]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[80]),
        .O(D[15]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0 
       (.I0(s_axi_lite_wdata[15]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[80]),
        .I4(I14),
        .I5(p_4_out[15]),
        .O(O12[15]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1 
       (.I0(p_4_out[16]),
        .I1(I13),
        .I2(s_axi_lite_wdata[16]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[81]),
        .O(D[16]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0 
       (.I0(s_axi_lite_wdata[16]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[81]),
        .I4(I14),
        .I5(p_4_out[16]),
        .O(O12[16]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1 
       (.I0(p_4_out[17]),
        .I1(I13),
        .I2(s_axi_lite_wdata[17]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[82]),
        .O(D[17]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0 
       (.I0(s_axi_lite_wdata[17]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[82]),
        .I4(I14),
        .I5(p_4_out[17]),
        .O(O12[17]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1 
       (.I0(p_4_out[18]),
        .I1(I13),
        .I2(s_axi_lite_wdata[18]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[83]),
        .O(D[18]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0 
       (.I0(s_axi_lite_wdata[18]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[83]),
        .I4(I14),
        .I5(p_4_out[18]),
        .O(O12[18]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1 
       (.I0(p_4_out[19]),
        .I1(I13),
        .I2(s_axi_lite_wdata[19]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[84]),
        .O(D[19]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0 
       (.I0(s_axi_lite_wdata[19]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[84]),
        .I4(I14),
        .I5(p_4_out[19]),
        .O(O12[19]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1 
       (.I0(p_4_out[20]),
        .I1(I13),
        .I2(s_axi_lite_wdata[20]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[85]),
        .O(D[20]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0 
       (.I0(s_axi_lite_wdata[20]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[85]),
        .I4(I14),
        .I5(p_4_out[20]),
        .O(O12[20]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1 
       (.I0(p_4_out[21]),
        .I1(I13),
        .I2(s_axi_lite_wdata[21]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[86]),
        .O(D[21]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0 
       (.I0(s_axi_lite_wdata[21]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[86]),
        .I4(I14),
        .I5(p_4_out[21]),
        .O(O12[21]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1 
       (.I0(p_4_out[22]),
        .I1(I13),
        .I2(s_axi_lite_wdata[22]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[87]),
        .O(D[22]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0 
       (.I0(s_axi_lite_wdata[22]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[87]),
        .I4(I14),
        .I5(p_4_out[22]),
        .O(O12[22]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1 
       (.I0(p_4_out[23]),
        .I1(I13),
        .I2(s_axi_lite_wdata[23]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[88]),
        .O(D[23]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0 
       (.I0(s_axi_lite_wdata[23]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[88]),
        .I4(I14),
        .I5(p_4_out[23]),
        .O(O12[23]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1 
       (.I0(p_4_out[24]),
        .I1(I13),
        .I2(s_axi_lite_wdata[24]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[89]),
        .O(D[24]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0 
       (.I0(s_axi_lite_wdata[24]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[89]),
        .I4(I14),
        .I5(p_4_out[24]),
        .O(O12[24]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2 
       (.I0(p_4_out[25]),
        .I1(I13),
        .I2(s_axi_lite_wdata[25]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[90]),
        .O(D[25]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0 
       (.I0(s_axi_lite_wdata[25]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[90]),
        .I4(I14),
        .I5(p_4_out[25]),
        .O(O12[25]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1 
       (.I0(p_4_out[0]),
        .I1(I13),
        .I2(s_axi_lite_wdata[0]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[65]),
        .O(D[0]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0 
       (.I0(s_axi_lite_wdata[0]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[65]),
        .I4(I14),
        .I5(p_4_out[0]),
        .O(O12[0]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1 
       (.I0(p_4_out[1]),
        .I1(I13),
        .I2(s_axi_lite_wdata[1]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[66]),
        .O(D[1]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0 
       (.I0(s_axi_lite_wdata[1]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[66]),
        .I4(I14),
        .I5(p_4_out[1]),
        .O(O12[1]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1 
       (.I0(p_4_out[2]),
        .I1(I13),
        .I2(s_axi_lite_wdata[2]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[67]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0 
       (.I0(s_axi_lite_wdata[2]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[67]),
        .I4(I14),
        .I5(p_4_out[2]),
        .O(O12[2]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1 
       (.I0(p_4_out[3]),
        .I1(I13),
        .I2(s_axi_lite_wdata[3]),
        .I3(I3),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[68]),
        .O(D[3]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0 
       (.I0(s_axi_lite_wdata[3]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[68]),
        .I4(I14),
        .I5(p_4_out[3]),
        .O(O12[3]));
axi_dma_0_axi_sg_cntrl_strm \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM 
       (.I1(O7),
        .I4(I4),
        .I8(I8[26]),
        .O8(O8),
        .SR(SR),
        .ch2_ftch_active(ch2_ftch_active),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_error(mm2s_error),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[0]),
        .Q(queue_dout_new[0]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[10]),
        .Q(queue_dout_new[10]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[11]),
        .Q(queue_dout_new[11]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[12]),
        .Q(queue_dout_new[12]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[13]),
        .Q(queue_dout_new[13]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[14]),
        .Q(queue_dout_new[14]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[15]),
        .Q(queue_dout_new[15]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[16]),
        .Q(queue_dout_new[16]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[17]),
        .Q(queue_dout_new[17]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[18]),
        .Q(queue_dout_new[18]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[19]),
        .Q(queue_dout_new[19]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[1]),
        .Q(queue_dout_new[1]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[20]),
        .Q(queue_dout_new[20]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[21]),
        .Q(queue_dout_new[21]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[22]),
        .Q(queue_dout_new[22]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[23]),
        .Q(queue_dout_new[23]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[24]),
        .Q(queue_dout_new[24]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[25]),
        .Q(queue_dout_new[25]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[26]),
        .Q(queue_dout_new[26]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[27]),
        .Q(queue_dout_new[27]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[28]),
        .Q(queue_dout_new[28]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[29]),
        .Q(queue_dout_new[29]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[2]),
        .Q(queue_dout_new[2]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[30]),
        .Q(queue_dout_new[30]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[31]),
        .Q(queue_dout_new[31]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[32]),
        .Q(queue_dout_new[32]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[33]),
        .Q(queue_dout_new[33]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[34]),
        .Q(queue_dout_new[34]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[35]),
        .Q(queue_dout_new[35]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[36]),
        .Q(queue_dout_new[36]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[37]),
        .Q(queue_dout_new[37]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[38]),
        .Q(queue_dout_new[38]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[39]),
        .Q(queue_dout_new[39]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[3]),
        .Q(queue_dout_new[3]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[40]),
        .Q(queue_dout_new[40]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[41]),
        .Q(queue_dout_new[41]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[42]),
        .Q(queue_dout_new[42]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[43]),
        .Q(queue_dout_new[43]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[44]),
        .Q(queue_dout_new[44]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[45]),
        .Q(queue_dout_new[45]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[46]),
        .Q(queue_dout_new[46]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[47]),
        .Q(queue_dout_new[47]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[48]),
        .Q(queue_dout_new[48]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[49]),
        .Q(queue_dout_new[49]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[4]),
        .Q(queue_dout_new[4]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[50]),
        .Q(queue_dout_new[50]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[51]),
        .Q(queue_dout_new[51]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[52]),
        .Q(queue_dout_new[52]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[53]),
        .Q(queue_dout_new[53]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[54]),
        .Q(queue_dout_new[54]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[55]),
        .Q(queue_dout_new[55]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[56]),
        .Q(queue_dout_new[56]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[57]),
        .Q(queue_dout_new[57]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[58]),
        .Q(queue_dout_new[58]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[59]),
        .Q(queue_dout_new[59]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[5]),
        .Q(queue_dout_new[5]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[60]),
        .Q(queue_dout_new[60]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[61]),
        .Q(queue_dout_new[61]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[62]),
        .Q(queue_dout_new[62]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[63]),
        .Q(queue_dout_new[63]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[64]),
        .Q(queue_dout_new[64]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[65]),
        .Q(queue_dout_new[65]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[66]),
        .Q(queue_dout_new[66]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[67]),
        .Q(queue_dout_new[67]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[68]),
        .Q(queue_dout_new[68]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[69]),
        .Q(queue_dout_new[69]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[6]),
        .Q(queue_dout_new[6]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[70]),
        .Q(queue_dout_new[70]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[71]),
        .Q(queue_dout_new[71]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[72]),
        .Q(queue_dout_new[72]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[73]),
        .Q(queue_dout_new[73]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[74]),
        .Q(queue_dout_new[74]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[75]),
        .Q(queue_dout_new[75]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[76]),
        .Q(queue_dout_new[76]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[77]),
        .Q(queue_dout_new[77]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[78]),
        .Q(queue_dout_new[78]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[79]),
        .Q(queue_dout_new[79]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[7]),
        .Q(queue_dout_new[7]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[80]),
        .Q(queue_dout_new[80]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[81]),
        .Q(queue_dout_new[81]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[82]),
        .Q(queue_dout_new[82]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[83]),
        .Q(queue_dout_new[83]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[84]),
        .Q(queue_dout_new[84]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[85]),
        .Q(queue_dout_new[85]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[86]),
        .Q(queue_dout_new[86]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[87]),
        .Q(queue_dout_new[87]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[88]),
        .Q(queue_dout_new[88]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[89]),
        .Q(queue_dout_new[89]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[8]),
        .Q(queue_dout_new[8]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[90]),
        .Q(queue_dout_new[90]),
        .R(queue_sinit));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[9]),
        .Q(queue_dout_new[9]),
        .R(queue_sinit));
LUT4 #(
    .INIT(16'h000E)) 
     \GEN_MM2S.queue_dout_valid_i_1 
       (.I0(queue_dout_valid),
        .I1(queue_rden_new),
        .I2(queue_sinit),
        .I3(queue_dout_valid),
        .O(\n_0_GEN_MM2S.queue_dout_valid_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_MM2S.queue_dout_valid_i_1 ),
        .Q(queue_dout_valid),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFFF4)) 
     \GEN_MM2S.queue_empty_new_i_1 
       (.I0(queue_wren_new),
        .I1(ch1_ftch_queue_empty),
        .I2(queue_rden_new),
        .I3(queue_sinit),
        .O(\n_0_GEN_MM2S.queue_empty_new_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_empty_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_MM2S.queue_empty_new_i_1 ),
        .Q(ch1_ftch_queue_empty),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000EAAA)) 
     \GEN_MM2S.queue_full_new_i_1 
       (.I0(ch1_ftch_pause),
        .I1(I8[26]),
        .I2(p_0_in),
        .I3(ftch_active),
        .I4(queue_rden_new),
        .I5(queue_sinit),
        .O(\n_0_GEN_MM2S.queue_full_new_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_full_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_MM2S.queue_full_new_i_1 ),
        .Q(ch1_ftch_pause),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     \GEN_MM2S.reg1[90]_i_1 
       (.I0(ftch_active),
        .I1(p_0_in),
        .I2(I8[26]),
        .I3(ch1_ftch_pause),
        .O(queue_wren_new));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[0]),
        .Q(reg1[0]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[10]),
        .Q(reg1[10]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[11]),
        .Q(reg1[11]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[12]),
        .Q(reg1[12]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[13]),
        .Q(reg1[13]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[14]),
        .Q(reg1[14]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[15]),
        .Q(reg1[15]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[16]),
        .Q(reg1[16]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[17]),
        .Q(reg1[17]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[18]),
        .Q(reg1[18]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[19]),
        .Q(reg1[19]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[1]),
        .Q(reg1[1]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[20]),
        .Q(reg1[20]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[21]),
        .Q(reg1[21]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[22]),
        .Q(reg1[22]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[23]),
        .Q(reg1[23]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[24]),
        .Q(reg1[24]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[25]),
        .Q(reg1[25]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[26]),
        .Q(reg1[26]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[27]),
        .Q(reg1[27]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[28]),
        .Q(reg1[28]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[29]),
        .Q(reg1[29]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[2]),
        .Q(reg1[2]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[30]),
        .Q(reg1[30]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[31]),
        .Q(reg1[31]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[32]),
        .Q(reg1[32]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[33]),
        .Q(reg1[33]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[34]),
        .Q(reg1[34]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[35]),
        .Q(reg1[35]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[36]),
        .Q(reg1[36]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[37]),
        .Q(reg1[37]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[38]),
        .Q(reg1[38]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[39]),
        .Q(reg1[39]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[3]),
        .Q(reg1[3]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[40]),
        .Q(reg1[40]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[41]),
        .Q(reg1[41]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[42]),
        .Q(reg1[42]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[43]),
        .Q(reg1[43]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[44]),
        .Q(reg1[44]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[45]),
        .Q(reg1[45]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[46]),
        .Q(reg1[46]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[47]),
        .Q(reg1[47]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[48]),
        .Q(reg1[48]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[49]),
        .Q(reg1[49]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[4]),
        .Q(reg1[4]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[50]),
        .Q(reg1[50]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[51]),
        .Q(reg1[51]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[52]),
        .Q(reg1[52]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[53]),
        .Q(reg1[53]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[54]),
        .Q(reg1[54]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[55]),
        .Q(reg1[55]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[56]),
        .Q(reg1[56]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[57]),
        .Q(reg1[57]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[58]),
        .Q(reg1[58]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[59]),
        .Q(reg1[59]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[5]),
        .Q(reg1[5]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[60]),
        .Q(reg1[60]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[61]),
        .Q(reg1[61]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[62]),
        .Q(reg1[62]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[63]),
        .Q(reg1[63]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[64]),
        .Q(reg1[64]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[65]),
        .Q(reg1[65]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[66]),
        .Q(reg1[66]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[67]),
        .Q(reg1[67]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[68]),
        .Q(reg1[68]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[69]),
        .Q(reg1[69]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[6]),
        .Q(reg1[6]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[70]),
        .Q(reg1[70]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[71]),
        .Q(reg1[71]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[72]),
        .Q(reg1[72]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[73]),
        .Q(reg1[73]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[74]),
        .Q(reg1[74]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[75]),
        .Q(reg1[75]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[76]),
        .Q(reg1[76]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[77]),
        .Q(reg1[77]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[78]),
        .Q(reg1[78]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[79]),
        .Q(reg1[79]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[7]),
        .Q(reg1[7]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[80]),
        .Q(reg1[80]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[81]),
        .Q(reg1[81]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[82]),
        .Q(reg1[82]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[83]),
        .Q(reg1[83]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[84]),
        .Q(reg1[84]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[85]),
        .Q(reg1[85]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[86]),
        .Q(reg1[86]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[87]),
        .Q(reg1[87]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[88]),
        .Q(reg1[88]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[89]),
        .Q(reg1[89]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[8]),
        .Q(reg1[8]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[90]),
        .Q(reg1[90]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[9]),
        .Q(reg1[9]),
        .R(queue_sinit));
LUT5 #(
    .INIT(32'h00A0E0A0)) 
     \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/packet_in_progress_i_1 
       (.I0(p_13_out),
        .I1(queue_dout_new[59]),
        .I2(mm2s_scndry_resetn),
        .I3(queue_dout_valid),
        .I4(queue_dout_new[58]),
        .O(O34));
LUT5 #(
    .INIT(32'hCC880C88)) 
     \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_i_1 
       (.I0(queue_dout_valid),
        .I1(mm2s_scndry_resetn),
        .I2(updtptr_tlast),
        .I3(s_axis_mm2s_updtptr_tvalid),
        .I4(ptr_queue_full),
        .O(O33));
LUT3 #(
    .INIT(8'hC8)) 
     \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg0[32]_i_1 
       (.I0(queue_dout_valid),
        .I1(mm2s_scndry_resetn),
        .I2(updtptr_tlast),
        .O(O32));
LUT5 #(
    .INIT(32'h2A220A00)) 
     \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1 
       (.I0(mm2s_scndry_resetn),
        .I1(s_axis_mm2s_cmd_tready),
        .I2(queue_dout_new[64]),
        .I3(queue_dout_valid),
        .I4(s_axis_mm2s_cmd_tvalid_split),
        .O(O14));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[0]),
        .Q(queue_dout2_new[0]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[10]),
        .Q(queue_dout2_new[10]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[11]),
        .Q(queue_dout2_new[11]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[12]),
        .Q(queue_dout2_new[12]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[13]),
        .Q(queue_dout2_new[13]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[14]),
        .Q(queue_dout2_new[14]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[15]),
        .Q(queue_dout2_new[15]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[16]),
        .Q(queue_dout2_new[16]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[17]),
        .Q(queue_dout2_new[17]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[18]),
        .Q(queue_dout2_new[18]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[19]),
        .Q(queue_dout2_new[19]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[1]),
        .Q(queue_dout2_new[1]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[20]),
        .Q(queue_dout2_new[20]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[21]),
        .Q(queue_dout2_new[21]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[22]),
        .Q(queue_dout2_new[22]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[23]),
        .Q(queue_dout2_new[23]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[24]),
        .Q(queue_dout2_new[24]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[25]),
        .Q(queue_dout2_new[25]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[26]),
        .Q(queue_dout2_new[26]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[27]),
        .Q(queue_dout2_new[27]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[28]),
        .Q(queue_dout2_new[28]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[29]),
        .Q(queue_dout2_new[29]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[2]),
        .Q(queue_dout2_new[2]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[30]),
        .Q(queue_dout2_new[30]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[31]),
        .Q(queue_dout2_new[31]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[32]),
        .Q(queue_dout2_new[32]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[33]),
        .Q(queue_dout2_new[33]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[34]),
        .Q(queue_dout2_new[34]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[35]),
        .Q(queue_dout2_new[35]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[36]),
        .Q(queue_dout2_new[36]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[37]),
        .Q(queue_dout2_new[37]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[38]),
        .Q(queue_dout2_new[38]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[39]),
        .Q(queue_dout2_new[39]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[3]),
        .Q(queue_dout2_new[3]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[40]),
        .Q(queue_dout2_new[40]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[41]),
        .Q(queue_dout2_new[41]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[42]),
        .Q(queue_dout2_new[42]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[43]),
        .Q(queue_dout2_new[43]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[44]),
        .Q(queue_dout2_new[44]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[45]),
        .Q(queue_dout2_new[45]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[46]),
        .Q(queue_dout2_new[46]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[47]),
        .Q(queue_dout2_new[47]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[48]),
        .Q(queue_dout2_new[48]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[49]),
        .Q(queue_dout2_new[49]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[4]),
        .Q(queue_dout2_new[4]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[50]),
        .Q(queue_dout2_new[50]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[51]),
        .Q(queue_dout2_new[51]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[52]),
        .Q(queue_dout2_new[52]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[53]),
        .Q(queue_dout2_new[53]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[54]),
        .Q(queue_dout2_new[54]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[55]),
        .Q(queue_dout2_new[55]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[56]),
        .Q(queue_dout2_new[56]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[57]),
        .Q(queue_dout2_new[57]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[58]),
        .Q(queue_dout2_new[58]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[59]),
        .Q(queue_dout2_new[59]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[5]),
        .Q(queue_dout2_new[5]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[60]),
        .Q(queue_dout2_new[60]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[61]),
        .Q(queue_dout2_new[61]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[62]),
        .Q(queue_dout2_new[62]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[63]),
        .Q(queue_dout2_new[63]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[64]),
        .Q(queue_dout2_new[64]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[65]),
        .Q(queue_dout2_new[65]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[66]),
        .Q(queue_dout2_new[66]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[67]),
        .Q(queue_dout2_new[67]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[68]),
        .Q(queue_dout2_new[68]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[69]),
        .Q(queue_dout2_new[69]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[6]),
        .Q(queue_dout2_new[6]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[70]),
        .Q(queue_dout2_new[70]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[71]),
        .Q(queue_dout2_new[71]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[72]),
        .Q(queue_dout2_new[72]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[73]),
        .Q(queue_dout2_new[73]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[74]),
        .Q(queue_dout2_new[74]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[75]),
        .Q(queue_dout2_new[75]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[76]),
        .Q(queue_dout2_new[76]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[77]),
        .Q(queue_dout2_new[77]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[78]),
        .Q(queue_dout2_new[78]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[79]),
        .Q(queue_dout2_new[79]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[7]),
        .Q(queue_dout2_new[7]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[80]),
        .Q(queue_dout2_new[80]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[81]),
        .Q(queue_dout2_new[81]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[82]),
        .Q(queue_dout2_new[82]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[83]),
        .Q(queue_dout2_new[83]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[84]),
        .Q(queue_dout2_new[84]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[85]),
        .Q(queue_dout2_new[85]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[86]),
        .Q(queue_dout2_new[86]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[87]),
        .Q(queue_dout2_new[87]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[88]),
        .Q(queue_dout2_new[88]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[89]),
        .Q(queue_dout2_new[89]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[8]),
        .Q(queue_dout2_new[8]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[90]),
        .Q(queue_dout2_new[90]),
        .R(queue_sinit2));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[9]),
        .Q(queue_dout2_new[9]),
        .R(queue_sinit2));
LUT4 #(
    .INIT(16'h000E)) 
     \GEN_S2MM.queue_dout2_valid_i_1 
       (.I0(queue_dout2_valid),
        .I1(queue_rden2_new),
        .I2(queue_sinit2),
        .I3(queue_dout2_valid),
        .O(\n_0_GEN_S2MM.queue_dout2_valid_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_S2MM.queue_dout2_valid_i_1 ),
        .Q(queue_dout2_valid),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFFF4)) 
     \GEN_S2MM.queue_empty2_new_i_1 
       (.I0(queue_wren2_new),
        .I1(ch2_ftch_queue_empty),
        .I2(queue_rden2_new),
        .I3(queue_sinit2),
        .O(\n_0_GEN_S2MM.queue_empty2_new_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_empty2_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_S2MM.queue_empty2_new_i_1 ),
        .Q(ch2_ftch_queue_empty),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000ECCC)) 
     \GEN_S2MM.queue_full2_new_i_1 
       (.I0(ch2_ftch_active),
        .I1(O7),
        .I2(p_0_in),
        .I3(ftch_active),
        .I4(queue_rden2_new),
        .I5(queue_sinit2),
        .O(\n_0_GEN_S2MM.queue_full2_new_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_full2_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_S2MM.queue_full2_new_i_1 ),
        .Q(O7),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0800)) 
     \GEN_S2MM.reg2[90]_i_1 
       (.I0(ftch_active),
        .I1(p_0_in),
        .I2(O7),
        .I3(ch2_ftch_active),
        .O(queue_wren2_new));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[0]),
        .Q(reg2[0]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[10]),
        .Q(reg2[10]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[11]),
        .Q(reg2[11]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[12]),
        .Q(reg2[12]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[13]),
        .Q(reg2[13]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[14]),
        .Q(reg2[14]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[15]),
        .Q(reg2[15]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[16]),
        .Q(reg2[16]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[17]),
        .Q(reg2[17]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[18]),
        .Q(reg2[18]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[19]),
        .Q(reg2[19]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[1]),
        .Q(reg2[1]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[20]),
        .Q(reg2[20]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[21]),
        .Q(reg2[21]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[22]),
        .Q(reg2[22]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[23]),
        .Q(reg2[23]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[24]),
        .Q(reg2[24]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[25]),
        .Q(reg2[25]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[26]),
        .Q(reg2[26]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[27]),
        .Q(reg2[27]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[28]),
        .Q(reg2[28]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[29]),
        .Q(reg2[29]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[2]),
        .Q(reg2[2]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[30]),
        .Q(reg2[30]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[31]),
        .Q(reg2[31]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[32]),
        .Q(reg2[32]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[33]),
        .Q(reg2[33]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[34]),
        .Q(reg2[34]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[35]),
        .Q(reg2[35]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[36]),
        .Q(reg2[36]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[37]),
        .Q(reg2[37]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[38]),
        .Q(reg2[38]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[39]),
        .Q(reg2[39]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[3]),
        .Q(reg2[3]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[40]),
        .Q(reg2[40]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[41]),
        .Q(reg2[41]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[42]),
        .Q(reg2[42]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[43]),
        .Q(reg2[43]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[44]),
        .Q(reg2[44]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[45]),
        .Q(reg2[45]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[46]),
        .Q(reg2[46]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[47]),
        .Q(reg2[47]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[48]),
        .Q(reg2[48]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[49]),
        .Q(reg2[49]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[4]),
        .Q(reg2[4]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[50]),
        .Q(reg2[50]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[51]),
        .Q(reg2[51]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[52]),
        .Q(reg2[52]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[53]),
        .Q(reg2[53]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[54]),
        .Q(reg2[54]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[55]),
        .Q(reg2[55]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[56]),
        .Q(reg2[56]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[57]),
        .Q(reg2[57]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[58]),
        .Q(reg2[58]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[59]),
        .Q(reg2[59]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[5]),
        .Q(reg2[5]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[60]),
        .Q(reg2[60]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[61]),
        .Q(reg2[61]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[62]),
        .Q(reg2[62]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[63]),
        .Q(reg2[63]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[64]),
        .Q(reg2[64]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[65]),
        .Q(reg2[65]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[66]),
        .Q(reg2[66]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[67]),
        .Q(reg2[67]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[68]),
        .Q(reg2[68]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[69]),
        .Q(reg2[69]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[6]),
        .Q(reg2[6]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[70]),
        .Q(reg2[70]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[71]),
        .Q(reg2[71]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[72]),
        .Q(reg2[72]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[73]),
        .Q(reg2[73]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[74]),
        .Q(reg2[74]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[75]),
        .Q(reg2[75]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[76]),
        .Q(reg2[76]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[77]),
        .Q(reg2[77]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[78]),
        .Q(reg2[78]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[79]),
        .Q(reg2[79]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[7]),
        .Q(reg2[7]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[80]),
        .Q(reg2[80]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[81]),
        .Q(reg2[81]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[82]),
        .Q(reg2[82]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[83]),
        .Q(reg2[83]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[84]),
        .Q(reg2[84]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[85]),
        .Q(reg2[85]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[86]),
        .Q(reg2[86]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[87]),
        .Q(reg2[87]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[88]),
        .Q(reg2[88]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[89]),
        .Q(reg2[89]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[8]),
        .Q(reg2[8]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[90]),
        .Q(reg2[90]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[9]),
        .Q(reg2[9]),
        .R(queue_sinit2));
LUT5 #(
    .INIT(32'hC8C808C8)) 
     \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_i_1 
       (.I0(queue_dout2_valid),
        .I1(s2mm_scndry_resetn),
        .I2(s_axis_s2mm_updtptr_tvalid),
        .I3(updtptr_tlast_2),
        .I4(ptr2_queue_full),
        .O(O41));
LUT3 #(
    .INIT(8'hC8)) 
     \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0[32]_i_1 
       (.I0(queue_dout2_valid),
        .I1(s2mm_scndry_resetn),
        .I2(updtptr_tlast_2),
        .O(O42));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[4]),
        .Q(ftch_tdata_new[69]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[5]),
        .Q(ftch_tdata_new[70]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[6]),
        .Q(ftch_tdata_new[71]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[7]),
        .Q(ftch_tdata_new[72]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[8]),
        .Q(ftch_tdata_new[73]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[9]),
        .Q(ftch_tdata_new[74]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[10]),
        .Q(ftch_tdata_new[75]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[11]),
        .Q(ftch_tdata_new[76]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[12]),
        .Q(ftch_tdata_new[77]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[13]),
        .Q(ftch_tdata_new[78]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[14]),
        .Q(ftch_tdata_new[79]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[15]),
        .Q(ftch_tdata_new[80]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[16]),
        .Q(ftch_tdata_new[81]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[17]),
        .Q(ftch_tdata_new[82]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[18]),
        .Q(ftch_tdata_new[83]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[19]),
        .Q(ftch_tdata_new[84]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[20]),
        .Q(ftch_tdata_new[85]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[21]),
        .Q(ftch_tdata_new[86]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[22]),
        .Q(ftch_tdata_new[87]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[23]),
        .Q(ftch_tdata_new[88]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[24]),
        .Q(ftch_tdata_new[89]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[25]),
        .Q(ftch_tdata_new[90]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[0]),
        .Q(ftch_tdata_new[65]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[1]),
        .Q(ftch_tdata_new[66]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[2]),
        .Q(ftch_tdata_new[67]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I8[3]),
        .Q(ftch_tdata_new[68]),
        .R(SR));
LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
     sof_ftch_desc_del1_i_1
       (.I0(sof_ftch_desc_del1),
        .I1(m_axi_sg_rvalid),
        .I2(sof_ftch_desc),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .I5(m_axi_sg_rlast),
        .O(n_0_sof_ftch_desc_del1_i_1));
FDRE sof_ftch_desc_del1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sof_ftch_desc_del1_i_1),
        .Q(sof_ftch_desc_del1),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     \updt_desc_reg0[31]_i_1 
       (.I0(queue_dout_valid),
        .I1(mm2s_scndry_resetn),
        .O(O13));
LUT2 #(
    .INIT(4'hB)) 
     \updt_desc_reg0[31]_i_1__0 
       (.I0(queue_dout2_valid),
        .I1(s2mm_scndry_resetn),
        .O(O17));
LUT3 #(
    .INIT(8'h40)) 
     \updt_desc_reg0[4]_i_1 
       (.I0(queue_dout_valid),
        .I1(mm2s_scndry_resetn),
        .I2(I48[0]),
        .O(O28));
LUT3 #(
    .INIT(8'h40)) 
     \updt_desc_reg0[4]_i_1__0 
       (.I0(queue_dout2_valid),
        .I1(s2mm_scndry_resetn),
        .I2(I49[0]),
        .O(O30));
LUT3 #(
    .INIT(8'h40)) 
     \updt_desc_reg0[5]_i_1 
       (.I0(queue_dout_valid),
        .I1(mm2s_scndry_resetn),
        .I2(I48[1]),
        .O(O29));
LUT3 #(
    .INIT(8'h40)) 
     \updt_desc_reg0[5]_i_1__0 
       (.I0(queue_dout2_valid),
        .I1(s2mm_scndry_resetn),
        .I2(I49[1]),
        .O(O31));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_sm" *) 
module axi_dma_0_axi_sg_ftch_sm
   (O1,
    p_27_out,
    O2,
    O3,
    p_59_out,
    p_32_out,
    sg_ftch_error0,
    O4,
    O5,
    O6,
    sg_ftch_error0_1,
    O7,
    O8,
    O9,
    O10,
    Q,
    O11,
    E,
    in00,
    O12,
    O13,
    O14,
    O15,
    I1,
    m_axi_sg_aclk,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    I2,
    I3,
    ftch_done,
    I4,
    I5,
    I18,
    I6,
    ftch_cmnd_data,
    mm2s_desc_flush,
    s2mm_desc_flush_del,
    I7,
    I8,
    p_0_in2_in,
    I9,
    m_axi_sg_rvalid,
    m_axi_sg_aresetn,
    s_axis_ftch_cmd_tready,
    s_axis_ftch_cmd_tvalid,
    I10,
    ftch_stale_desc,
    SR,
    ch2_active_set,
    ftch_interr,
    ftch_slverr,
    ftch_decerr,
    D);
  output O1;
  output p_27_out;
  output O2;
  output O3;
  output p_59_out;
  output p_32_out;
  output sg_ftch_error0;
  output O4;
  output O5;
  output O6;
  output sg_ftch_error0_1;
  output O7;
  output O8;
  output O9;
  output O10;
  output [1:0]Q;
  output O11;
  output [0:0]E;
  output in00;
  output O12;
  output O13;
  output O14;
  output [25:0]O15;
  input I1;
  input m_axi_sg_aclk;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input I2;
  input I3;
  input ftch_done;
  input I4;
  input I5;
  input I18;
  input I6;
  input [0:0]ftch_cmnd_data;
  input mm2s_desc_flush;
  input s2mm_desc_flush_del;
  input I7;
  input I8;
  input p_0_in2_in;
  input [1:0]I9;
  input m_axi_sg_rvalid;
  input m_axi_sg_aresetn;
  input s_axis_ftch_cmd_tready;
  input s_axis_ftch_cmd_tvalid;
  input I10;
  input ftch_stale_desc;
  input [0:0]SR;
  input ch2_active_set;
  input ftch_interr;
  input ftch_slverr;
  input ftch_decerr;
  input [25:0]D;

  wire [25:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I18;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [1:0]I9;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire [25:0]O15;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]SR;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire ch1_active_i;
  wire ch1_active_set;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire ch1_stale_descriptor;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire ch2_active_i;
  wire ch2_active_set;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire ch2_stale_descriptor;
  wire [0:0]ftch_cmnd_data;
  wire ftch_cmnd_wr;
  wire ftch_decerr;
  wire ftch_done;
  wire ftch_interr;
  wire [1:0]ftch_ns;
  wire ftch_slverr;
  wire ftch_stale_desc;
  wire in00;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_rvalid;
  wire mm2s_desc_flush;
  wire mm2s_scndry_resetn;
  wire \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_active_i_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 ;
  wire \n_0_GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1 ;
  wire \n_0_GEN_CH2_FETCH.ch2_active_i_i_1 ;
  wire \n_0_GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1 ;
  wire \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_1 ;
  wire \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_2 ;
  wire \n_0_GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1 ;
  wire \n_0_GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1 ;
  wire \n_0_TLAST_GEN.sof_ftch_desc_i_4 ;
  wire \n_0_ftch_cs[0]_i_3 ;
  wire \n_0_ftch_cs[0]_i_4 ;
  wire p_0_in2_in;
  wire p_32_out;
  wire p_59_out;
  wire s2mm_desc_flush_del;
  wire s2mm_scndry_resetn;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sg_ftch_error0;
  wire sg_ftch_error0_1;

  assign O1 = ch1_stale_descriptor;
  assign O2 = ch2_active_i;
  assign O3 = ch1_active_i;
  assign p_27_out = ch2_stale_descriptor;
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 
       (.I0(ftch_stale_desc),
        .I1(ftch_cmnd_data),
        .I2(ch1_stale_descriptor),
        .O(\n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 ),
        .Q(ch1_stale_descriptor),
        .R(SR));
LUT5 #(
    .INIT(32'h0000EEE0)) 
     \GEN_CH1_FETCH.ch1_active_i_i_1 
       (.I0(ch1_active_i),
        .I1(ch1_active_set),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(ch2_active_set),
        .O(\n_0_GEN_CH1_FETCH.ch1_active_i_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_FETCH.ch1_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_active_i_i_1 ),
        .Q(ch1_active_i),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 
       (.I0(ftch_cmnd_data),
        .I1(ftch_decerr),
        .I2(O4),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 ));
FDRE \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 ),
        .Q(O4),
        .R(SR));
LUT4 #(
    .INIT(16'hFFAB)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_4 
       (.I0(O6),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(I2),
        .O(O10));
FDRE \GEN_CH1_FETCH.ch1_ftch_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(p_59_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
     \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 
       (.I0(I2),
        .I1(ftch_done),
        .I2(ch1_stale_descriptor),
        .I3(ftch_interr),
        .I4(ftch_cmnd_data),
        .I5(O6),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 ),
        .Q(O6),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 
       (.I0(ftch_cmnd_data),
        .I1(ftch_slverr),
        .I2(O5),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 ));
FDRE \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 ),
        .Q(O5),
        .R(SR));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1 
       (.I0(ftch_stale_desc),
        .I1(ch2_active_i),
        .I2(ch2_stale_descriptor),
        .O(\n_0_GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1 ),
        .Q(ch2_stale_descriptor),
        .R(SR));
LUT5 #(
    .INIT(32'h0000EEE0)) 
     \GEN_CH2_FETCH.ch2_active_i_i_1 
       (.I0(ch2_active_i),
        .I1(ch2_active_set),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(ch1_active_set),
        .O(\n_0_GEN_CH2_FETCH.ch2_active_i_i_1 ));
LUT6 #(
    .INIT(64'h0000000051110000)) 
     \GEN_CH2_FETCH.ch2_active_i_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ch2_active_i),
        .I3(ftch_done),
        .I4(I4),
        .I5(I2),
        .O(ch1_active_set));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH2_FETCH.ch2_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_FETCH.ch2_active_i_i_1 ),
        .Q(ch2_active_i),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1 
       (.I0(ch2_active_i),
        .I1(ftch_decerr),
        .I2(O7),
        .O(\n_0_GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1 ));
FDRE \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1 ),
        .Q(O7),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFCFFFFFFF8FF)) 
     \GEN_CH2_FETCH.ch2_ftch_idle_i_1 
       (.I0(\n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_2 ),
        .I1(I10),
        .I2(O9),
        .I3(m_axi_sg_aresetn),
        .I4(I2),
        .I5(p_32_out),
        .O(\n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_1 ));
LUT6 #(
    .INIT(64'h82A282AA80808080)) 
     \GEN_CH2_FETCH.ch2_ftch_idle_i_2 
       (.I0(I8),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ch2_active_i),
        .I4(I2),
        .I5(I7),
        .O(\n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_2 ));
FDRE \GEN_CH2_FETCH.ch2_ftch_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_1 ),
        .Q(p_32_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
     \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1 
       (.I0(I2),
        .I1(ftch_done),
        .I2(ch2_stale_descriptor),
        .I3(ftch_interr),
        .I4(ch2_active_i),
        .I5(O9),
        .O(\n_0_GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1 ),
        .Q(O9),
        .R(SR));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1 
       (.I0(ch2_active_i),
        .I1(ftch_slverr),
        .I2(O8),
        .O(\n_0_GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1 ));
FDRE \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1 ),
        .Q(O8),
        .R(SR));
LUT3 #(
    .INIT(8'h80)) 
     \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1 
       (.I0(ch2_active_i),
        .I1(I9[1]),
        .I2(m_axi_sg_rvalid),
        .O(O12));
LUT6 #(
    .INIT(64'h00000EEE0EEE0EEE)) 
     \TLAST_GEN.sof_ftch_desc_i_2 
       (.I0(\n_0_TLAST_GEN.sof_ftch_desc_i_4 ),
        .I1(I6),
        .I2(ftch_cmnd_data),
        .I3(mm2s_desc_flush),
        .I4(ch2_active_i),
        .I5(s2mm_desc_flush_del),
        .O(O11));
LUT6 #(
    .INIT(64'h04040404FFFFFF04)) 
     \TLAST_GEN.sof_ftch_desc_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(I2),
        .I3(I9[1]),
        .I4(I9[0]),
        .I5(m_axi_sg_rvalid),
        .O(\n_0_TLAST_GEN.sof_ftch_desc_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \current_bd[31]_i_1 
       (.I0(p_0_in2_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I2),
        .O(E));
LUT2 #(
    .INIT(4'hE)) 
     ftch_active_inferred_i_1
       (.I0(ftch_cmnd_data),
        .I1(ch2_active_i),
        .O(in00));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
     \ftch_cs[0]_i_1 
       (.I0(Q[0]),
        .I1(I3),
        .I2(Q[1]),
        .I3(I2),
        .I4(\n_0_ftch_cs[0]_i_3 ),
        .I5(\n_0_ftch_cs[0]_i_4 ),
        .O(ftch_ns[0]));
LUT6 #(
    .INIT(64'h0000000040004444)) 
     \ftch_cs[0]_i_3 
       (.I0(I5),
        .I1(I18),
        .I2(ftch_done),
        .I3(ch2_active_i),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_ftch_cs[0]_i_3 ));
LUT6 #(
    .INIT(64'h000000000000FD55)) 
     \ftch_cs[0]_i_4 
       (.I0(Q[1]),
        .I1(ch2_active_i),
        .I2(ftch_cmnd_data),
        .I3(ftch_done),
        .I4(Q[0]),
        .I5(I7),
        .O(\n_0_ftch_cs[0]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT4 #(
    .INIT(16'hEFEE)) 
     \ftch_cs[1]_i_1 
       (.I0(Q[0]),
        .I1(I2),
        .I2(ftch_done),
        .I3(Q[1]),
        .O(ftch_ns[1]));
FDRE \ftch_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_ns[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \ftch_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_ns[1]),
        .Q(Q[1]),
        .R(SR));
LUT3 #(
    .INIT(8'h04)) 
     \ftch_error_addr[31]_i_1__0 
       (.I0(I2),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(ftch_cmnd_wr));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \ftch_error_addr[31]_i_2 
       (.I0(O4),
        .I1(O7),
        .I2(O6),
        .I3(O8),
        .I4(O9),
        .I5(O5),
        .O(O13));
FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[4]),
        .Q(O15[4]),
        .R(SR));
FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[5]),
        .Q(O15[5]),
        .R(SR));
FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[6]),
        .Q(O15[6]),
        .R(SR));
FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[7]),
        .Q(O15[7]),
        .R(SR));
FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[8]),
        .Q(O15[8]),
        .R(SR));
FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[9]),
        .Q(O15[9]),
        .R(SR));
FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[10]),
        .Q(O15[10]),
        .R(SR));
FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[11]),
        .Q(O15[11]),
        .R(SR));
FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[12]),
        .Q(O15[12]),
        .R(SR));
FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[13]),
        .Q(O15[13]),
        .R(SR));
FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[14]),
        .Q(O15[14]),
        .R(SR));
FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[15]),
        .Q(O15[15]),
        .R(SR));
FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[16]),
        .Q(O15[16]),
        .R(SR));
FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[17]),
        .Q(O15[17]),
        .R(SR));
FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[18]),
        .Q(O15[18]),
        .R(SR));
FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[19]),
        .Q(O15[19]),
        .R(SR));
FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[20]),
        .Q(O15[20]),
        .R(SR));
FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[21]),
        .Q(O15[21]),
        .R(SR));
FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[22]),
        .Q(O15[22]),
        .R(SR));
FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[23]),
        .Q(O15[23]),
        .R(SR));
FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[24]),
        .Q(O15[24]),
        .R(SR));
FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[25]),
        .Q(O15[25]),
        .R(SR));
FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[0]),
        .Q(O15[0]),
        .R(SR));
FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[1]),
        .Q(O15[1]),
        .R(SR));
FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[2]),
        .Q(O15[2]),
        .R(SR));
FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[3]),
        .Q(O15[3]),
        .R(SR));
LUT6 #(
    .INIT(64'h0400FF0004000400)) 
     s_axis_ftch_cmd_tvalid_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(I2),
        .I3(m_axi_sg_aresetn),
        .I4(s_axis_ftch_cmd_tready),
        .I5(s_axis_ftch_cmd_tvalid),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sg_ftch_error_i_1
       (.I0(O4),
        .I1(O5),
        .I2(O6),
        .O(sg_ftch_error0));
LUT3 #(
    .INIT(8'hFE)) 
     sg_ftch_error_i_1__0
       (.I0(O7),
        .I1(O8),
        .I2(O9),
        .O(sg_ftch_error0_1));
endmodule

(* ORIG_REF_NAME = "axi_sg_intrpt" *) 
module axi_dma_0_axi_sg_intrpt
   (ch1_delay_cnt_en,
    O1,
    p_23_out_0,
    p_45_out,
    ch2_delay_cnt_en,
    O2,
    p_15_out,
    p_18_out,
    O3,
    O4,
    O5,
    O6,
    O23,
    O24,
    I8,
    m_axi_sg_aclk,
    ch1_dly_fast_incr7_out,
    I9,
    I10,
    ch2_dly_fast_incr3_out,
    I11,
    m_axi_sg_aresetn,
    O9,
    mm2s_irqthresh_wren,
    Q,
    O10,
    s2mm_irqthresh_wren,
    I17,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    SR,
    E,
    I1,
    I66,
    I67);
  output ch1_delay_cnt_en;
  output O1;
  output p_23_out_0;
  output p_45_out;
  output ch2_delay_cnt_en;
  output O2;
  output p_15_out;
  output p_18_out;
  output [7:0]O3;
  output [7:0]O4;
  output [7:0]O5;
  output [7:0]O6;
  output O23;
  output O24;
  input I8;
  input m_axi_sg_aclk;
  input ch1_dly_fast_incr7_out;
  input [0:0]I9;
  input I10;
  input ch2_dly_fast_incr3_out;
  input [0:0]I11;
  input m_axi_sg_aresetn;
  input O9;
  input mm2s_irqthresh_wren;
  input [0:0]Q;
  input O10;
  input s2mm_irqthresh_wren;
  input [0:0]I17;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I40;
  input I41;
  input [6:0]I42;
  input I43;
  input I44;
  input [6:0]I45;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]I1;
  input [0:0]I66;
  input [0:0]I67;

  wire [0:0]E;
  wire [0:0]I1;
  wire I10;
  wire [0:0]I11;
  wire [0:0]I17;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I40;
  wire I41;
  wire [6:0]I42;
  wire I43;
  wire I44;
  wire [6:0]I45;
  wire [0:0]I66;
  wire [0:0]I67;
  wire I8;
  wire [0:0]I9;
  wire O1;
  wire O10;
  wire O2;
  wire O23;
  wire O24;
  wire [7:0]O3;
  wire [7:0]O4;
  wire [7:0]O5;
  wire [7:0]O6;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr7_out;
  wire ch1_ioc_irq_set_i5_out;
  wire ch2_delay_cnt_en;
  wire [6:0]ch2_dly_fast_cnt;
  wire ch2_dly_fast_incr3_out;
  wire ch2_ioc_irq_set_i1_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_irqthresh_wren;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ;
  wire p_15_out;
  wire p_18_out;
  wire p_23_out_0;
  wire p_45_out;
  wire [7:0]plusOp;
  wire [7:0]plusOp__0;
  wire s2mm_irqthresh_wren;

(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .O(ch1_dly_fast_cnt[0]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT4 #(
    .INIT(16'hD00D)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .O(ch1_dly_fast_cnt[1]));
LUT3 #(
    .INIT(8'hA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .O(ch1_dly_fast_cnt[2]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .O(ch1_dly_fast_cnt[3]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I5(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .O(ch1_dly_fast_cnt[5]));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 ),
        .O(ch1_dly_fast_cnt[6]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .I5(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .R(I9));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .S(I9));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .S(I9));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .S(I9));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ),
        .S(I9));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .S(I9));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 ),
        .O(O23));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr7_out),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I8),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(O5[0]),
        .O(plusOp[0]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(O5[0]),
        .I1(O5[1]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(O5[2]),
        .I1(O5[1]),
        .I2(O5[0]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(O5[3]),
        .I1(O5[0]),
        .I2(O5[1]),
        .I3(O5[2]),
        .O(plusOp[3]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(O5[4]),
        .I1(O5[2]),
        .I2(O5[1]),
        .I3(O5[0]),
        .I4(O5[3]),
        .O(plusOp[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(O5[5]),
        .I1(O5[3]),
        .I2(O5[0]),
        .I3(O5[1]),
        .I4(O5[2]),
        .I5(O5[4]),
        .O(plusOp[5]));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(O5[6]),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ),
        .O(plusOp[6]));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(O5[7]),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ),
        .I2(O5[6]),
        .O(plusOp[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(O5[5]),
        .I1(O5[3]),
        .I2(O5[0]),
        .I3(O5[1]),
        .I4(O5[2]),
        .I5(O5[4]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp[0]),
        .Q(O5[0]),
        .R(I66));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp[1]),
        .Q(O5[1]),
        .R(I66));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp[2]),
        .Q(O5[2]),
        .R(I66));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp[3]),
        .Q(O5[3]),
        .R(I66));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp[4]),
        .Q(O5[4]),
        .R(I66));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp[5]),
        .Q(O5[5]),
        .R(I66));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp[6]),
        .Q(O5[6]),
        .R(I66));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp[7]),
        .Q(O5[7]),
        .R(I66));
LUT4 #(
    .INIT(16'h0080)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 ),
        .I2(I40),
        .I3(I41),
        .O(p_23_out_0));
LUT5 #(
    .INIT(32'hDD0D0000)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(I42[1]),
        .I1(O5[1]),
        .I2(I42[4]),
        .I3(O5[5]),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ));
LUT6 #(
    .INIT(64'hA2000000A200A200)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 ),
        .I1(O5[0]),
        .I2(I42[0]),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .I4(I42[3]),
        .I5(O5[3]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 ));
LUT6 #(
    .INIT(64'hDD0D0000DD0DDD0D)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(O5[6]),
        .I1(I42[5]),
        .I2(I42[3]),
        .I3(O5[3]),
        .I4(I42[2]),
        .I5(O5[2]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 ));
LUT6 #(
    .INIT(64'h9909000099099909)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(O5[7]),
        .I1(I42[6]),
        .I2(O5[1]),
        .I3(I42[1]),
        .I4(O5[0]),
        .I5(I42[0]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_23_out_0),
        .Q(O1),
        .R(I9));
LUT6 #(
    .INIT(64'h0000008000800080)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ),
        .I1(m_axi_sg_aresetn),
        .I2(O9),
        .I3(mm2s_irqthresh_wren),
        .I4(Q),
        .I5(O1),
        .O(ch1_ioc_irq_set_i5_out));
LUT5 #(
    .INIT(32'h00000004)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 
       (.I0(O3[7]),
        .I1(O3[0]),
        .I2(O3[5]),
        .I3(O3[6]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 ),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 
       (.I0(O3[4]),
        .I1(O3[3]),
        .I2(O3[2]),
        .I3(O3[1]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_ioc_irq_set_i5_out),
        .Q(p_45_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h44444444444F4F4F)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I1(I20),
        .I2(mm2s_irqthresh_wren),
        .I3(Q),
        .I4(O1),
        .I5(O3[0]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 ));
LUT4 #(
    .INIT(16'h9F90)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 
       (.I0(O3[1]),
        .I1(O3[0]),
        .I2(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I3(I21),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'hE1FFE100)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 
       (.I0(O3[1]),
        .I1(O3[0]),
        .I2(O3[2]),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I4(I22),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 ));
LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 
       (.I0(O3[2]),
        .I1(O3[0]),
        .I2(O3[1]),
        .I3(O3[3]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I5(I23),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 ));
LUT5 #(
    .INIT(32'hA9FFA900)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 
       (.I0(O3[4]),
        .I1(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 ),
        .I2(O3[3]),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I4(I24),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 ));
LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 
       (.I0(O3[5]),
        .I1(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 ),
        .I2(O3[3]),
        .I3(O3[4]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I5(I25),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 
       (.I0(O3[2]),
        .I1(O3[0]),
        .I2(O3[1]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 ));
LUT5 #(
    .INIT(32'hE1FFE100)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ),
        .I1(O3[5]),
        .I2(O3[6]),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I4(I26),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 ));
LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 
       (.I0(O3[7]),
        .I1(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ),
        .I2(O3[5]),
        .I3(O3[6]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I5(I27),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 
       (.I0(O3[4]),
        .I1(O3[3]),
        .I2(O3[1]),
        .I3(O3[0]),
        .I4(O3[2]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ));
LUT4 #(
    .INIT(16'h0007)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 
       (.I0(O1),
        .I1(Q),
        .I2(mm2s_irqthresh_wren),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ));
FDSE #(
    .INIT(1'b1)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 ),
        .Q(O3[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 ),
        .Q(O3[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 ),
        .Q(O3[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 ),
        .Q(O3[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 ),
        .Q(O3[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 ),
        .Q(O3[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 ),
        .Q(O3[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 ),
        .Q(O3[7]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .O(ch2_dly_fast_cnt[0]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT4 #(
    .INIT(16'hD00D)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .I3(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .O(ch2_dly_fast_cnt[1]));
LUT3 #(
    .INIT(8'hA9)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .O(ch2_dly_fast_cnt[2]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .O(ch2_dly_fast_cnt[3]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ),
        .I4(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] ),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ),
        .I3(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .I4(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .I5(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] ),
        .O(ch2_dly_fast_cnt[5]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 ),
        .O(ch2_dly_fast_cnt[6]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .I4(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] ),
        .I5(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] ),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[0]),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .R(I11));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[1]),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .R(I11));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[2]),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ),
        .S(I11));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[3]),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] ),
        .S(I11));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] ),
        .S(I11));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[5]),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] ),
        .S(I11));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[6]),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .S(I11));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_2 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 ),
        .O(O24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_incr3_out),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I10),
        .Q(ch2_delay_cnt_en),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1 
       (.I0(O6[0]),
        .O(plusOp__0[0]));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1 
       (.I0(O6[0]),
        .I1(O6[1]),
        .O(plusOp__0[1]));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1 
       (.I0(O6[2]),
        .I1(O6[1]),
        .I2(O6[0]),
        .O(plusOp__0[2]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1 
       (.I0(O6[3]),
        .I1(O6[0]),
        .I2(O6[1]),
        .I3(O6[2]),
        .O(plusOp__0[3]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1 
       (.I0(O6[4]),
        .I1(O6[2]),
        .I2(O6[1]),
        .I3(O6[0]),
        .I4(O6[3]),
        .O(plusOp__0[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1 
       (.I0(O6[5]),
        .I1(O6[3]),
        .I2(O6[0]),
        .I3(O6[1]),
        .I4(O6[2]),
        .I5(O6[4]),
        .O(plusOp__0[5]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1 
       (.I0(O6[6]),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 ),
        .O(plusOp__0[6]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2 
       (.I0(O6[7]),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 ),
        .I2(O6[6]),
        .O(plusOp__0[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 
       (.I0(O6[5]),
        .I1(O6[3]),
        .I2(O6[0]),
        .I3(O6[1]),
        .I4(O6[2]),
        .I5(O6[4]),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 ));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__0[0]),
        .Q(O6[0]),
        .R(I67));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__0[1]),
        .Q(O6[1]),
        .R(I67));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__0[2]),
        .Q(O6[2]),
        .R(I67));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__0[3]),
        .Q(O6[3]),
        .R(I67));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__0[4]),
        .Q(O6[4]),
        .R(I67));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__0[5]),
        .Q(O6[5]),
        .R(I67));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__0[6]),
        .Q(O6[6]),
        .R(I67));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__0[7]),
        .Q(O6[7]),
        .R(I67));
LUT4 #(
    .INIT(16'h0080)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 ),
        .I2(I43),
        .I3(I44),
        .O(p_15_out));
LUT5 #(
    .INIT(32'hDD0D0000)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 
       (.I0(I45[2]),
        .I1(O6[2]),
        .I2(I45[3]),
        .I3(O6[3]),
        .I4(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 ),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ));
LUT6 #(
    .INIT(64'hA2000000A200A200)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 ),
        .I1(O6[1]),
        .I2(I45[1]),
        .I3(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .I4(I45[0]),
        .I5(O6[0]),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 ));
LUT6 #(
    .INIT(64'hDD0D0000DD0DDD0D)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 
       (.I0(O6[6]),
        .I1(I45[6]),
        .I2(I45[0]),
        .I3(O6[0]),
        .I4(I45[4]),
        .I5(O6[4]),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 ));
LUT6 #(
    .INIT(64'h9909000099099909)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 
       (.I0(O6[5]),
        .I1(I45[5]),
        .I2(O6[2]),
        .I3(I45[2]),
        .I4(O6[1]),
        .I5(I45[1]),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_15_out),
        .Q(O2),
        .R(I11));
LUT6 #(
    .INIT(64'h0000008000800080)) 
     \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2 ),
        .I1(m_axi_sg_aresetn),
        .I2(O10),
        .I3(s2mm_irqthresh_wren),
        .I4(I17),
        .I5(O2),
        .O(ch2_ioc_irq_set_i1_out));
LUT5 #(
    .INIT(32'h00000004)) 
     \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2 
       (.I0(O4[7]),
        .I1(O4[0]),
        .I2(O4[5]),
        .I3(O4[6]),
        .I4(\n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3 ),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3 
       (.I0(O4[2]),
        .I1(O4[1]),
        .I2(O4[4]),
        .I3(O4[3]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_ioc_irq_set_i1_out),
        .Q(p_18_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4444444F444F444F)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ),
        .I1(I28),
        .I2(O4[0]),
        .I3(s2mm_irqthresh_wren),
        .I4(I17),
        .I5(O2),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1 ));
LUT4 #(
    .INIT(16'h9F90)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1 
       (.I0(O4[0]),
        .I1(O4[1]),
        .I2(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ),
        .I3(I29),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'hE1FFE100)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1 
       (.I0(O4[1]),
        .I1(O4[0]),
        .I2(O4[2]),
        .I3(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ),
        .I4(I30),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1 ));
LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1 
       (.I0(O4[2]),
        .I1(O4[0]),
        .I2(O4[1]),
        .I3(O4[3]),
        .I4(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ),
        .I5(I31),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1 ));
LUT5 #(
    .INIT(32'hA9FFA900)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1 
       (.I0(O4[4]),
        .I1(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 ),
        .I2(O4[3]),
        .I3(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ),
        .I4(I32),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1 ));
LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1 
       (.I0(O4[5]),
        .I1(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 ),
        .I2(O4[3]),
        .I3(O4[4]),
        .I4(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ),
        .I5(I33),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 
       (.I0(O4[2]),
        .I1(O4[0]),
        .I2(O4[1]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 ));
LUT5 #(
    .INIT(32'hE1FFE100)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ),
        .I1(O4[5]),
        .I2(O4[6]),
        .I3(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ),
        .I4(I34),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1 ));
LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2 
       (.I0(O4[7]),
        .I1(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ),
        .I2(O4[5]),
        .I3(O4[6]),
        .I4(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ),
        .I5(I35),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 
       (.I0(O4[4]),
        .I1(O4[3]),
        .I2(O4[1]),
        .I3(O4[0]),
        .I4(O4[2]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ));
LUT4 #(
    .INIT(16'h0007)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 
       (.I0(O2),
        .I1(I17),
        .I2(s2mm_irqthresh_wren),
        .I3(\n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2 ),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ));
FDSE #(
    .INIT(1'b1)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1 ),
        .Q(O4[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1 ),
        .Q(O4[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1 ),
        .Q(O4[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1 ),
        .Q(O4[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1 ),
        .Q(O4[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1 ),
        .Q(O4[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1 ),
        .Q(O4[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2 ),
        .Q(O4[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_mm2s_basic_wrap" *) 
module axi_dma_0_axi_sg_mm2s_basic_wrap
   (O1,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    sig_stream_rst,
    s_axis_ftch_cmd_tready,
    O2,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    s_axis_ftch_cmd_tvalid,
    sig_halt_reg,
    p_16_out,
    m_axi_sg_arready,
    m_axi_sg_rresp,
    sig_init_reg2,
    sig_init_reg,
    I3);
  output O1;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output sig_stream_rst;
  output s_axis_ftch_cmd_tready;
  output O2;
  output ftch_decerr_i;
  output ftch_interr_i;
  output ftch_slverr_i;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input s_axis_ftch_cmd_tvalid;
  input sig_halt_reg;
  input p_16_out;
  input m_axi_sg_arready;
  input [1:0]m_axi_sg_rresp;
  input sig_init_reg2;
  input sig_init_reg;
  input [26:0]I3;

  wire [26:0]I3;
  wire O1;
  wire O2;
  wire dm_m_axi_sg_aresetn;
  wire ftch_decerr_i;
  wire ftch_interr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire n_10_I_CMD_STATUS;
  wire n_2_I_ADDR_CNTL;
  wire n_2_I_RESET;
  wire n_3_I_ADDR_CNTL;
  wire n_4_I_RD_DATA_CNTL;
  wire n_5_I_MSTR_SCC;
  wire n_8_I_CMD_STATUS;
  wire n_9_I_CMD_STATUS;
  wire p_16_out;
  wire [31:0]p_1_in;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [31:0]sig_cmd_addr_reg;
  wire [1:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_halt_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_load_input_cmd;
  wire [3:0]sig_mstr2data_len;
  wire sig_next_burst;
  wire sig_push_addr_reg1_out;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire sm_set_error;

axi_dma_0_axi_sg_addr_cntl I_ADDR_CNTL
       (.D({sig_mstr2data_len[3],sig_mstr2data_len[0]}),
        .I1(n_5_I_MSTR_SCC),
        .I2(O1),
        .I3(sig_cmd_burst_reg),
        .O1(n_2_I_ADDR_CNTL),
        .O2(n_3_I_ADDR_CNTL),
        .Q(sig_cmd_addr_reg),
        .SR(sig_stream_rst),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sm_set_error(sm_set_error));
axi_dma_0_axi_sg_cmd_status_28 I_CMD_STATUS
       (.D({sig_rd_sts_okay_reg,sig_rsc2stat_status}),
        .E(sig_load_input_cmd),
        .I1(n_2_I_ADDR_CNTL),
        .I2(O1),
        .I3(n_3_I_ADDR_CNTL),
        .I4(I3),
        .O1(n_8_I_CMD_STATUS),
        .O2(O2),
        .O3(n_9_I_CMD_STATUS),
        .Q({n_10_I_CMD_STATUS,p_1_in,sig_next_burst}),
        .SR(sig_stream_rst),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_interr_i(ftch_interr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_16_out(p_16_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg(sig_btt_is_zero_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_dma_0_axi_sg_scc I_MSTR_SCC
       (.D({sig_mstr2data_len[3],sig_mstr2data_len[0]}),
        .E(sig_load_input_cmd),
        .I1(n_9_I_CMD_STATUS),
        .I2(n_8_I_CMD_STATUS),
        .I3(O1),
        .I4(sig_stream_rst),
        .O1(n_5_I_MSTR_SCC),
        .O2(sig_cmd_addr_reg),
        .O3(sig_cmd_burst_reg),
        .Q({n_10_I_CMD_STATUS,p_1_in,sig_next_burst}),
        .SR(n_2_I_RESET),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg(sig_btt_is_zero_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sm_set_error(sm_set_error));
axi_dma_0_axi_sg_rddata_cntl I_RD_DATA_CNTL
       (.D({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .I1(O1),
        .I4(sig_stream_rst),
        .O1(n_4_I_RD_DATA_CNTL),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready));
axi_dma_0_axi_sg_rd_status_cntl I_RD_STATUS_CNTLR
       (.D({sig_rd_sts_okay_reg,sig_rsc2stat_status}),
        .I1(n_4_I_RD_DATA_CNTL),
        .I2(O1),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_dma_0_axi_sg_reset_29 I_RESET
       (.I4(sig_stream_rst),
        .O1(O1),
        .SR(n_2_I_RESET),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_halt_reg(sig_halt_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_rd_status_cntl" *) 
module axi_dma_0_axi_sg_rd_status_cntl
   (D,
    sig_rd_sts_decerr_reg0,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_interr_reg0,
    m_axi_sg_aclk,
    sig_rd_sts_slverr_reg0,
    sig_rd_sts_reg_full0,
    I1,
    sig_rd_sts_okay_reg0,
    sig_data2rsc_valid,
    sig_data2rsc_decerr,
    sig_stat2rsc_status_ready,
    I2);
  output [3:0]D;
  output sig_rd_sts_decerr_reg0;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_interr_reg0;
  input m_axi_sg_aclk;
  input sig_rd_sts_slverr_reg0;
  input sig_rd_sts_reg_full0;
  input I1;
  input sig_rd_sts_okay_reg0;
  input sig_data2rsc_valid;
  input sig_data2rsc_decerr;
  input sig_stat2rsc_status_ready;
  input I2;

  wire [3:0]D;
  wire I1;
  wire I2;
  wire m_axi_sg_aclk;
  wire n_0_sig_rd_sts_interr_reg_i_1__0;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_decerr_reg_i_1__0
       (.I0(D[1]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_decerr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(D[1]),
        .R(n_0_sig_rd_sts_interr_reg_i_1__0));
LUT3 #(
    .INIT(8'h8F)) 
     sig_rd_sts_interr_reg_i_1__0
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(I2),
        .O(n_0_sig_rd_sts_interr_reg_i_1__0));
LUT2 #(
    .INIT(4'h8)) 
     sig_rd_sts_interr_reg_i_2__0
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_interr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(D[0]),
        .R(n_0_sig_rd_sts_interr_reg_i_1__0));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_okay_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0),
        .Q(D[3]),
        .S(n_0_sig_rd_sts_interr_reg_i_1__0));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(I1),
        .Q(sig_rsc2data_ready),
        .S(n_0_sig_rd_sts_interr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(n_0_sig_rd_sts_interr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_slverr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(D[2]),
        .R(n_0_sig_rd_sts_interr_reg_i_1__0));
endmodule

(* ORIG_REF_NAME = "axi_sg_rddata_cntl" *) 
module axi_dma_0_axi_sg_rddata_cntl
   (m_axi_sg_rready,
    sig_data2rsc_valid,
    sig_data2rsc_decerr,
    sig_rd_sts_reg_full0,
    O1,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    I4,
    m_axi_sg_aclk,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    D,
    sig_rd_sts_decerr_reg0,
    sig_rsc2data_ready,
    I1,
    m_axi_sg_rresp);
  output m_axi_sg_rready;
  output sig_data2rsc_valid;
  output sig_data2rsc_decerr;
  output sig_rd_sts_reg_full0;
  output O1;
  output sig_rd_sts_okay_reg0;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  input [0:0]I4;
  input m_axi_sg_aclk;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input [1:0]D;
  input sig_rd_sts_decerr_reg0;
  input sig_rsc2data_ready;
  input I1;
  input [1:0]m_axi_sg_rresp;

  wire [1:0]D;
  wire I1;
  wire [0:0]I4;
  wire O1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire n_0_mm2s_rlast_del_i_1;
  wire n_0_sig_coelsc_decerr_reg_i_1__0;
  wire n_0_sig_coelsc_interr_reg_i_1__0;
  wire n_0_sig_coelsc_okay_reg_i_1;
  wire n_0_sig_coelsc_slverr_reg_i_1__0;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;

LUT2 #(
    .INIT(4'h8)) 
     mm2s_rlast_del_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(m_axi_sg_rlast),
        .O(n_0_mm2s_rlast_del_i_1));
FDRE mm2s_rlast_del_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_mm2s_rlast_del_i_1),
        .Q(sig_data2rsc_valid),
        .R(I4));
FDRE mm2s_rready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(m_axi_sg_rready),
        .R(I4));
LUT6 #(
    .INIT(64'hEAAA000000000000)) 
     sig_coelsc_decerr_reg_i_1__0
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(m_axi_sg_rresp[0]),
        .I4(I1),
        .I5(sig_rsc2data_ready),
        .O(n_0_sig_coelsc_decerr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_decerr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_coelsc_decerr_reg_i_1__0),
        .Q(sig_data2rsc_decerr),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_coelsc_interr_reg_i_1__0
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rsc2data_ready),
        .I2(I1),
        .I3(m_axi_sg_rvalid),
        .O(n_0_sig_coelsc_interr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_interr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_coelsc_interr_reg_i_1__0),
        .Q(sig_data2rsc_calc_err),
        .R(1'b0));
LUT5 #(
    .INIT(32'h2EFFFFFF)) 
     sig_coelsc_okay_reg_i_1
       (.I0(sig_data2rsc_okay),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(I1),
        .I4(sig_rsc2data_ready),
        .O(n_0_sig_coelsc_okay_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_okay_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_coelsc_okay_reg_i_1),
        .Q(sig_data2rsc_okay),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAEA000000000000)) 
     sig_coelsc_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(m_axi_sg_rresp[0]),
        .I4(I1),
        .I5(sig_rsc2data_ready),
        .O(n_0_sig_coelsc_slverr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_slverr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_coelsc_slverr_reg_i_1__0),
        .Q(sig_data2rsc_slverr),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_interr_reg_i_3__0
       (.I0(sig_data2rsc_calc_err),
        .I1(D[0]),
        .O(sig_rd_sts_interr_reg0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     sig_rd_sts_okay_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(D[1]),
        .I2(sig_data2rsc_okay),
        .I3(sig_rd_sts_decerr_reg0),
        .I4(sig_data2rsc_calc_err),
        .I5(D[0]),
        .O(sig_rd_sts_okay_reg0));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_rd_sts_reg_empty_i_1__0
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_reg_full_i_1__0
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(D[1]),
        .O(sig_rd_sts_slverr_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_reset" *) 
module axi_dma_0_axi_sg_reset
   (sig_s_h_halt_reg,
    SR,
    m_axi_sg_aclk);
  output sig_s_h_halt_reg;
  input [0:0]SR;
  input m_axi_sg_aclk;

  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire sig_s_h_halt_reg;

FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg),
        .Q(sig_s_h_halt_reg),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_reset" *) 
module axi_dma_0_axi_sg_reset_29
   (O1,
    I4,
    SR,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    sig_addr2rsc_cmd_fifo_empty,
    sig_halt_reg);
  output O1;
  output [0:0]I4;
  output [0:0]SR;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_halt_reg;

  wire [0:0]I4;
  wire O1;
  wire [0:0]SR;
  wire dm_m_axi_sg_aresetn;
  wire m_axi_sg_aclk;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_halt_reg;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT1 #(
    .INIT(2'h1)) 
     mm2s_rready_i_1
       (.I0(O1),
        .O(I4));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dm_m_axi_sg_aresetn),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'hF7)) 
     \sig_cmd_tag_reg[0]_i_1 
       (.I0(O1),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(sig_halt_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_s2mm_basic_wrap" *) 
module axi_dma_0_axi_sg_s2mm_basic_wrap
   (sig_init_reg,
    sig_init_reg2,
    m_axi_sg_awvalid,
    O1,
    sig_halt_reg,
    m_axi_sg_bready,
    O3,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    O4,
    O5,
    m_axi_sg_wvalid,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    SR,
    m_axi_sg_aclk,
    p_18_out_1,
    I1,
    m_axi_sg_wready,
    p_3_in,
    D,
    p_2_in,
    m_axi_sg_bvalid,
    I2,
    m_axi_sg_aresetn,
    p_16_out,
    m_axi_sg_awready,
    I3,
    m_axi_sg_bresp);
  output sig_init_reg;
  output sig_init_reg2;
  output m_axi_sg_awvalid;
  output O1;
  output sig_halt_reg;
  output m_axi_sg_bready;
  output O3;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output O4;
  output O5;
  output m_axi_sg_wvalid;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_18_out_1;
  input I1;
  input m_axi_sg_wready;
  input p_3_in;
  input [30:0]D;
  input p_2_in;
  input m_axi_sg_bvalid;
  input I2;
  input m_axi_sg_aresetn;
  input p_16_out;
  input m_axi_sg_awready;
  input I3;
  input [1:0]m_axi_sg_bresp;

  wire [30:0]D;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire n_0_I_WR_STATUS_CNTLR;
  wire n_10_I_CMD_STATUS;
  wire n_10_I_MSTR_SCC;
  wire n_11_I_CMD_STATUS;
  wire n_11_I_MSTR_SCC;
  wire n_12_I_CMD_STATUS;
  wire n_12_I_MSTR_SCC;
  wire n_13_I_CMD_STATUS;
  wire n_13_I_MSTR_SCC;
  wire n_14_I_CMD_STATUS;
  wire n_14_I_MSTR_SCC;
  wire n_15_I_CMD_STATUS;
  wire n_15_I_MSTR_SCC;
  wire n_16_I_CMD_STATUS;
  wire n_16_I_MSTR_SCC;
  wire n_17_I_CMD_STATUS;
  wire n_17_I_MSTR_SCC;
  wire n_18_I_CMD_STATUS;
  wire n_18_I_MSTR_SCC;
  wire n_19_I_CMD_STATUS;
  wire n_19_I_MSTR_SCC;
  wire n_20_I_CMD_STATUS;
  wire n_20_I_MSTR_SCC;
  wire n_21_I_CMD_STATUS;
  wire n_21_I_MSTR_SCC;
  wire n_22_I_CMD_STATUS;
  wire n_22_I_MSTR_SCC;
  wire n_23_I_CMD_STATUS;
  wire n_23_I_MSTR_SCC;
  wire n_24_I_CMD_STATUS;
  wire n_24_I_MSTR_SCC;
  wire n_25_I_CMD_STATUS;
  wire n_25_I_MSTR_SCC;
  wire n_26_I_CMD_STATUS;
  wire n_26_I_MSTR_SCC;
  wire n_27_I_CMD_STATUS;
  wire n_27_I_MSTR_SCC;
  wire n_28_I_CMD_STATUS;
  wire n_28_I_MSTR_SCC;
  wire n_29_I_CMD_STATUS;
  wire n_29_I_MSTR_SCC;
  wire n_2_I_MSTR_SCC;
  wire n_30_I_CMD_STATUS;
  wire n_30_I_MSTR_SCC;
  wire n_31_I_CMD_STATUS;
  wire n_31_I_MSTR_SCC;
  wire n_32_I_CMD_STATUS;
  wire n_32_I_MSTR_SCC;
  wire n_33_I_CMD_STATUS;
  wire n_33_I_MSTR_SCC;
  wire n_34_I_CMD_STATUS;
  wire n_34_I_MSTR_SCC;
  wire n_35_I_CMD_STATUS;
  wire n_35_I_MSTR_SCC;
  wire n_36_I_CMD_STATUS;
  wire n_36_I_MSTR_SCC;
  wire n_37_I_CMD_STATUS;
  wire n_37_I_MSTR_SCC;
  wire n_38_I_CMD_STATUS;
  wire n_38_I_MSTR_SCC;
  wire n_39_I_CMD_STATUS;
  wire n_39_I_MSTR_SCC;
  wire n_3_I_ADDR_CNTL;
  wire n_3_I_WR_DATA_CNTL;
  wire n_40_I_CMD_STATUS;
  wire n_40_I_MSTR_SCC;
  wire n_41_I_CMD_STATUS;
  wire n_41_I_MSTR_SCC;
  wire n_42_I_CMD_STATUS;
  wire n_43_I_CMD_STATUS;
  wire n_44_I_CMD_STATUS;
  wire n_45_I_CMD_STATUS;
  wire n_4_I_ADDR_CNTL;
  wire n_4_I_WR_STATUS_CNTLR;
  wire n_6_I_MSTR_SCC;
  wire n_8_I_MSTR_SCC;
  wire n_9_I_MSTR_SCC;
  wire n_9_I_WR_DATA_CNTL;
  wire n_9_I_WR_STATUS_CNTLR;
  wire p_16_out;
  wire p_18_out_1;
  wire p_2_in;
  wire p_3_in;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire sig_halt_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire [0:0]sig_mstr2data_len;
  wire [0:0]sig_mstr2data_tag;
  wire sig_push_addr_reg1_out;
  wire sig_push_to_wsc;
  wire sig_s_h_halt_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

axi_dma_0_axi_sg_addr_cntl__parameterized0 I_ADDR_CNTL
       (.D(sig_mstr2data_len),
        .I1(n_6_I_MSTR_SCC),
        .I2(sig_halt_reg),
        .I3(I1),
        .I4({n_40_I_MSTR_SCC,n_41_I_MSTR_SCC}),
        .O1(n_3_I_ADDR_CNTL),
        .O2(n_4_I_ADDR_CNTL),
        .Q({n_8_I_MSTR_SCC,n_9_I_MSTR_SCC,n_10_I_MSTR_SCC,n_11_I_MSTR_SCC,n_12_I_MSTR_SCC,n_13_I_MSTR_SCC,n_14_I_MSTR_SCC,n_15_I_MSTR_SCC,n_16_I_MSTR_SCC,n_17_I_MSTR_SCC,n_18_I_MSTR_SCC,n_19_I_MSTR_SCC,n_20_I_MSTR_SCC,n_21_I_MSTR_SCC,n_22_I_MSTR_SCC,n_23_I_MSTR_SCC,n_24_I_MSTR_SCC,n_25_I_MSTR_SCC,n_26_I_MSTR_SCC,n_27_I_MSTR_SCC,n_28_I_MSTR_SCC,n_29_I_MSTR_SCC,n_30_I_MSTR_SCC,n_31_I_MSTR_SCC,n_32_I_MSTR_SCC,n_33_I_MSTR_SCC,n_34_I_MSTR_SCC,n_35_I_MSTR_SCC,n_36_I_MSTR_SCC,n_37_I_MSTR_SCC,n_38_I_MSTR_SCC,n_39_I_MSTR_SCC}),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
axi_dma_0_axi_sg_cmd_status I_CMD_STATUS
       (.D({n_0_I_WR_STATUS_CNTLR,sig_wsc2stat_status}),
        .E(sig_load_input_cmd),
        .I1(n_3_I_ADDR_CNTL),
        .I2(I1),
        .I3(n_4_I_ADDR_CNTL),
        .I4(n_2_I_MSTR_SCC),
        .I5(sig_halt_reg),
        .I6(D),
        .O1(sig_init_reg),
        .O2(sig_init_reg2),
        .O3(O1),
        .O4(O4),
        .O5(n_10_I_CMD_STATUS),
        .O6(n_11_I_CMD_STATUS),
        .Q({n_12_I_CMD_STATUS,n_13_I_CMD_STATUS,n_14_I_CMD_STATUS,n_15_I_CMD_STATUS,n_16_I_CMD_STATUS,n_17_I_CMD_STATUS,n_18_I_CMD_STATUS,n_19_I_CMD_STATUS,n_20_I_CMD_STATUS,n_21_I_CMD_STATUS,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,n_43_I_CMD_STATUS,n_44_I_CMD_STATUS,n_45_I_CMD_STATUS}),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_16_out(p_16_out),
        .p_18_out_1(p_18_out_1),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
axi_dma_0_axi_sg_scc_wr I_MSTR_SCC
       (.D(sig_mstr2data_len),
        .E(sig_load_input_cmd),
        .I1(n_11_I_CMD_STATUS),
        .I2(n_10_I_CMD_STATUS),
        .I3(sig_halt_reg),
        .I4(SR),
        .I5(I1),
        .O1(n_2_I_MSTR_SCC),
        .O2(n_6_I_MSTR_SCC),
        .O3({n_8_I_MSTR_SCC,n_9_I_MSTR_SCC,n_10_I_MSTR_SCC,n_11_I_MSTR_SCC,n_12_I_MSTR_SCC,n_13_I_MSTR_SCC,n_14_I_MSTR_SCC,n_15_I_MSTR_SCC,n_16_I_MSTR_SCC,n_17_I_MSTR_SCC,n_18_I_MSTR_SCC,n_19_I_MSTR_SCC,n_20_I_MSTR_SCC,n_21_I_MSTR_SCC,n_22_I_MSTR_SCC,n_23_I_MSTR_SCC,n_24_I_MSTR_SCC,n_25_I_MSTR_SCC,n_26_I_MSTR_SCC,n_27_I_MSTR_SCC,n_28_I_MSTR_SCC,n_29_I_MSTR_SCC,n_30_I_MSTR_SCC,n_31_I_MSTR_SCC,n_32_I_MSTR_SCC,n_33_I_MSTR_SCC,n_34_I_MSTR_SCC,n_35_I_MSTR_SCC,n_36_I_MSTR_SCC,n_37_I_MSTR_SCC,n_38_I_MSTR_SCC,n_39_I_MSTR_SCC}),
        .O4({n_40_I_MSTR_SCC,n_41_I_MSTR_SCC}),
        .Q({n_12_I_CMD_STATUS,n_13_I_CMD_STATUS,n_14_I_CMD_STATUS,n_15_I_CMD_STATUS,n_16_I_CMD_STATUS,n_17_I_CMD_STATUS,n_18_I_CMD_STATUS,n_19_I_CMD_STATUS,n_20_I_CMD_STATUS,n_21_I_CMD_STATUS,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,n_43_I_CMD_STATUS,n_44_I_CMD_STATUS,n_45_I_CMD_STATUS}),
        .SR(n_3_I_WR_DATA_CNTL),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_tag(sig_mstr2data_tag),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
axi_dma_0_axi_sg_reset I_RESET
       (.SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_s_h_halt_reg(sig_s_h_halt_reg));
axi_dma_0_axi_sg_wrdata_cntl I_WR_DATA_CNTL
       (.D(D[0]),
        .Din({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .I1(I1),
        .I2(sig_halt_reg),
        .I3(I2),
        .I4(I3),
        .I5(n_9_I_WR_STATUS_CNTLR),
        .I6(n_4_I_WR_STATUS_CNTLR),
        .O1(n_3_I_WR_DATA_CNTL),
        .O2(n_9_I_WR_DATA_CNTL),
        .O3(O3),
        .O5(O5),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_tag(sig_mstr2data_tag),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_dma_0_axi_sg_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({n_0_I_WR_STATUS_CNTLR,sig_wsc2stat_status}),
        .Din({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .I1(I1),
        .I2(n_9_I_WR_DATA_CNTL),
        .O1(n_4_I_WR_STATUS_CNTLR),
        .O2(sig_halt_reg),
        .O3(n_9_I_WR_STATUS_CNTLR),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc" *) 
module axi_dma_0_axi_sg_scc
   (D,
    sig_cmd_reg_empty,
    sig_btt_is_zero_reg,
    sig_push_addr_reg1_out,
    O1,
    sm_set_error,
    O2,
    O3,
    SR,
    E,
    Q,
    m_axi_sg_aclk,
    I1,
    I2,
    sig_halt_reg,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd2mstr_cmd_valid,
    I3,
    I4);
  output [1:0]D;
  output sig_cmd_reg_empty;
  output sig_btt_is_zero_reg;
  output sig_push_addr_reg1_out;
  output O1;
  output sm_set_error;
  output [31:0]O2;
  output [1:0]O3;
  input [0:0]SR;
  input [0:0]E;
  input [33:0]Q;
  input m_axi_sg_aclk;
  input I1;
  input I2;
  input sig_halt_reg;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd2mstr_cmd_valid;
  input I3;
  input [0:0]I4;

  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire [31:0]O2;
  wire [1:0]O3;
  wire [33:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire n_0_sig_cmd2addr_valid1_i_1;
  wire n_0_sm_set_error_i_1;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_halt_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sm_set_error;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1__1
       (.I0(sm_set_error),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_is_zero_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(sig_btt_is_zero_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00EA000000000000)) 
     sig_cmd2addr_valid1_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_cmd_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_halt_reg),
        .I4(sig_addr2rsc_cmd_fifo_empty),
        .I5(I3),
        .O(n_0_sig_cmd2addr_valid1_i_1));
FDRE sig_cmd2addr_valid1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2addr_valid1_i_1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(O2[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[11]),
        .Q(O2[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[12]),
        .Q(O2[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[13]),
        .Q(O2[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[14]),
        .Q(O2[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[15]),
        .Q(O2[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[16]),
        .Q(O2[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[17]),
        .Q(O2[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[18]),
        .Q(O2[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[19]),
        .Q(O2[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[20]),
        .Q(O2[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(O2[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[21]),
        .Q(O2[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[22]),
        .Q(O2[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[23]),
        .Q(O2[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[24]),
        .Q(O2[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[25]),
        .Q(O2[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[26]),
        .Q(O2[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[27]),
        .Q(O2[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[28]),
        .Q(O2[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[29]),
        .Q(O2[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[30]),
        .Q(O2[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(O2[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[31]),
        .Q(O2[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[32]),
        .Q(O2[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(O2[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(O2[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(O2[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[7]),
        .Q(O2[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[8]),
        .Q(O2[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[9]),
        .Q(O2[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[10]),
        .Q(O2[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(O3[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(1'b0),
        .Q(O3[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_cmd_reg_empty),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_tag_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[33]),
        .Q(D[1]),
        .R(SR));
LUT3 #(
    .INIT(8'h20)) 
     \sig_next_addr_reg[31]_i_2__0 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_halt_reg),
        .I2(sig_addr2rsc_cmd_fifo_empty),
        .O(sig_push_addr_reg1_out));
LUT1 #(
    .INIT(2'h1)) 
     \sig_next_len_reg[1]_i_1__0 
       (.I0(D[1]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg),
        .I1(sm_set_error),
        .O(n_0_sm_set_error_i_1));
FDRE #(
    .INIT(1'b0)) 
     sm_set_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sm_set_error_i_1),
        .Q(sm_set_error),
        .R(I4));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc_wr" *) 
module axi_dma_0_axi_sg_scc_wr
   (sig_mstr2data_tag,
    sig_cmd_reg_empty,
    O1,
    sig_push_addr_reg1_out,
    sig_mstr2data_cmd_valid,
    D,
    O2,
    sig_calc2dm_calc_err,
    O3,
    O4,
    SR,
    E,
    Q,
    m_axi_sg_aclk,
    I1,
    I2,
    sig_addr2wsc_cmd_fifo_empty,
    I3,
    sig_data2all_tlast_error,
    I4,
    I5);
  output [0:0]sig_mstr2data_tag;
  output sig_cmd_reg_empty;
  output O1;
  output sig_push_addr_reg1_out;
  output sig_mstr2data_cmd_valid;
  output [0:0]D;
  output O2;
  output sig_calc2dm_calc_err;
  output [31:0]O3;
  output [1:0]O4;
  input [0:0]SR;
  input [0:0]E;
  input [33:0]Q;
  input m_axi_sg_aclk;
  input I1;
  input I2;
  input sig_addr2wsc_cmd_fifo_empty;
  input I3;
  input sig_data2all_tlast_error;
  input [0:0]I4;
  input I5;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire O1;
  wire O2;
  wire [31:0]O3;
  wire [1:0]O4;
  wire [33:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire n_0_sig_cmd2addr_valid1_i_1;
  wire n_0_sm_set_error_i_1;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_calc2dm_calc_err;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_mstr2data_cmd_valid;
  wire [0:0]sig_mstr2data_tag;
  wire sig_push_addr_reg1_out;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1__2
       (.I0(sig_calc2dm_calc_err),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_is_zero_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000E000000000)) 
     sig_cmd2addr_valid1_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(E),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(I3),
        .I4(sig_data2all_tlast_error),
        .I5(I5),
        .O(n_0_sig_cmd2addr_valid1_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2addr_valid1_i_1),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(O3[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[11]),
        .Q(O3[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[12]),
        .Q(O3[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[13]),
        .Q(O3[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[14]),
        .Q(O3[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[15]),
        .Q(O3[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[16]),
        .Q(O3[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[17]),
        .Q(O3[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[18]),
        .Q(O3[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[19]),
        .Q(O3[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[20]),
        .Q(O3[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(O3[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[21]),
        .Q(O3[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[22]),
        .Q(O3[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[23]),
        .Q(O3[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[24]),
        .Q(O3[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[25]),
        .Q(O3[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[26]),
        .Q(O3[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[27]),
        .Q(O3[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[28]),
        .Q(O3[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[29]),
        .Q(O3[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[30]),
        .Q(O3[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(O3[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[31]),
        .Q(O3[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[32]),
        .Q(O3[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(O3[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(O3[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(O3[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[7]),
        .Q(O3[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[8]),
        .Q(O3[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[9]),
        .Q(O3[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[10]),
        .Q(O3[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(O4[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(1'b0),
        .Q(O4[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_cmd_reg_empty),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_tag_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[33]),
        .Q(sig_mstr2data_tag),
        .R(SR));
LUT4 #(
    .INIT(16'h0008)) 
     \sig_next_addr_reg[31]_i_2__1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(I3),
        .I3(sig_data2all_tlast_error),
        .O(sig_push_addr_reg1_out));
LUT1 #(
    .INIT(2'h1)) 
     \sig_next_len_reg[2]_i_1__0 
       (.I0(sig_mstr2data_tag),
        .O(D));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sm_set_error_i_1
       (.I0(O1),
        .I1(sig_calc2dm_calc_err),
        .O(n_0_sm_set_error_i_1));
FDRE #(
    .INIT(1'b0)) 
     sm_set_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sm_set_error_i_1),
        .Q(sig_calc2dm_calc_err),
        .R(I4));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_cmdsts_if" *) 
module axi_dma_0_axi_sg_updt_cmdsts_if
   (updt_decerr,
    updt_interr,
    updt_slverr,
    p_18_out_1,
    updt_done,
    p_27_out,
    p_18_out,
    O5,
    O1,
    SR,
    updt_decerr_i,
    m_axi_sg_aclk,
    updt_interr_i,
    updt_slverr_i,
    I1,
    I2,
    p_11_out_2,
    p_6_out,
    Q);
  output updt_decerr;
  output updt_interr;
  output updt_slverr;
  output p_18_out_1;
  output updt_done;
  output p_27_out;
  output p_18_out;
  output O5;
  output O1;
  input [0:0]SR;
  input updt_decerr_i;
  input m_axi_sg_aclk;
  input updt_interr_i;
  input updt_slverr_i;
  input I1;
  input I2;
  input p_11_out_2;
  input p_6_out;
  input [0:0]Q;

  wire I1;
  wire I2;
  wire O1;
  wire O5;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire n_0_updt_error_i_1;
  wire p_11_out_2;
  wire p_18_out;
  wire p_18_out_1;
  wire p_27_out;
  wire p_6_out;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1 
       (.I0(updt_done),
        .I1(p_11_out_2),
        .O(p_27_out));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_CH2_UPDATE.ch2_active_i_i_4 
       (.I0(updt_done),
        .I1(Q),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1 
       (.I0(updt_done),
        .I1(p_6_out),
        .O(p_18_out));
FDRE s_axis_updt_cmd_tvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(p_18_out_1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     updt_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_decerr_i),
        .Q(updt_decerr),
        .R(SR));
FDRE updt_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(updt_done),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFFFE)) 
     updt_error_i_1
       (.I0(updt_slverr),
        .I1(updt_decerr),
        .I2(updt_interr),
        .I3(O1),
        .O(n_0_updt_error_i_1));
FDRE updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_updt_error_i_1),
        .Q(O1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     updt_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_interr_i),
        .Q(updt_interr),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     updt_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_slverr_i),
        .Q(updt_slverr),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_mngr" *) 
module axi_dma_0_axi_sg_updt_mngr
   (O1,
    p_36_out_0,
    O2,
    O3,
    p_53_out,
    p_26_out,
    p_18_out_1,
    Q,
    p_3_out,
    D,
    in004_out,
    in0011_out,
    in00,
    in009_out,
    E,
    O4,
    O5,
    p_20_out,
    p_21_out,
    O6,
    O7,
    O8,
    O9,
    O10,
    p_19_out,
    p_47_out,
    p_48_out,
    O11,
    p_46_out,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    SR,
    m_axi_sg_aclk,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    I1,
    I2,
    I3,
    p_11_out_2,
    p_6_out,
    out,
    I4,
    follower_full_s2mm,
    follower_full_mm2s,
    I5,
    I6,
    mm2s_irqthresh_wren,
    I7,
    I17,
    s2mm_irqthresh_wren,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    s_axis_updt_cmd_tready,
    m_axi_sg_aresetn,
    p_5_out,
    I8,
    I9,
    I10,
    I11,
    p_4_out,
    I50,
    I51,
    I52,
    p_58_out,
    I53,
    p_57_out,
    I54,
    p_56_out,
    I55,
    I56,
    I57,
    I58,
    p_31_out,
    I59,
    p_30_out,
    I60,
    p_29_out,
    I61,
    I12,
    p_10_out,
    p_9_out,
    p_8_out_3,
    p_5_out_4,
    p_4_out_5,
    p_3_out_6,
    I13,
    S,
    I14,
    I15,
    I16,
    I18,
    I19,
    I20);
  output O1;
  output p_36_out_0;
  output O2;
  output O3;
  output p_53_out;
  output p_26_out;
  output p_18_out_1;
  output [1:0]Q;
  output p_3_out;
  output [29:0]D;
  output in004_out;
  output in0011_out;
  output in00;
  output in009_out;
  output [0:0]E;
  output [0:0]O4;
  output O5;
  output p_20_out;
  output p_21_out;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output p_19_out;
  output p_47_out;
  output p_48_out;
  output O11;
  output p_46_out;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input I1;
  input I2;
  input I3;
  input p_11_out_2;
  input p_6_out;
  input [0:0]out;
  input [0:0]I4;
  input follower_full_s2mm;
  input follower_full_mm2s;
  input I5;
  input [0:0]I6;
  input mm2s_irqthresh_wren;
  input I7;
  input [0:0]I17;
  input s2mm_irqthresh_wren;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input s_axis_updt_cmd_tready;
  input m_axi_sg_aresetn;
  input p_5_out;
  input [0:0]I8;
  input I9;
  input I10;
  input [25:0]I11;
  input [25:0]p_4_out;
  input I50;
  input I51;
  input I52;
  input p_58_out;
  input I53;
  input p_57_out;
  input I54;
  input p_56_out;
  input I55;
  input I56;
  input I57;
  input I58;
  input p_31_out;
  input I59;
  input p_30_out;
  input I60;
  input p_29_out;
  input I61;
  input I12;
  input p_10_out;
  input p_9_out;
  input p_8_out_3;
  input p_5_out_4;
  input p_4_out_5;
  input p_3_out_6;
  input [0:0]I13;
  input [3:0]S;
  input [3:0]I14;
  input [3:0]I15;
  input [3:0]I16;
  input [3:0]I18;
  input [3:0]I19;
  input [3:0]I20;

  wire [29:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [25:0]I11;
  wire I12;
  wire [0:0]I13;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [3:0]I16;
  wire [0:0]I17;
  wire [3:0]I18;
  wire [3:0]I19;
  wire I2;
  wire [3:0]I20;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire [0:0]I6;
  wire I60;
  wire I61;
  wire I7;
  wire [0:0]I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire [0:0]O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire in00;
  wire in0011_out;
  wire in004_out;
  wire in009_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_irqthresh_wren;
  wire mm2s_scndry_resetn;
  wire n_48_I_UPDT_SG;
  wire [0:0]out;
  wire p_10_out;
  wire p_11_out_2;
  wire p_18_out;
  wire p_18_out_1;
  wire p_19_out;
  wire p_20_out;
  wire p_21_out;
  wire p_26_out;
  wire p_27_out;
  wire p_29_out;
  wire p_30_out;
  wire p_31_out;
  wire p_36_out_0;
  wire p_3_out;
  wire p_3_out_6;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire [25:0]p_4_out;
  wire p_4_out_5;
  wire p_53_out;
  wire p_56_out;
  wire p_57_out;
  wire p_58_out;
  wire p_5_out;
  wire p_5_out_4;
  wire p_6_out;
  wire p_8_out_3;
  wire p_9_out;
  wire s2mm_irqthresh_wren;
  wire s2mm_scndry_resetn;
  wire s_axis_updt_cmd_tready;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

axi_dma_0_axi_sg_updt_cmdsts_if I_UPDT_CMDSTS_IF
       (.I1(n_48_I_UPDT_SG),
        .I2(I1),
        .O1(p_3_out),
        .O5(O5),
        .Q(Q[0]),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_11_out_2(p_11_out_2),
        .p_18_out(p_18_out),
        .p_18_out_1(p_18_out_1),
        .p_27_out(p_27_out),
        .p_6_out(p_6_out),
        .updt_decerr(updt_decerr),
        .updt_decerr_i(updt_decerr_i),
        .updt_done(updt_done),
        .updt_interr(updt_interr),
        .updt_interr_i(updt_interr_i),
        .updt_slverr(updt_slverr),
        .updt_slverr_i(updt_slverr_i));
axi_dma_0_axi_sg_updt_sm I_UPDT_SG
       (.D(D),
        .E(E),
        .I1(p_3_out),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(I6),
        .I60(I60),
        .I61(I61),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O10(n_48_I_UPDT_SG),
        .O11(O8),
        .O12(O9),
        .O13(O10),
        .O14(p_19_out),
        .O15(p_47_out),
        .O16(p_48_out),
        .O17(O11),
        .O18(p_46_out),
        .O19(O12),
        .O2(p_36_out_0),
        .O20(O13),
        .O21(O14),
        .O22(O15),
        .O23(O16),
        .O24(O17),
        .O25(O18),
        .O26(O19),
        .O27(O20),
        .O28(O21),
        .O29(O22),
        .O3(O2),
        .O30(O23),
        .O31(O24),
        .O32(O25),
        .O33(O26),
        .O34(O27),
        .O35(O28),
        .O36(O29),
        .O37(O30),
        .O38(O31),
        .O39(O32),
        .O4(O3),
        .O40(O33),
        .O41(O34),
        .O42(O35),
        .O43(O36),
        .O44(O37),
        .O45(O38),
        .O46(O39),
        .O47(O40),
        .O48(O41),
        .O49(O42),
        .O5(O4),
        .O50(O43),
        .O51(O44),
        .O52(O45),
        .O53(O46),
        .O54(O47),
        .O55(O48),
        .O56(O49),
        .O6(p_20_out),
        .O7(p_21_out),
        .O8(O6),
        .O9(O7),
        .Q(Q),
        .S(S),
        .SR(SR),
        .follower_full_mm2s(follower_full_mm2s),
        .follower_full_s2mm(follower_full_s2mm),
        .in00(in00),
        .in0011_out(in0011_out),
        .in004_out(in004_out),
        .in009_out(in009_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(out),
        .p_10_out(p_10_out),
        .p_18_out(p_18_out),
        .p_18_out_1(p_18_out_1),
        .p_26_out(p_26_out),
        .p_27_out(p_27_out),
        .p_29_out(p_29_out),
        .p_30_out(p_30_out),
        .p_31_out(p_31_out),
        .p_3_out_6(p_3_out_6),
        .p_4_out(p_4_out),
        .p_4_out_5(p_4_out_5),
        .p_53_out(p_53_out),
        .p_56_out(p_56_out),
        .p_57_out(p_57_out),
        .p_58_out(p_58_out),
        .p_5_out(p_5_out),
        .p_5_out_4(p_5_out_4),
        .p_8_out_3(p_8_out_3),
        .p_9_out(p_9_out),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .updt_decerr(updt_decerr),
        .updt_done(updt_done),
        .updt_interr(updt_interr),
        .updt_slverr(updt_slverr));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_q_mngr" *) 
module axi_dma_0_axi_sg_updt_q_mngr
   (out,
    O1,
    p_2_in,
    p_3_in,
    I8,
    O11,
    p_11_out_2,
    p_10_out,
    p_9_out,
    p_8_out_3,
    p_6_out,
    p_5_out_4,
    p_4_out_5,
    p_3_out_6,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    m_axi_sg_wdata,
    O8,
    follower_full_mm2s,
    follower_full_s2mm,
    sts_queue_full,
    S,
    O12,
    I14,
    I15,
    I16,
    I18,
    I19,
    I20,
    ptr_queue_full,
    SR,
    m_axi_sg_aclk,
    I2,
    in004_out,
    in0011_out,
    in00,
    in009_out,
    I1,
    p_36_out_0,
    m_axi_sg_aresetn,
    I3,
    p_3_out,
    Q,
    I4,
    p_5_out,
    E,
    s_axis_s2mm_updtptr_tvalid,
    I5,
    s_axis_mm2s_updtsts_tvalid,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    O9,
    p_48_out,
    p_47_out,
    p_46_out,
    O10,
    p_21_out,
    p_20_out,
    p_19_out,
    Din,
    s_axis_mm2s_updtptr_tvalid,
    I63,
    I64,
    I48,
    I65,
    I49);
  output [0:0]out;
  output [0:0]O1;
  output p_2_in;
  output p_3_in;
  output [0:0]I8;
  output O11;
  output p_11_out_2;
  output p_10_out;
  output p_9_out;
  output p_8_out_3;
  output p_6_out;
  output p_5_out_4;
  output p_4_out_5;
  output p_3_out_6;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [31:0]m_axi_sg_wdata;
  output O8;
  output follower_full_mm2s;
  output follower_full_s2mm;
  output sts_queue_full;
  output [3:0]S;
  output [0:0]O12;
  output [3:0]I14;
  output [3:0]I15;
  output [3:0]I16;
  output [3:0]I18;
  output [3:0]I19;
  output [3:0]I20;
  output ptr_queue_full;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input I2;
  input in004_out;
  input in0011_out;
  input in00;
  input in009_out;
  input I1;
  input p_36_out_0;
  input m_axi_sg_aresetn;
  input I3;
  input p_3_out;
  input [1:0]Q;
  input I4;
  input p_5_out;
  input [0:0]E;
  input s_axis_s2mm_updtptr_tvalid;
  input I5;
  input s_axis_mm2s_updtsts_tvalid;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input O9;
  input p_48_out;
  input p_47_out;
  input p_46_out;
  input O10;
  input p_21_out;
  input p_20_out;
  input p_19_out;
  input [0:33]Din;
  input s_axis_mm2s_updtptr_tvalid;
  input [0:0]I63;
  input [33:0]I64;
  input [27:0]I48;
  input [0:0]I65;
  input [27:0]I49;

  wire [0:33]Din;
  wire [0:0]E;
  wire I1;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [3:0]I16;
  wire [3:0]I18;
  wire [3:0]I19;
  wire I2;
  wire [3:0]I20;
  wire I3;
  wire I4;
  wire [27:0]I48;
  wire [27:0]I49;
  wire I5;
  wire [0:0]I63;
  wire [33:0]I64;
  wire [0:0]I65;
  wire [0:0]I8;
  wire [0:0]O1;
  wire O10;
  wire O11;
  wire [0:0]O12;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire in00;
  wire in0011_out;
  wire in004_out;
  wire in009_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_wdata;
  wire mm2s_scndry_resetn;
  wire [0:0]out;
  wire p_10_out;
  wire p_11_out_2;
  wire p_19_out;
  wire p_20_out;
  wire p_21_out;
  wire p_2_in;
  wire p_36_out_0;
  wire p_3_in;
  wire p_3_out;
  wire p_3_out_6;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_4_out_5;
  wire p_5_out;
  wire p_5_out_4;
  wire p_6_out;
  wire p_8_out_3;
  wire p_9_out;
  wire ptr_queue_full;
  wire s2mm_scndry_resetn;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_mm2s_updtsts_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire sts_queue_full;

axi_dma_0_axi_sg_updt_queue \GEN_QUEUE.I_UPDT_DESC_QUEUE 
       (.Din(Din),
        .E(E),
        .I1(I1),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I3(I3),
        .I4(I4),
        .I48(I48),
        .I49(I49),
        .I5(I5),
        .I63(I63),
        .I64(I64),
        .I65(I65),
        .I8(I8),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .S(S),
        .SR(SR),
        .follower_full_mm2s(follower_full_mm2s),
        .follower_full_s2mm(follower_full_s2mm),
        .in00(in00),
        .in0011_out(in0011_out),
        .in004_out(in004_out),
        .in009_out(in009_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(out),
        .p_10_out(p_10_out),
        .p_11_out_2(p_11_out_2),
        .p_19_out(p_19_out),
        .p_20_out(p_20_out),
        .p_21_out(p_21_out),
        .p_2_in(p_2_in),
        .p_36_out_0(p_36_out_0),
        .p_3_in(p_3_in),
        .p_3_out(p_3_out),
        .p_3_out_6(p_3_out_6),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_4_out_5(p_4_out_5),
        .p_5_out(p_5_out),
        .p_5_out_4(p_5_out_4),
        .p_6_out(p_6_out),
        .p_8_out_3(p_8_out_3),
        .p_9_out(p_9_out),
        .ptr_queue_full(ptr_queue_full),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sts_queue_full(sts_queue_full));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_queue" *) 
module axi_dma_0_axi_sg_updt_queue
   (out,
    O1,
    p_2_in,
    p_3_in,
    I8,
    O11,
    p_11_out_2,
    p_10_out,
    p_9_out,
    p_8_out_3,
    p_6_out,
    p_5_out_4,
    p_4_out_5,
    p_3_out_6,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    m_axi_sg_wdata,
    O8,
    follower_full_mm2s,
    follower_full_s2mm,
    sts_queue_full,
    S,
    O12,
    I14,
    I15,
    I16,
    I18,
    I19,
    I20,
    ptr_queue_full,
    SR,
    m_axi_sg_aclk,
    I2,
    in004_out,
    in0011_out,
    in00,
    in009_out,
    I1,
    p_36_out_0,
    m_axi_sg_aresetn,
    I3,
    p_3_out,
    Q,
    I4,
    p_5_out,
    E,
    s_axis_s2mm_updtptr_tvalid,
    I5,
    s_axis_mm2s_updtsts_tvalid,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    O9,
    p_48_out,
    p_47_out,
    p_46_out,
    O10,
    p_21_out,
    p_20_out,
    p_19_out,
    Din,
    s_axis_mm2s_updtptr_tvalid,
    I63,
    I64,
    I48,
    I65,
    I49);
  output [0:0]out;
  output [0:0]O1;
  output p_2_in;
  output p_3_in;
  output [0:0]I8;
  output O11;
  output p_11_out_2;
  output p_10_out;
  output p_9_out;
  output p_8_out_3;
  output p_6_out;
  output p_5_out_4;
  output p_4_out_5;
  output p_3_out_6;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [31:0]m_axi_sg_wdata;
  output O8;
  output follower_full_mm2s;
  output follower_full_s2mm;
  output sts_queue_full;
  output [3:0]S;
  output [0:0]O12;
  output [3:0]I14;
  output [3:0]I15;
  output [3:0]I16;
  output [3:0]I18;
  output [3:0]I19;
  output [3:0]I20;
  output ptr_queue_full;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input I2;
  input in004_out;
  input in0011_out;
  input in00;
  input in009_out;
  input I1;
  input p_36_out_0;
  input m_axi_sg_aresetn;
  input I3;
  input p_3_out;
  input [1:0]Q;
  input I4;
  input p_5_out;
  input [0:0]E;
  input s_axis_s2mm_updtptr_tvalid;
  input I5;
  input s_axis_mm2s_updtsts_tvalid;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input O9;
  input p_48_out;
  input p_47_out;
  input p_46_out;
  input O10;
  input p_21_out;
  input p_20_out;
  input p_19_out;
  input [0:33]Din;
  input s_axis_mm2s_updtptr_tvalid;
  input [0:0]I63;
  input [33:0]I64;
  input [27:0]I48;
  input [0:0]I65;
  input [27:0]I49;

  wire [0:33]Din;
  wire [0:0]E;
  wire I1;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [3:0]I16;
  wire [3:0]I18;
  wire [3:0]I19;
  wire I2;
  wire [3:0]I20;
  wire I3;
  wire I4;
  wire [27:0]I48;
  wire [27:0]I49;
  wire I5;
  wire [0:0]I63;
  wire [33:0]I64;
  wire [0:0]I65;
  wire [0:0]I8;
  wire \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ;
  wire [31:5]L;
  wire O10;
  wire O11;
  wire [0:0]O12;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire follower_empty_mm2s;
  wire follower_empty_s2mm;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire [33:0]follower_reg_mm2s;
(* MARK_DEBUG *) (* RTL_KEEP = "yes" *)   wire [33:0]follower_reg_s2mm;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_wdata;
  wire mm2s_scndry_resetn;
  wire \n_0_GEN_CH2_UPDATE.ch2_active_i_i_3 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_active_i_i_5 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2 ;
  wire n_0_dma2_decerr_i_1;
  wire n_0_dma2_interr_i_1;
  wire n_0_dma2_slverr_i_1;
  wire n_0_dma_decerr_i_1;
  wire n_0_dma_interr_i_1;
  wire n_0_dma_slverr_i_1;
  wire \n_0_pntr_cs[0]_i_2 ;
  wire n_0_updt2_ioc_i_1;
  wire n_0_updt_ioc_i_1;
  wire \n_3_GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO ;
  wire p_10_out;
  wire p_11_out_2;
  wire p_19_out;
  wire p_1_out;
  wire p_20_out;
  wire p_21_out;
  wire [0:33]p_2_out;
  wire p_36_out_0;
  wire p_3_out;
  wire p_3_out_6;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_4_out_5;
  wire p_5_out;
  wire p_5_out_4;
  wire p_6_out;
  wire p_8_out_3;
  wire p_9_out;
  wire [1:0]pntr_cs;
  wire [1:0]pntr_ns;
  wire [31:4]ptr2_queue_dout;
  wire ptr2_queue_empty;
  wire [31:4]ptr_queue_dout;
  wire [31:4]ptr_queue_dout_int;
  wire ptr_queue_empty;
  wire ptr_queue_full;
  wire s2mm_scndry_resetn;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_mm2s_updtsts_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [33:0]sts_queue_dout;
  wire sts_queue_empty;
  wire sts_queue_full;
  wire sts_rden;
(* MARK_DEBUG *)   wire updt2_tlast;
(* MARK_DEBUG *)   wire updt2_tvalid;
  wire updt_active_d1;
  wire updt_active_d2;
  wire updt_curdesc0;
(* MARK_DEBUG *)   wire updt_tlast;
(* MARK_DEBUG *)   wire updt_tvalid;
  wire writing_status;
  wire writing_status_d1;
  wire writing_status_re_ch1;
  wire writing_status_re_ch2;

  assign O1[0] = follower_reg_mm2s[33];
  assign out[0] = follower_reg_s2mm[33];
  assign p_2_in = updt2_tvalid;
  assign p_3_in = updt_tvalid;
  assign updt2_tlast = in004_out;
  assign updt2_tvalid = in00;
  assign updt_tlast = in0011_out;
  assign updt_tvalid = in009_out;
LUT3 #(
    .INIT(8'h01)) 
     \GEN_CH1_UPDATE.ch1_active_i_i_2 
       (.I0(follower_empty_mm2s),
        .I1(ptr_queue_empty),
        .I2(p_5_out),
        .O(O4));
LUT6 #(
    .INIT(64'hF0DDFFDDFFDDFFDD)) 
     \GEN_CH2_UPDATE.ch2_active_i_i_2 
       (.I0(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_3 ),
        .I1(O4),
        .I2(p_3_out),
        .I3(Q[1]),
        .I4(I4),
        .I5(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_5 ),
        .O(O3));
LUT5 #(
    .INIT(32'h00000001)) 
     \GEN_CH2_UPDATE.ch2_active_i_i_3 
       (.I0(p_5_out),
        .I1(ptr2_queue_empty),
        .I2(follower_empty_s2mm),
        .I3(Q[0]),
        .I4(p_3_out),
        .O(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     \GEN_CH2_UPDATE.ch2_active_i_i_5 
       (.I0(p_5_out),
        .I1(ptr2_queue_empty),
        .I2(follower_empty_s2mm),
        .I3(p_36_out_0),
        .I4(I1),
        .O(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \GEN_CH2_UPDATE.ch2_updt_idle_i_3 
       (.I0(follower_empty_s2mm),
        .I1(ptr2_queue_empty),
        .I2(p_5_out),
        .O(O6));
LUT6 #(
    .INIT(64'h0404040400000C00)) 
     \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_i_1 
       (.I0(ptr_queue_empty),
        .I1(pntr_cs[0]),
        .I2(pntr_cs[1]),
        .I3(I1),
        .I4(ptr2_queue_empty),
        .I5(p_36_out_0),
        .O(updt_curdesc0));
FDRE \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_curdesc0),
        .Q(I8),
        .R(SR));
LUT3 #(
    .INIT(8'hB8)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 
       (.I0(updt_tlast),
        .I1(p_36_out_0),
        .I2(updt2_tlast),
        .O(O2));
LUT6 #(
    .INIT(64'h8F8F8F8FFF8F8F8F)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .I2(m_axi_sg_aresetn),
        .I3(follower_full_mm2s),
        .I4(p_36_out_0),
        .I5(I5),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 ),
        .Q(follower_empty_mm2s),
        .R(1'b0));
LUT6 #(
    .INIT(64'hF040F0400040F040)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 
       (.I0(sts_queue_empty),
        .I1(follower_empty_mm2s),
        .I2(m_axi_sg_aresetn),
        .I3(follower_full_mm2s),
        .I4(p_36_out_0),
        .I5(I5),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 ),
        .Q(follower_full_mm2s),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .O(sts_rden));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[0]),
        .Q(follower_reg_mm2s[0]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[10]),
        .Q(follower_reg_mm2s[10]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[11]),
        .Q(follower_reg_mm2s[11]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[12]),
        .Q(follower_reg_mm2s[12]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[13]),
        .Q(follower_reg_mm2s[13]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[14]),
        .Q(follower_reg_mm2s[14]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[15]),
        .Q(follower_reg_mm2s[15]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[16]),
        .Q(follower_reg_mm2s[16]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[17]),
        .Q(follower_reg_mm2s[17]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[18]),
        .Q(follower_reg_mm2s[18]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[19]),
        .Q(follower_reg_mm2s[19]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[1]),
        .Q(follower_reg_mm2s[1]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[20]),
        .Q(follower_reg_mm2s[20]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[21]),
        .Q(follower_reg_mm2s[21]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[22]),
        .Q(follower_reg_mm2s[22]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[23]),
        .Q(follower_reg_mm2s[23]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[24]),
        .Q(follower_reg_mm2s[24]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[25]),
        .Q(follower_reg_mm2s[25]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[26]),
        .Q(follower_reg_mm2s[26]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[27]),
        .Q(follower_reg_mm2s[27]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[28]),
        .Q(follower_reg_mm2s[28]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[29]),
        .Q(follower_reg_mm2s[29]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[2]),
        .Q(follower_reg_mm2s[2]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[30]),
        .Q(follower_reg_mm2s[30]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[31]),
        .Q(follower_reg_mm2s[31]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[32]),
        .Q(follower_reg_mm2s[32]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[33]),
        .Q(follower_reg_mm2s[33]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[3]),
        .Q(follower_reg_mm2s[3]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[4]),
        .Q(follower_reg_mm2s[4]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[5]),
        .Q(follower_reg_mm2s[5]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[6]),
        .Q(follower_reg_mm2s[6]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[7]),
        .Q(follower_reg_mm2s[7]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[8]),
        .Q(follower_reg_mm2s[8]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[9]),
        .Q(follower_reg_mm2s[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[6]),
        .Q(ptr_queue_dout[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[7]),
        .Q(ptr_queue_dout[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[8]),
        .Q(ptr_queue_dout[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[9]),
        .Q(ptr_queue_dout[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[10]),
        .Q(ptr_queue_dout[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[11]),
        .Q(ptr_queue_dout[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[12]),
        .Q(ptr_queue_dout[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[13]),
        .Q(ptr_queue_dout[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[14]),
        .Q(ptr_queue_dout[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[15]),
        .Q(ptr_queue_dout[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[16]),
        .Q(ptr_queue_dout[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[17]),
        .Q(ptr_queue_dout[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[18]),
        .Q(ptr_queue_dout[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[19]),
        .Q(ptr_queue_dout[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[20]),
        .Q(ptr_queue_dout[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[21]),
        .Q(ptr_queue_dout[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[22]),
        .Q(ptr_queue_dout[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[23]),
        .Q(ptr_queue_dout[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[24]),
        .Q(ptr_queue_dout[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[25]),
        .Q(ptr_queue_dout[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[26]),
        .Q(ptr_queue_dout[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[27]),
        .Q(ptr_queue_dout[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[0]),
        .Q(ptr_queue_dout[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[1]),
        .Q(ptr_queue_dout[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[2]),
        .Q(ptr_queue_dout[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[3]),
        .Q(ptr_queue_dout[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[4]),
        .Q(ptr_queue_dout[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I48[5]),
        .Q(ptr_queue_dout[9]),
        .R(SR));
LUT6 #(
    .INIT(64'h73737F7373737373)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 
       (.I0(E),
        .I1(m_axi_sg_aresetn),
        .I2(ptr_queue_empty),
        .I3(pntr_cs[0]),
        .I4(pntr_cs[1]),
        .I5(p_36_out_0),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 ),
        .Q(ptr_queue_empty),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000EEE0EEE0EEE0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 
       (.I0(ptr_queue_full),
        .I1(s_axis_mm2s_updtptr_tvalid),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2 ),
        .I5(p_36_out_0),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 ),
        .Q(ptr_queue_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[0]),
        .Q(sts_queue_dout[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[10]),
        .Q(sts_queue_dout[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[11]),
        .Q(sts_queue_dout[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[12]),
        .Q(sts_queue_dout[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[13]),
        .Q(sts_queue_dout[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[14]),
        .Q(sts_queue_dout[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[15]),
        .Q(sts_queue_dout[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[16]),
        .Q(sts_queue_dout[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[17]),
        .Q(sts_queue_dout[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[18]),
        .Q(sts_queue_dout[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[19]),
        .Q(sts_queue_dout[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[1]),
        .Q(sts_queue_dout[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[20]),
        .Q(sts_queue_dout[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[21]),
        .Q(sts_queue_dout[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[22]),
        .Q(sts_queue_dout[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[23]),
        .Q(sts_queue_dout[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[24]),
        .Q(sts_queue_dout[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[25]),
        .Q(sts_queue_dout[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[26]),
        .Q(sts_queue_dout[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[27]),
        .Q(sts_queue_dout[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[28]),
        .Q(sts_queue_dout[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[29]),
        .Q(sts_queue_dout[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[2]),
        .Q(sts_queue_dout[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[30]),
        .Q(sts_queue_dout[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[31]),
        .Q(sts_queue_dout[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[32]),
        .Q(sts_queue_dout[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[33]),
        .Q(sts_queue_dout[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[3]),
        .Q(sts_queue_dout[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[4]),
        .Q(sts_queue_dout[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[5]),
        .Q(sts_queue_dout[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[6]),
        .Q(sts_queue_dout[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[7]),
        .Q(sts_queue_dout[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[8]),
        .Q(sts_queue_dout[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I63),
        .D(I64[9]),
        .Q(sts_queue_dout[9]),
        .R(SR));
LUT6 #(
    .INIT(64'hDDDFDDDFFFFF000F)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 
       (.I0(s_axis_mm2s_updtsts_tvalid),
        .I1(sts_queue_full),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(follower_empty_mm2s),
        .I5(sts_queue_empty),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 ),
        .Q(sts_queue_empty),
        .R(1'b0));
LUT6 #(
    .INIT(64'hEEE0EEE00000EEE0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 
       (.I0(sts_queue_full),
        .I1(s_axis_mm2s_updtsts_tvalid),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(follower_empty_mm2s),
        .I5(sts_queue_empty),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 ),
        .Q(sts_queue_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_36_out_0),
        .Q(updt_active_d1),
        .R(SR));
axi_dma_0_srl_fifo_f \GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO 
       (.Din(Din),
        .Dout(p_2_out),
        .E(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .I1(I1),
        .I2(I2),
        .I5(I5),
        .O1(\n_3_GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO ),
        .O11(O11),
        .SR(SR),
        .follower_empty_s2mm(follower_empty_s2mm),
        .follower_full_s2mm(follower_full_s2mm),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_1_out(p_1_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_3_GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO ),
        .Q(follower_empty_s2mm),
        .R(1'b0));
LUT6 #(
    .INIT(64'hF040F0400040F040)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1 
       (.I0(p_1_out),
        .I1(follower_empty_s2mm),
        .I2(m_axi_sg_aresetn),
        .I3(follower_full_s2mm),
        .I4(I1),
        .I5(I5),
        .O(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1 ),
        .Q(follower_full_s2mm),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[33]),
        .Q(follower_reg_s2mm[0]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[23]),
        .Q(follower_reg_s2mm[10]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[22]),
        .Q(follower_reg_s2mm[11]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[21]),
        .Q(follower_reg_s2mm[12]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[20]),
        .Q(follower_reg_s2mm[13]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[19]),
        .Q(follower_reg_s2mm[14]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[18]),
        .Q(follower_reg_s2mm[15]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[17]),
        .Q(follower_reg_s2mm[16]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[16]),
        .Q(follower_reg_s2mm[17]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[15]),
        .Q(follower_reg_s2mm[18]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[14]),
        .Q(follower_reg_s2mm[19]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[32]),
        .Q(follower_reg_s2mm[1]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[13]),
        .Q(follower_reg_s2mm[20]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[12]),
        .Q(follower_reg_s2mm[21]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[11]),
        .Q(follower_reg_s2mm[22]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[10]),
        .Q(follower_reg_s2mm[23]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[9]),
        .Q(follower_reg_s2mm[24]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[8]),
        .Q(follower_reg_s2mm[25]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[7]),
        .Q(follower_reg_s2mm[26]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[6]),
        .Q(follower_reg_s2mm[27]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[5]),
        .Q(follower_reg_s2mm[28]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[4]),
        .Q(follower_reg_s2mm[29]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[31]),
        .Q(follower_reg_s2mm[2]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[3]),
        .Q(follower_reg_s2mm[30]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[2]),
        .Q(follower_reg_s2mm[31]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[1]),
        .Q(follower_reg_s2mm[32]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[0]),
        .Q(follower_reg_s2mm[33]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[30]),
        .Q(follower_reg_s2mm[3]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[29]),
        .Q(follower_reg_s2mm[4]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[28]),
        .Q(follower_reg_s2mm[5]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[27]),
        .Q(follower_reg_s2mm[6]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[26]),
        .Q(follower_reg_s2mm[7]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[25]),
        .Q(follower_reg_s2mm[8]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[24]),
        .Q(follower_reg_s2mm[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[6]),
        .Q(ptr2_queue_dout[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[7]),
        .Q(ptr2_queue_dout[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[8]),
        .Q(ptr2_queue_dout[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[9]),
        .Q(ptr2_queue_dout[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[10]),
        .Q(ptr2_queue_dout[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[11]),
        .Q(ptr2_queue_dout[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[12]),
        .Q(ptr2_queue_dout[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[13]),
        .Q(ptr2_queue_dout[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[14]),
        .Q(ptr2_queue_dout[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[15]),
        .Q(ptr2_queue_dout[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[16]),
        .Q(ptr2_queue_dout[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[17]),
        .Q(ptr2_queue_dout[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[18]),
        .Q(ptr2_queue_dout[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[19]),
        .Q(ptr2_queue_dout[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[20]),
        .Q(ptr2_queue_dout[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[21]),
        .Q(ptr2_queue_dout[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[22]),
        .Q(ptr2_queue_dout[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[23]),
        .Q(ptr2_queue_dout[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[24]),
        .Q(ptr2_queue_dout[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[25]),
        .Q(ptr2_queue_dout[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[26]),
        .Q(ptr2_queue_dout[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[27]),
        .Q(ptr2_queue_dout[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[0]),
        .Q(ptr2_queue_dout[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[1]),
        .Q(ptr2_queue_dout[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[2]),
        .Q(ptr2_queue_dout[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[3]),
        .Q(ptr2_queue_dout[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[4]),
        .Q(ptr2_queue_dout[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I65),
        .D(I49[5]),
        .Q(ptr2_queue_dout[9]),
        .R(SR));
LUT6 #(
    .INIT(64'hDFDFFF0FDFDF0F0F)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1 
       (.I0(s_axis_s2mm_updtptr_tvalid),
        .I1(O8),
        .I2(m_axi_sg_aresetn),
        .I3(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2 ),
        .I4(ptr2_queue_empty),
        .I5(I1),
        .O(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1 ),
        .Q(ptr2_queue_empty),
        .R(1'b0));
LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1 
       (.I0(O8),
        .I1(s_axis_s2mm_updtptr_tvalid),
        .I2(m_axi_sg_aresetn),
        .I3(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2 ),
        .I4(ptr2_queue_empty),
        .I5(I1),
        .O(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT4 #(
    .INIT(16'h0444)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2 
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .I2(ptr_queue_empty),
        .I3(p_36_out_0),
        .O(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1 ),
        .Q(O8),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(updt_active_d2),
        .R(SR));
LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
     dma2_decerr_i_1
       (.I0(p_3_out_6),
        .I1(writing_status_re_ch2),
        .I2(follower_reg_s2mm[30]),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .I5(p_19_out),
        .O(n_0_dma2_decerr_i_1));
FDRE dma2_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dma2_decerr_i_1),
        .Q(p_3_out_6),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
     dma2_interr_i_1
       (.I0(p_5_out_4),
        .I1(writing_status_re_ch2),
        .I2(follower_reg_s2mm[28]),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .I5(p_21_out),
        .O(n_0_dma2_interr_i_1));
FDRE dma2_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dma2_interr_i_1),
        .Q(p_5_out_4),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
     dma2_slverr_i_1
       (.I0(p_4_out_5),
        .I1(writing_status_re_ch2),
        .I2(follower_reg_s2mm[29]),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .I5(p_20_out),
        .O(n_0_dma2_slverr_i_1));
FDRE dma2_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dma2_slverr_i_1),
        .Q(p_4_out_5),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
     dma_decerr_i_1
       (.I0(p_8_out_3),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[30]),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .I5(p_46_out),
        .O(n_0_dma_decerr_i_1));
FDRE dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dma_decerr_i_1),
        .Q(p_8_out_3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
     dma_interr_i_1
       (.I0(p_10_out),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[28]),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .I5(p_48_out),
        .O(n_0_dma_interr_i_1));
FDRE dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dma_interr_i_1),
        .Q(p_10_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
     dma_slverr_i_1
       (.I0(p_9_out),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[29]),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .I5(p_47_out),
        .O(n_0_dma_slverr_i_1));
FDRE dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dma_slverr_i_1),
        .Q(p_9_out),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[0]_INST_0 
       (.I0(follower_reg_mm2s[0]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[0]),
        .O(m_axi_sg_wdata[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[10]_INST_0 
       (.I0(follower_reg_mm2s[10]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[10]),
        .O(m_axi_sg_wdata[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[11]_INST_0 
       (.I0(follower_reg_mm2s[11]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[11]),
        .O(m_axi_sg_wdata[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[12]_INST_0 
       (.I0(follower_reg_mm2s[12]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[12]),
        .O(m_axi_sg_wdata[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[13]_INST_0 
       (.I0(follower_reg_mm2s[13]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[13]),
        .O(m_axi_sg_wdata[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[14]_INST_0 
       (.I0(follower_reg_mm2s[14]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[14]),
        .O(m_axi_sg_wdata[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[15]_INST_0 
       (.I0(follower_reg_mm2s[15]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[15]),
        .O(m_axi_sg_wdata[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[16]_INST_0 
       (.I0(follower_reg_mm2s[16]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[16]),
        .O(m_axi_sg_wdata[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[17]_INST_0 
       (.I0(follower_reg_mm2s[17]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[17]),
        .O(m_axi_sg_wdata[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[18]_INST_0 
       (.I0(follower_reg_mm2s[18]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[18]),
        .O(m_axi_sg_wdata[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[19]_INST_0 
       (.I0(follower_reg_mm2s[19]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[19]),
        .O(m_axi_sg_wdata[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[1]_INST_0 
       (.I0(follower_reg_mm2s[1]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[1]),
        .O(m_axi_sg_wdata[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[20]_INST_0 
       (.I0(follower_reg_mm2s[20]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[20]),
        .O(m_axi_sg_wdata[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[21]_INST_0 
       (.I0(follower_reg_mm2s[21]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[21]),
        .O(m_axi_sg_wdata[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[22]_INST_0 
       (.I0(follower_reg_mm2s[22]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[22]),
        .O(m_axi_sg_wdata[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[23]_INST_0 
       (.I0(follower_reg_mm2s[23]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[23]),
        .O(m_axi_sg_wdata[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[24]_INST_0 
       (.I0(follower_reg_mm2s[24]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[24]),
        .O(m_axi_sg_wdata[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[25]_INST_0 
       (.I0(follower_reg_mm2s[25]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[25]),
        .O(m_axi_sg_wdata[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[26]_INST_0 
       (.I0(follower_reg_mm2s[26]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[26]),
        .O(m_axi_sg_wdata[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[27]_INST_0 
       (.I0(follower_reg_mm2s[27]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[27]),
        .O(m_axi_sg_wdata[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[28]_INST_0 
       (.I0(follower_reg_mm2s[28]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[28]),
        .O(m_axi_sg_wdata[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[29]_INST_0 
       (.I0(follower_reg_mm2s[29]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[29]),
        .O(m_axi_sg_wdata[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[2]_INST_0 
       (.I0(follower_reg_mm2s[2]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[2]),
        .O(m_axi_sg_wdata[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[30]_INST_0 
       (.I0(follower_reg_mm2s[30]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[30]),
        .O(m_axi_sg_wdata[30]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[31]_INST_0 
       (.I0(follower_reg_mm2s[31]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[31]),
        .O(m_axi_sg_wdata[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[3]_INST_0 
       (.I0(follower_reg_mm2s[3]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[3]),
        .O(m_axi_sg_wdata[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[4]_INST_0 
       (.I0(follower_reg_mm2s[4]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[4]),
        .O(m_axi_sg_wdata[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[5]_INST_0 
       (.I0(follower_reg_mm2s[5]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[5]),
        .O(m_axi_sg_wdata[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[6]_INST_0 
       (.I0(follower_reg_mm2s[6]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[6]),
        .O(m_axi_sg_wdata[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[7]_INST_0 
       (.I0(follower_reg_mm2s[7]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[7]),
        .O(m_axi_sg_wdata[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[8]_INST_0 
       (.I0(follower_reg_mm2s[8]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[8]),
        .O(m_axi_sg_wdata[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[9]_INST_0 
       (.I0(follower_reg_mm2s[9]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[9]),
        .O(m_axi_sg_wdata[9]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     \pntr_cs[0]_i_1 
       (.I0(I3),
        .I1(pntr_cs[0]),
        .I2(\n_0_pntr_cs[0]_i_2 ),
        .O(pntr_ns[0]));
LUT6 #(
    .INIT(64'h2322232233332322)) 
     \pntr_cs[0]_i_2 
       (.I0(pntr_cs[0]),
        .I1(pntr_cs[1]),
        .I2(updt_active_d1),
        .I3(p_36_out_0),
        .I4(I1),
        .I5(updt_active_d2),
        .O(\n_0_pntr_cs[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT4 #(
    .INIT(16'hBAAA)) 
     \pntr_cs[1]_i_1 
       (.I0(updt_curdesc0),
        .I1(I3),
        .I2(pntr_cs[1]),
        .I3(pntr_cs[0]),
        .O(pntr_ns[1]));
LUT4 #(
    .INIT(16'h111F)) 
     \pntr_cs[1]_i_3 
       (.I0(updt_tvalid),
        .I1(updt2_tvalid),
        .I2(updt_tlast),
        .I3(updt2_tlast),
        .O(O7));
FDRE \pntr_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(pntr_ns[0]),
        .Q(pntr_cs[0]),
        .R(SR));
FDRE \pntr_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(pntr_ns[1]),
        .Q(pntr_cs[1]),
        .R(SR));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_2 
       (.I0(L[11]),
        .O(I14[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_3 
       (.I0(L[10]),
        .O(I14[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_4 
       (.I0(L[9]),
        .O(I14[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_5 
       (.I0(L[8]),
        .O(I14[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_2 
       (.I0(L[15]),
        .O(I15[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_3 
       (.I0(L[14]),
        .O(I15[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_4 
       (.I0(L[13]),
        .O(I15[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_5 
       (.I0(L[12]),
        .O(I15[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_2 
       (.I0(L[19]),
        .O(I16[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_3 
       (.I0(L[18]),
        .O(I16[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_4 
       (.I0(L[17]),
        .O(I16[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_5 
       (.I0(L[16]),
        .O(I16[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_2 
       (.I0(L[23]),
        .O(I18[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_3 
       (.I0(L[22]),
        .O(I18[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_4 
       (.I0(L[21]),
        .O(I18[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_5 
       (.I0(L[20]),
        .O(I18[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_2 
       (.I0(L[27]),
        .O(I19[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_3 
       (.I0(L[26]),
        .O(I19[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_4 
       (.I0(L[25]),
        .O(I19[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_5 
       (.I0(L[24]),
        .O(I19[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_2 
       (.I0(L[31]),
        .O(I20[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_3 
       (.I0(L[30]),
        .O(I20[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_4 
       (.I0(L[29]),
        .O(I20[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_5 
       (.I0(L[28]),
        .O(I20[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[7]_i_2 
       (.I0(L[7]),
        .O(S[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[7]_i_3 
       (.I0(L[6]),
        .O(S[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[7]_i_4 
       (.I0(L[5]),
        .O(S[1]));
LUT1 #(
    .INIT(2'h1)) 
     \update_address[7]_i_5 
       (.I0(O12),
        .O(S[0]));
LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
     updt2_ioc_i_1
       (.I0(p_6_out),
        .I1(writing_status_re_ch2),
        .I2(follower_reg_s2mm[32]),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .I5(O10),
        .O(n_0_updt2_ioc_i_1));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     updt2_ioc_i_2
       (.I0(I1),
        .I1(pntr_cs[1]),
        .I2(pntr_cs[0]),
        .I3(writing_status_d1),
        .O(writing_status_re_ch2));
FDRE updt2_ioc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_updt2_ioc_i_1),
        .Q(p_6_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000030233330302)) 
     \updt_cs[0]_i_3 
       (.I0(O4),
        .I1(Q[1]),
        .I2(p_3_out),
        .I3(O6),
        .I4(Q[0]),
        .I5(I8),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[10]_i_1 
       (.I0(ptr2_queue_dout[10]),
        .I1(I1),
        .I2(ptr_queue_dout[10]),
        .O(ptr_queue_dout_int[10]));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[11]_i_1 
       (.I0(ptr2_queue_dout[11]),
        .I1(I1),
        .I2(ptr_queue_dout[11]),
        .O(ptr_queue_dout_int[11]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[12]_i_1 
       (.I0(ptr2_queue_dout[12]),
        .I1(I1),
        .I2(ptr_queue_dout[12]),
        .O(ptr_queue_dout_int[12]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[13]_i_1 
       (.I0(ptr2_queue_dout[13]),
        .I1(I1),
        .I2(ptr_queue_dout[13]),
        .O(ptr_queue_dout_int[13]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[14]_i_1 
       (.I0(ptr2_queue_dout[14]),
        .I1(I1),
        .I2(ptr_queue_dout[14]),
        .O(ptr_queue_dout_int[14]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[15]_i_1 
       (.I0(ptr2_queue_dout[15]),
        .I1(I1),
        .I2(ptr_queue_dout[15]),
        .O(ptr_queue_dout_int[15]));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[16]_i_1 
       (.I0(ptr2_queue_dout[16]),
        .I1(I1),
        .I2(ptr_queue_dout[16]),
        .O(ptr_queue_dout_int[16]));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[17]_i_1 
       (.I0(ptr2_queue_dout[17]),
        .I1(I1),
        .I2(ptr_queue_dout[17]),
        .O(ptr_queue_dout_int[17]));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[18]_i_1 
       (.I0(ptr2_queue_dout[18]),
        .I1(I1),
        .I2(ptr_queue_dout[18]),
        .O(ptr_queue_dout_int[18]));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[19]_i_1 
       (.I0(ptr2_queue_dout[19]),
        .I1(I1),
        .I2(ptr_queue_dout[19]),
        .O(ptr_queue_dout_int[19]));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[20]_i_1 
       (.I0(ptr2_queue_dout[20]),
        .I1(I1),
        .I2(ptr_queue_dout[20]),
        .O(ptr_queue_dout_int[20]));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[21]_i_1 
       (.I0(ptr2_queue_dout[21]),
        .I1(I1),
        .I2(ptr_queue_dout[21]),
        .O(ptr_queue_dout_int[21]));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[22]_i_1 
       (.I0(ptr2_queue_dout[22]),
        .I1(I1),
        .I2(ptr_queue_dout[22]),
        .O(ptr_queue_dout_int[22]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[23]_i_1 
       (.I0(ptr2_queue_dout[23]),
        .I1(I1),
        .I2(ptr_queue_dout[23]),
        .O(ptr_queue_dout_int[23]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[24]_i_1 
       (.I0(ptr2_queue_dout[24]),
        .I1(I1),
        .I2(ptr_queue_dout[24]),
        .O(ptr_queue_dout_int[24]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[25]_i_1 
       (.I0(ptr2_queue_dout[25]),
        .I1(I1),
        .I2(ptr_queue_dout[25]),
        .O(ptr_queue_dout_int[25]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[26]_i_1 
       (.I0(ptr2_queue_dout[26]),
        .I1(I1),
        .I2(ptr_queue_dout[26]),
        .O(ptr_queue_dout_int[26]));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[27]_i_1 
       (.I0(ptr2_queue_dout[27]),
        .I1(I1),
        .I2(ptr_queue_dout[27]),
        .O(ptr_queue_dout_int[27]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[28]_i_1 
       (.I0(ptr2_queue_dout[28]),
        .I1(I1),
        .I2(ptr_queue_dout[28]),
        .O(ptr_queue_dout_int[28]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[29]_i_1 
       (.I0(ptr2_queue_dout[29]),
        .I1(I1),
        .I2(ptr_queue_dout[29]),
        .O(ptr_queue_dout_int[29]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[30]_i_1 
       (.I0(ptr2_queue_dout[30]),
        .I1(I1),
        .I2(ptr_queue_dout[30]),
        .O(ptr_queue_dout_int[30]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[31]_i_1 
       (.I0(ptr2_queue_dout[31]),
        .I1(I1),
        .I2(ptr_queue_dout[31]),
        .O(ptr_queue_dout_int[31]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[4]_i_1 
       (.I0(ptr2_queue_dout[4]),
        .I1(I1),
        .I2(ptr_queue_dout[4]),
        .O(ptr_queue_dout_int[4]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[5]_i_1 
       (.I0(ptr2_queue_dout[5]),
        .I1(I1),
        .I2(ptr_queue_dout[5]),
        .O(ptr_queue_dout_int[5]));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[6]_i_1 
       (.I0(ptr2_queue_dout[6]),
        .I1(I1),
        .I2(ptr_queue_dout[6]),
        .O(ptr_queue_dout_int[6]));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[7]_i_1 
       (.I0(ptr2_queue_dout[7]),
        .I1(I1),
        .I2(ptr_queue_dout[7]),
        .O(ptr_queue_dout_int[7]));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[8]_i_1 
       (.I0(ptr2_queue_dout[8]),
        .I1(I1),
        .I2(ptr_queue_dout[8]),
        .O(ptr_queue_dout_int[8]));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[9]_i_1 
       (.I0(ptr2_queue_dout[9]),
        .I1(I1),
        .I2(ptr_queue_dout[9]),
        .O(ptr_queue_dout_int[9]));
FDRE \updt_curdesc_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[10]),
        .Q(L[10]),
        .R(SR));
FDRE \updt_curdesc_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[11]),
        .Q(L[11]),
        .R(SR));
FDRE \updt_curdesc_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[12]),
        .Q(L[12]),
        .R(SR));
FDRE \updt_curdesc_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[13]),
        .Q(L[13]),
        .R(SR));
FDRE \updt_curdesc_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[14]),
        .Q(L[14]),
        .R(SR));
FDRE \updt_curdesc_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[15]),
        .Q(L[15]),
        .R(SR));
FDRE \updt_curdesc_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[16]),
        .Q(L[16]),
        .R(SR));
FDRE \updt_curdesc_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[17]),
        .Q(L[17]),
        .R(SR));
FDRE \updt_curdesc_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[18]),
        .Q(L[18]),
        .R(SR));
FDRE \updt_curdesc_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[19]),
        .Q(L[19]),
        .R(SR));
FDRE \updt_curdesc_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[20]),
        .Q(L[20]),
        .R(SR));
FDRE \updt_curdesc_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[21]),
        .Q(L[21]),
        .R(SR));
FDRE \updt_curdesc_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[22]),
        .Q(L[22]),
        .R(SR));
FDRE \updt_curdesc_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[23]),
        .Q(L[23]),
        .R(SR));
FDRE \updt_curdesc_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[24]),
        .Q(L[24]),
        .R(SR));
FDRE \updt_curdesc_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[25]),
        .Q(L[25]),
        .R(SR));
FDRE \updt_curdesc_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[26]),
        .Q(L[26]),
        .R(SR));
FDRE \updt_curdesc_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[27]),
        .Q(L[27]),
        .R(SR));
FDRE \updt_curdesc_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[28]),
        .Q(L[28]),
        .R(SR));
FDRE \updt_curdesc_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[29]),
        .Q(L[29]),
        .R(SR));
FDRE \updt_curdesc_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[30]),
        .Q(L[30]),
        .R(SR));
FDRE \updt_curdesc_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[31]),
        .Q(L[31]),
        .R(SR));
FDRE \updt_curdesc_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[4]),
        .Q(O12),
        .R(SR));
FDRE \updt_curdesc_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[5]),
        .Q(L[5]),
        .R(SR));
FDRE \updt_curdesc_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[6]),
        .Q(L[6]),
        .R(SR));
FDRE \updt_curdesc_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[7]),
        .Q(L[7]),
        .R(SR));
FDRE \updt_curdesc_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[8]),
        .Q(L[8]),
        .R(SR));
FDRE \updt_curdesc_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[9]),
        .Q(L[9]),
        .R(SR));
LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
     updt_ioc_i_1
       (.I0(p_11_out_2),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[32]),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .I5(O9),
        .O(n_0_updt_ioc_i_1));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     updt_ioc_i_2
       (.I0(p_36_out_0),
        .I1(pntr_cs[1]),
        .I2(pntr_cs[0]),
        .I3(writing_status_d1),
        .O(writing_status_re_ch1));
FDRE updt_ioc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_updt_ioc_i_1),
        .Q(p_11_out_2),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT2 #(
    .INIT(4'h8)) 
     writing_status_d1_i_1
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .O(writing_status));
FDRE #(
    .INIT(1'b0)) 
     writing_status_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(writing_status),
        .Q(writing_status_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_sm" *) 
module axi_dma_0_axi_sg_updt_sm
   (O1,
    O2,
    O3,
    O4,
    p_53_out,
    p_26_out,
    Q,
    D,
    in004_out,
    in0011_out,
    in00,
    in009_out,
    E,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O52,
    O53,
    O54,
    O55,
    O56,
    SR,
    p_27_out,
    m_axi_sg_aclk,
    p_18_out,
    I1,
    I2,
    I3,
    updt_done,
    out,
    I4,
    follower_full_s2mm,
    follower_full_mm2s,
    I5,
    I6,
    mm2s_irqthresh_wren,
    I7,
    I17,
    s2mm_irqthresh_wren,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    s_axis_updt_cmd_tready,
    p_18_out_1,
    m_axi_sg_aresetn,
    p_5_out,
    I8,
    I9,
    I10,
    I11,
    p_4_out,
    I50,
    I51,
    I52,
    p_58_out,
    I53,
    p_57_out,
    I54,
    p_56_out,
    I55,
    I56,
    I57,
    I58,
    p_31_out,
    I59,
    p_30_out,
    I60,
    p_29_out,
    I61,
    I12,
    updt_interr,
    updt_slverr,
    updt_decerr,
    p_10_out,
    p_9_out,
    p_8_out_3,
    p_5_out_4,
    p_4_out_5,
    p_3_out_6,
    I13,
    S,
    I14,
    I15,
    I16,
    I18,
    I19,
    I20);
  output O1;
  output O2;
  output O3;
  output O4;
  output p_53_out;
  output p_26_out;
  output [1:0]Q;
  output [29:0]D;
  output in004_out;
  output in0011_out;
  output in00;
  output in009_out;
  output [0:0]E;
  output [0:0]O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O52;
  output O53;
  output O54;
  output O55;
  output O56;
  input [0:0]SR;
  input p_27_out;
  input m_axi_sg_aclk;
  input p_18_out;
  input I1;
  input I2;
  input I3;
  input updt_done;
  input [0:0]out;
  input [0:0]I4;
  input follower_full_s2mm;
  input follower_full_mm2s;
  input I5;
  input [0:0]I6;
  input mm2s_irqthresh_wren;
  input I7;
  input [0:0]I17;
  input s2mm_irqthresh_wren;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input s_axis_updt_cmd_tready;
  input p_18_out_1;
  input m_axi_sg_aresetn;
  input p_5_out;
  input [0:0]I8;
  input I9;
  input I10;
  input [25:0]I11;
  input [25:0]p_4_out;
  input I50;
  input I51;
  input I52;
  input p_58_out;
  input I53;
  input p_57_out;
  input I54;
  input p_56_out;
  input I55;
  input I56;
  input I57;
  input I58;
  input p_31_out;
  input I59;
  input p_30_out;
  input I60;
  input p_29_out;
  input I61;
  input I12;
  input updt_interr;
  input updt_slverr;
  input updt_decerr;
  input p_10_out;
  input p_9_out;
  input p_8_out_3;
  input p_5_out_4;
  input p_4_out_5;
  input p_3_out_6;
  input [0:0]I13;
  input [3:0]S;
  input [3:0]I14;
  input [3:0]I15;
  input [3:0]I16;
  input [3:0]I18;
  input [3:0]I19;
  input [3:0]I20;

  wire [29:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [25:0]I11;
  wire I12;
  wire [0:0]I13;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [3:0]I16;
  wire [0:0]I17;
  wire [3:0]I18;
  wire [3:0]I19;
  wire I2;
  wire [3:0]I20;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire [0:0]I6;
  wire I60;
  wire I61;
  wire I7;
  wire [0:0]I8;
  wire I9;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire [0:0]O5;
  wire O50;
  wire O51;
  wire O52;
  wire O53;
  wire O54;
  wire O55;
  wire O56;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
(* MARK_DEBUG *)   wire ch1_active_i;
(* MARK_DEBUG *)   wire ch2_active_i;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire in00;
  wire in0011_out;
  wire in004_out;
  wire in009_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_irqthresh_wren;
  wire mm2s_scndry_resetn;
  wire \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_active_i_i_3 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_active_i_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_dma_interr_set_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_2 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_updt_interr_set_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1 ;
  wire \n_0_ftch_error_addr[31]_i_3 ;
  wire \n_0_ftch_error_addr[31]_i_4 ;
  wire \n_0_ftch_error_addr[31]_i_5 ;
  wire \n_0_update_address_reg[11]_i_1 ;
  wire \n_0_update_address_reg[15]_i_1 ;
  wire \n_0_update_address_reg[19]_i_1 ;
  wire \n_0_update_address_reg[23]_i_1 ;
  wire \n_0_update_address_reg[27]_i_1 ;
  wire \n_0_update_address_reg[7]_i_1 ;
  wire \n_0_updt_cs[0]_i_2 ;
  wire \n_0_updt_error_addr_reg[10] ;
  wire \n_0_updt_error_addr_reg[11] ;
  wire \n_0_updt_error_addr_reg[12] ;
  wire \n_0_updt_error_addr_reg[13] ;
  wire \n_0_updt_error_addr_reg[14] ;
  wire \n_0_updt_error_addr_reg[15] ;
  wire \n_0_updt_error_addr_reg[16] ;
  wire \n_0_updt_error_addr_reg[17] ;
  wire \n_0_updt_error_addr_reg[18] ;
  wire \n_0_updt_error_addr_reg[19] ;
  wire \n_0_updt_error_addr_reg[20] ;
  wire \n_0_updt_error_addr_reg[21] ;
  wire \n_0_updt_error_addr_reg[22] ;
  wire \n_0_updt_error_addr_reg[23] ;
  wire \n_0_updt_error_addr_reg[24] ;
  wire \n_0_updt_error_addr_reg[25] ;
  wire \n_0_updt_error_addr_reg[26] ;
  wire \n_0_updt_error_addr_reg[27] ;
  wire \n_0_updt_error_addr_reg[28] ;
  wire \n_0_updt_error_addr_reg[29] ;
  wire \n_0_updt_error_addr_reg[30] ;
  wire \n_0_updt_error_addr_reg[31] ;
  wire \n_0_updt_error_addr_reg[6] ;
  wire \n_0_updt_error_addr_reg[7] ;
  wire \n_0_updt_error_addr_reg[8] ;
  wire \n_0_updt_error_addr_reg[9] ;
  wire \n_1_update_address_reg[11]_i_1 ;
  wire \n_1_update_address_reg[15]_i_1 ;
  wire \n_1_update_address_reg[19]_i_1 ;
  wire \n_1_update_address_reg[23]_i_1 ;
  wire \n_1_update_address_reg[27]_i_1 ;
  wire \n_1_update_address_reg[31]_i_1 ;
  wire \n_1_update_address_reg[7]_i_1 ;
  wire \n_2_update_address_reg[11]_i_1 ;
  wire \n_2_update_address_reg[15]_i_1 ;
  wire \n_2_update_address_reg[19]_i_1 ;
  wire \n_2_update_address_reg[23]_i_1 ;
  wire \n_2_update_address_reg[27]_i_1 ;
  wire \n_2_update_address_reg[31]_i_1 ;
  wire \n_2_update_address_reg[7]_i_1 ;
  wire \n_3_update_address_reg[11]_i_1 ;
  wire \n_3_update_address_reg[15]_i_1 ;
  wire \n_3_update_address_reg[19]_i_1 ;
  wire \n_3_update_address_reg[23]_i_1 ;
  wire \n_3_update_address_reg[27]_i_1 ;
  wire \n_3_update_address_reg[31]_i_1 ;
  wire \n_3_update_address_reg[7]_i_1 ;
  wire [0:0]out;
  wire p_10_out;
  wire p_18_out;
  wire p_18_out_1;
  wire p_26_out;
  wire p_27_out;
  wire p_29_out;
  wire p_30_out;
  wire p_31_out;
  wire p_3_out_6;
  wire [25:0]p_4_out;
  wire p_4_out_5;
  wire p_53_out;
  wire p_56_out;
  wire p_57_out;
  wire p_58_out;
  wire p_5_out;
  wire p_5_out_4;
  wire p_8_out_3;
  wire p_9_out;
  wire [27:0]plusOp__3;
  wire s2mm_irqthresh_wren;
  wire s2mm_scndry_resetn;
  wire s_axis_updt_cmd_tready;
  wire updt_cmnd_wr;
  wire [2:2]updt_cs;
  wire updt_decerr;
  wire updt_done;
  wire updt_interr;
  wire [2:0]updt_ns;
  wire updt_slverr;
  wire [3:3]\NLW_update_address_reg[31]_i_1_CO_UNCONNECTED ;

  assign O1 = ch2_active_i;
  assign O2 = ch1_active_i;
LUT6 #(
    .INIT(64'h00000400FF000400)) 
     \GEN_CH1_UPDATE.ch1_active_i_i_1 
       (.I0(I1),
        .I1(I3),
        .I2(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_3 ),
        .I3(m_axi_sg_aresetn),
        .I4(ch1_active_i),
        .I5(updt_done),
        .O(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_1 ));
LUT5 #(
    .INIT(32'hFFFF7FF0)) 
     \GEN_CH1_UPDATE.ch1_active_i_i_3 
       (.I0(ch2_active_i),
        .I1(updt_done),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(updt_cs),
        .O(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_3 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_UPDATE.ch1_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_1 ),
        .Q(ch1_active_i),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 
       (.I0(updt_done),
        .I1(p_8_out_3),
        .I2(O18),
        .O(\n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 ),
        .Q(O18),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 
       (.I0(updt_done),
        .I1(p_10_out),
        .I2(O16),
        .O(\n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_dma_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 ),
        .Q(O16),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 
       (.I0(updt_done),
        .I1(p_9_out),
        .I2(O15),
        .O(\n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 ),
        .Q(O15),
        .R(SR));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 
       (.I0(ch1_active_i),
        .I1(updt_decerr),
        .I2(O13),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 ),
        .Q(O13),
        .R(SR));
LUT6 #(
    .INIT(64'hFFCFFFFFFFCFFFDF)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_1 
       (.I0(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2 ),
        .I1(I1),
        .I2(m_axi_sg_aresetn),
        .I3(p_5_out),
        .I4(I3),
        .I5(p_53_out),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1 ));
LUT6 #(
    .INIT(64'hFFCFFFCFFBCCFBC8)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_2 
       (.I0(ch1_active_i),
        .I1(Q[1]),
        .I2(updt_cs),
        .I3(Q[0]),
        .I4(I1),
        .I5(I3),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1 ),
        .Q(p_53_out),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 
       (.I0(ch1_active_i),
        .I1(updt_interr),
        .I2(O17),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 ),
        .Q(O17),
        .R(SR));
FDRE \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_27_out),
        .Q(O3),
        .R(SR));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 
       (.I0(ch1_active_i),
        .I1(updt_slverr),
        .I2(O8),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 ),
        .Q(O8),
        .R(SR));
LUT6 #(
    .INIT(64'h0000FFF011101110)) 
     \GEN_CH2_UPDATE.ch2_active_i_i_1 
       (.I0(updt_cs),
        .I1(I12),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(updt_done),
        .I5(ch2_active_i),
        .O(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_1 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH2_UPDATE.ch2_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_1 ),
        .Q(ch2_active_i),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1 
       (.I0(updt_done),
        .I1(p_3_out_6),
        .I2(O14),
        .O(\n_0_GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1 ));
FDRE \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1 ),
        .Q(O14),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1 
       (.I0(updt_done),
        .I1(p_5_out_4),
        .I2(O7),
        .O(\n_0_GEN_CH2_UPDATE.ch2_dma_interr_set_i_1 ));
FDRE \GEN_CH2_UPDATE.ch2_dma_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_UPDATE.ch2_dma_interr_set_i_1 ),
        .Q(O7),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1 
       (.I0(updt_done),
        .I1(p_4_out_5),
        .I2(O6),
        .O(\n_0_GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1 ));
FDRE \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1 ),
        .Q(O6),
        .R(SR));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1 
       (.I0(ch2_active_i),
        .I1(updt_decerr),
        .I2(O11),
        .O(\n_0_GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1 ));
FDRE \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1 ),
        .Q(O11),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFF3FFFFFFF2FF)) 
     \GEN_CH2_UPDATE.ch2_updt_idle_i_1 
       (.I0(\n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_2 ),
        .I1(I2),
        .I2(I1),
        .I3(m_axi_sg_aresetn),
        .I4(p_5_out),
        .I5(p_26_out),
        .O(\n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_1 ));
LUT6 #(
    .INIT(64'h0303014103030145)) 
     \GEN_CH2_UPDATE.ch2_updt_idle_i_2 
       (.I0(I2),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ch2_active_i),
        .I4(updt_cs),
        .I5(I1),
        .O(\n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_2 ));
FDRE \GEN_CH2_UPDATE.ch2_updt_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_1 ),
        .Q(p_26_out),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1 
       (.I0(ch2_active_i),
        .I1(updt_interr),
        .I2(O9),
        .O(\n_0_GEN_CH2_UPDATE.ch2_updt_interr_set_i_1 ));
FDRE \GEN_CH2_UPDATE.ch2_updt_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_UPDATE.ch2_updt_interr_set_i_1 ),
        .Q(O9),
        .R(SR));
FDRE \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_18_out),
        .Q(O4),
        .R(SR));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1 
       (.I0(ch2_active_i),
        .I1(updt_slverr),
        .I2(O12),
        .O(\n_0_GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1 ));
FDRE \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1 ),
        .Q(O12),
        .R(SR));
LUT4 #(
    .INIT(16'hFFEA)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1 
       (.I0(O3),
        .I1(I5),
        .I2(I6),
        .I3(mm2s_irqthresh_wren),
        .O(E));
LUT4 #(
    .INIT(16'hFFEA)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1 
       (.I0(O4),
        .I1(I7),
        .I2(I17),
        .I3(s2mm_irqthresh_wren),
        .O(O5));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_decerr_i_1 
       (.I0(O18),
        .I1(I52),
        .O(O47));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_interr_i_1 
       (.I0(O16),
        .I1(I50),
        .O(O45));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_slverr_i_1 
       (.I0(O15),
        .I1(I51),
        .O(O46));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_decerr_i_1 
       (.I0(O13),
        .I1(p_56_out),
        .I2(I55),
        .O(O50));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_interr_i_1 
       (.I0(O17),
        .I1(p_58_out),
        .I2(I53),
        .O(O48));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_slverr_i_1 
       (.I0(O8),
        .I1(p_57_out),
        .I2(I54),
        .O(O49));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_decerr_i_1 
       (.I0(O14),
        .I1(I58),
        .O(O53));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_interr_i_1 
       (.I0(O7),
        .I1(I56),
        .O(O51));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_slverr_i_1 
       (.I0(O6),
        .I1(I57),
        .O(O52));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_decerr_i_1 
       (.I0(O11),
        .I1(p_29_out),
        .I2(I61),
        .O(O56));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_interr_i_1 
       (.I0(O9),
        .I1(p_31_out),
        .I2(I59),
        .O(O54));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_slverr_i_1 
       (.I0(O12),
        .I1(p_30_out),
        .I2(I60),
        .O(O55));
LUT1 #(
    .INIT(2'h1)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1 
       (.I0(ch1_active_i),
        .O(D[0]));
LUT1 #(
    .INIT(2'h1)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_2 
       (.I0(ch2_active_i),
        .O(D[29]));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[10]_i_1 
       (.I0(\n_0_updt_error_addr_reg[10] ),
        .I1(I9),
        .I2(I11[4]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[4]),
        .O(O40));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[11]_i_1 
       (.I0(\n_0_updt_error_addr_reg[11] ),
        .I1(I9),
        .I2(I11[5]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[5]),
        .O(O39));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[12]_i_1 
       (.I0(\n_0_updt_error_addr_reg[12] ),
        .I1(I9),
        .I2(I11[6]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[6]),
        .O(O38));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[13]_i_1 
       (.I0(\n_0_updt_error_addr_reg[13] ),
        .I1(I9),
        .I2(I11[7]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[7]),
        .O(O37));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[14]_i_1 
       (.I0(\n_0_updt_error_addr_reg[14] ),
        .I1(I9),
        .I2(I11[8]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[8]),
        .O(O36));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[15]_i_1 
       (.I0(\n_0_updt_error_addr_reg[15] ),
        .I1(I9),
        .I2(I11[9]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[9]),
        .O(O35));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[16]_i_1 
       (.I0(\n_0_updt_error_addr_reg[16] ),
        .I1(I9),
        .I2(I11[10]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[10]),
        .O(O34));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[17]_i_1 
       (.I0(\n_0_updt_error_addr_reg[17] ),
        .I1(I9),
        .I2(I11[11]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[11]),
        .O(O33));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[18]_i_1 
       (.I0(\n_0_updt_error_addr_reg[18] ),
        .I1(I9),
        .I2(I11[12]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[12]),
        .O(O32));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[19]_i_1 
       (.I0(\n_0_updt_error_addr_reg[19] ),
        .I1(I9),
        .I2(I11[13]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[13]),
        .O(O31));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[20]_i_1 
       (.I0(\n_0_updt_error_addr_reg[20] ),
        .I1(I9),
        .I2(I11[14]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[14]),
        .O(O30));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[21]_i_1 
       (.I0(\n_0_updt_error_addr_reg[21] ),
        .I1(I9),
        .I2(I11[15]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[15]),
        .O(O29));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[22]_i_1 
       (.I0(\n_0_updt_error_addr_reg[22] ),
        .I1(I9),
        .I2(I11[16]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[16]),
        .O(O28));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[23]_i_1 
       (.I0(\n_0_updt_error_addr_reg[23] ),
        .I1(I9),
        .I2(I11[17]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[17]),
        .O(O27));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[24]_i_1 
       (.I0(\n_0_updt_error_addr_reg[24] ),
        .I1(I9),
        .I2(I11[18]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[18]),
        .O(O26));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[25]_i_1 
       (.I0(\n_0_updt_error_addr_reg[25] ),
        .I1(I9),
        .I2(I11[19]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[19]),
        .O(O25));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[26]_i_1 
       (.I0(\n_0_updt_error_addr_reg[26] ),
        .I1(I9),
        .I2(I11[20]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[20]),
        .O(O24));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[27]_i_1 
       (.I0(\n_0_updt_error_addr_reg[27] ),
        .I1(I9),
        .I2(I11[21]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[21]),
        .O(O23));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[28]_i_1 
       (.I0(\n_0_updt_error_addr_reg[28] ),
        .I1(I9),
        .I2(I11[22]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[22]),
        .O(O22));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[29]_i_1 
       (.I0(\n_0_updt_error_addr_reg[29] ),
        .I1(I9),
        .I2(I11[23]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[23]),
        .O(O21));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[30]_i_1 
       (.I0(\n_0_updt_error_addr_reg[30] ),
        .I1(I9),
        .I2(I11[24]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[24]),
        .O(O20));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[31]_i_1 
       (.I0(\n_0_updt_error_addr_reg[31] ),
        .I1(I9),
        .I2(I11[25]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[25]),
        .O(O19));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \ftch_error_addr[31]_i_3 
       (.I0(O6),
        .I1(O7),
        .I2(O8),
        .I3(O9),
        .O(\n_0_ftch_error_addr[31]_i_3 ));
LUT4 #(
    .INIT(16'hFEFF)) 
     \ftch_error_addr[31]_i_4 
       (.I0(\n_0_ftch_error_addr[31]_i_5 ),
        .I1(O11),
        .I2(O12),
        .I3(I9),
        .O(\n_0_ftch_error_addr[31]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \ftch_error_addr[31]_i_5 
       (.I0(O13),
        .I1(O14),
        .I2(O15),
        .I3(O16),
        .I4(O17),
        .I5(O18),
        .O(\n_0_ftch_error_addr[31]_i_5 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[6]_i_1 
       (.I0(\n_0_updt_error_addr_reg[6] ),
        .I1(I9),
        .I2(I11[0]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[0]),
        .O(O44));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[7]_i_1 
       (.I0(\n_0_updt_error_addr_reg[7] ),
        .I1(I9),
        .I2(I11[1]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[1]),
        .O(O43));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[8]_i_1 
       (.I0(\n_0_updt_error_addr_reg[8] ),
        .I1(I9),
        .I2(I11[2]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[2]),
        .O(O42));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[9]_i_1 
       (.I0(\n_0_updt_error_addr_reg[9] ),
        .I1(I9),
        .I2(I11[3]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(p_4_out[3]),
        .O(O41));
LUT5 #(
    .INIT(32'hA8FCA8A8)) 
     s_axis_updt_cmd_tvalid_i_1
       (.I0(updt_cmnd_wr),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(s_axis_updt_cmd_tready),
        .I4(p_18_out_1),
        .O(O10));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[6]),
        .Q(D[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[7]),
        .Q(D[8]),
        .R(SR));
CARRY4 \update_address_reg[11]_i_1 
       (.CI(\n_0_update_address_reg[7]_i_1 ),
        .CO({\n_0_update_address_reg[11]_i_1 ,\n_1_update_address_reg[11]_i_1 ,\n_2_update_address_reg[11]_i_1 ,\n_3_update_address_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__3[7:4]),
        .S(I14));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[8]),
        .Q(D[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[9]),
        .Q(D[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[10]),
        .Q(D[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[11]),
        .Q(D[12]),
        .R(SR));
CARRY4 \update_address_reg[15]_i_1 
       (.CI(\n_0_update_address_reg[11]_i_1 ),
        .CO({\n_0_update_address_reg[15]_i_1 ,\n_1_update_address_reg[15]_i_1 ,\n_2_update_address_reg[15]_i_1 ,\n_3_update_address_reg[15]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__3[11:8]),
        .S(I15));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[12]),
        .Q(D[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[13]),
        .Q(D[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[14]),
        .Q(D[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[15]),
        .Q(D[16]),
        .R(SR));
CARRY4 \update_address_reg[19]_i_1 
       (.CI(\n_0_update_address_reg[15]_i_1 ),
        .CO({\n_0_update_address_reg[19]_i_1 ,\n_1_update_address_reg[19]_i_1 ,\n_2_update_address_reg[19]_i_1 ,\n_3_update_address_reg[19]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__3[15:12]),
        .S(I16));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[16]),
        .Q(D[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[17]),
        .Q(D[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[18]),
        .Q(D[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[19]),
        .Q(D[20]),
        .R(SR));
CARRY4 \update_address_reg[23]_i_1 
       (.CI(\n_0_update_address_reg[19]_i_1 ),
        .CO({\n_0_update_address_reg[23]_i_1 ,\n_1_update_address_reg[23]_i_1 ,\n_2_update_address_reg[23]_i_1 ,\n_3_update_address_reg[23]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__3[19:16]),
        .S(I18));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[20]),
        .Q(D[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[21]),
        .Q(D[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[22]),
        .Q(D[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[23]),
        .Q(D[24]),
        .R(SR));
CARRY4 \update_address_reg[27]_i_1 
       (.CI(\n_0_update_address_reg[23]_i_1 ),
        .CO({\n_0_update_address_reg[27]_i_1 ,\n_1_update_address_reg[27]_i_1 ,\n_2_update_address_reg[27]_i_1 ,\n_3_update_address_reg[27]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__3[23:20]),
        .S(I19));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[24]),
        .Q(D[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[25]),
        .Q(D[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[26]),
        .Q(D[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[27]),
        .Q(D[28]),
        .R(SR));
CARRY4 \update_address_reg[31]_i_1 
       (.CI(\n_0_update_address_reg[27]_i_1 ),
        .CO({\NLW_update_address_reg[31]_i_1_CO_UNCONNECTED [3],\n_1_update_address_reg[31]_i_1 ,\n_2_update_address_reg[31]_i_1 ,\n_3_update_address_reg[31]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__3[27:24]),
        .S(I20));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[0]),
        .Q(D[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[1]),
        .Q(D[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[2]),
        .Q(D[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[3]),
        .Q(D[4]),
        .R(SR));
CARRY4 \update_address_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\n_0_update_address_reg[7]_i_1 ,\n_1_update_address_reg[7]_i_1 ,\n_2_update_address_reg[7]_i_1 ,\n_3_update_address_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,I13}),
        .O(plusOp__3[3:0]),
        .S(S));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[4]),
        .Q(D[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I8),
        .D(plusOp__3[5]),
        .Q(D[6]),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     updt2_tlast_inferred_i_1
       (.I0(ch2_active_i),
        .I1(out),
        .O(in004_out));
LUT2 #(
    .INIT(4'h8)) 
     updt2_tvalid_inferred_i_1
       (.I0(ch2_active_i),
        .I1(follower_full_s2mm),
        .O(in00));
LUT5 #(
    .INIT(32'h0000F1F0)) 
     \updt_cs[0]_i_1 
       (.I0(\n_0_updt_cs[0]_i_2 ),
        .I1(I1),
        .I2(I10),
        .I3(Q[1]),
        .I4(updt_cs),
        .O(updt_ns[0]));
LUT6 #(
    .INIT(64'h400040C040C040C0)) 
     \updt_cs[0]_i_2 
       (.I0(I3),
        .I1(updt_done),
        .I2(Q[0]),
        .I3(ch2_active_i),
        .I4(ch1_active_i),
        .I5(I2),
        .O(\n_0_updt_cs[0]_i_2 ));
LUT6 #(
    .INIT(64'h000000001313F000)) 
     \updt_cs[1]_i_1 
       (.I0(updt_done),
        .I1(I1),
        .I2(Q[0]),
        .I3(I8),
        .I4(Q[1]),
        .I5(updt_cs),
        .O(updt_ns[1]));
LUT4 #(
    .INIT(16'h4702)) 
     \updt_cs[2]_i_1 
       (.I0(updt_cs),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I1),
        .O(updt_ns[2]));
FDRE \updt_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \updt_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \updt_cs_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[2]),
        .Q(updt_cs),
        .R(SR));
LUT4 #(
    .INIT(16'h0004)) 
     \updt_error_addr[31]_i_1 
       (.I0(updt_cs),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I1),
        .O(updt_cmnd_wr));
FDRE \updt_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[7]),
        .Q(\n_0_updt_error_addr_reg[10] ),
        .R(SR));
FDRE \updt_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[8]),
        .Q(\n_0_updt_error_addr_reg[11] ),
        .R(SR));
FDRE \updt_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[9]),
        .Q(\n_0_updt_error_addr_reg[12] ),
        .R(SR));
FDRE \updt_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[10]),
        .Q(\n_0_updt_error_addr_reg[13] ),
        .R(SR));
FDRE \updt_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[11]),
        .Q(\n_0_updt_error_addr_reg[14] ),
        .R(SR));
FDRE \updt_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[12]),
        .Q(\n_0_updt_error_addr_reg[15] ),
        .R(SR));
FDRE \updt_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[13]),
        .Q(\n_0_updt_error_addr_reg[16] ),
        .R(SR));
FDRE \updt_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[14]),
        .Q(\n_0_updt_error_addr_reg[17] ),
        .R(SR));
FDRE \updt_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[15]),
        .Q(\n_0_updt_error_addr_reg[18] ),
        .R(SR));
FDRE \updt_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[16]),
        .Q(\n_0_updt_error_addr_reg[19] ),
        .R(SR));
FDRE \updt_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[17]),
        .Q(\n_0_updt_error_addr_reg[20] ),
        .R(SR));
FDRE \updt_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[18]),
        .Q(\n_0_updt_error_addr_reg[21] ),
        .R(SR));
FDRE \updt_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[19]),
        .Q(\n_0_updt_error_addr_reg[22] ),
        .R(SR));
FDRE \updt_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[20]),
        .Q(\n_0_updt_error_addr_reg[23] ),
        .R(SR));
FDRE \updt_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[21]),
        .Q(\n_0_updt_error_addr_reg[24] ),
        .R(SR));
FDRE \updt_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[22]),
        .Q(\n_0_updt_error_addr_reg[25] ),
        .R(SR));
FDRE \updt_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[23]),
        .Q(\n_0_updt_error_addr_reg[26] ),
        .R(SR));
FDRE \updt_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[24]),
        .Q(\n_0_updt_error_addr_reg[27] ),
        .R(SR));
FDRE \updt_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[25]),
        .Q(\n_0_updt_error_addr_reg[28] ),
        .R(SR));
FDRE \updt_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[26]),
        .Q(\n_0_updt_error_addr_reg[29] ),
        .R(SR));
FDRE \updt_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[27]),
        .Q(\n_0_updt_error_addr_reg[30] ),
        .R(SR));
FDRE \updt_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[28]),
        .Q(\n_0_updt_error_addr_reg[31] ),
        .R(SR));
FDRE \updt_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[3]),
        .Q(\n_0_updt_error_addr_reg[6] ),
        .R(SR));
FDRE \updt_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[4]),
        .Q(\n_0_updt_error_addr_reg[7] ),
        .R(SR));
FDRE \updt_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[5]),
        .Q(\n_0_updt_error_addr_reg[8] ),
        .R(SR));
FDRE \updt_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[6]),
        .Q(\n_0_updt_error_addr_reg[9] ),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     updt_tlast_inferred_i_1
       (.I0(ch1_active_i),
        .I1(I4),
        .O(in0011_out));
LUT2 #(
    .INIT(4'h8)) 
     updt_tvalid_inferred_i_1
       (.I0(ch1_active_i),
        .I1(follower_full_mm2s),
        .O(in009_out));
endmodule

(* ORIG_REF_NAME = "axi_sg_wr_status_cntl" *) 
module axi_dma_0_axi_sg_wr_status_cntl
   (D,
    O1,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    m_axi_sg_bready,
    O2,
    O3,
    sig_inhibit_rdy_n,
    SR,
    m_axi_sg_aclk,
    m_axi_sg_bvalid,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    sig_stat2wsc_status_ready,
    I1,
    m_axi_sg_bresp,
    Din,
    sig_s_h_halt_reg,
    sig_init_reg2,
    sig_init_reg,
    I2);
  output [3:0]D;
  output O1;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output m_axi_sg_bready;
  output O2;
  output O3;
  output sig_inhibit_rdy_n;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input m_axi_sg_bvalid;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input sig_stat2wsc_status_ready;
  input I1;
  input [1:0]m_axi_sg_bresp;
  input [2:0]Din;
  input sig_s_h_halt_reg;
  input sig_init_reg2;
  input sig_init_reg;
  input I2;

  wire [3:0]D;
  wire [2:0]Din;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ;
  wire n_0_sig_halt_reg_i_1;
  wire \n_0_sig_wdc_statcnt[0]_i_1 ;
  wire \n_0_sig_wdc_statcnt[1]_i_1 ;
  wire \n_0_sig_wdc_statcnt[2]_i_1 ;
  wire \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_2_I_WRESP_STATUS_FIFO;
  wire n_4_I_WRESP_STATUS_FIFO;
  wire \n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [2:0]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_s_h_halt_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_tlast_err_stop;
  wire [2:0]sig_wdc_statcnt;
  wire sig_wdc_status_going_full;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2stat_status_valid;

axi_dma_0_axi_sg_fifo__parameterized2 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[2:0]),
        .Din(Din),
        .Dout({sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .I1(I1),
        .I2(sig_wresp_sfifo_out),
        .O1(O1),
        .O2(sig_inhibit_rdy_n),
        .O3(O3),
        .O4(\n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O5(\n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_tlast_err_stop(sig_tlast_err_stop));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_2_I_WRESP_STATUS_FIFO),
        .Q(D[1]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(I1),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[0]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(D[3]),
        .S(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_coelsc_reg_empty),
        .S(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_4_I_WRESP_STATUS_FIFO),
        .Q(D[2]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
axi_dma_0_axi_sg_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .Dout(sig_dcntl_sfifo_out[2]),
        .I1(I1),
        .O1(n_2_I_WRESP_STATUS_FIFO),
        .O2(O2),
        .O3(sig_wresp_sfifo_out),
        .O4(n_4_I_WRESP_STATUS_FIFO),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rd_empty(sig_rd_empty_0),
        .sig_rd_empty_0(sig_rd_empty));
LUT2 #(
    .INIT(4'hE)) 
     sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(O2),
        .O(n_0_sig_halt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_reg_i_1),
        .Q(O2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h54AAAA5D)) 
     \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .I3(I2),
        .I4(sig_push_coelsc_reg),
        .O(\n_0_sig_wdc_statcnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'h98CCCC6E)) 
     \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .I3(I2),
        .I4(sig_push_coelsc_reg),
        .O(\n_0_sig_wdc_statcnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'hE0F0F070)) 
     \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .I3(I2),
        .I4(sig_push_coelsc_reg),
        .O(\n_0_sig_wdc_statcnt[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_sig_wdc_statcnt[0]_i_1 ),
        .Q(sig_wdc_statcnt[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_sig_wdc_statcnt[1]_i_1 ),
        .Q(sig_wdc_statcnt[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_sig_wdc_statcnt[2]_i_1 ),
        .Q(sig_wdc_statcnt[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_wdc_status_going_full_i_1__0
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .O(sig_statcnt_gt_eq_thres));
FDRE #(
    .INIT(1'b0)) 
     sig_wdc_status_going_full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_wrdata_cntl" *) 
module axi_dma_0_axi_sg_wrdata_cntl
   (Din,
    O1,
    sig_data2all_tlast_error,
    sig_tlast_err_stop,
    O3,
    m_axi_sg_wlast,
    O5,
    O2,
    sig_push_to_wsc,
    m_axi_sg_wvalid,
    sig_calc2dm_calc_err,
    m_axi_sg_aclk,
    SR,
    I1,
    I2,
    sig_addr2wsc_cmd_fifo_empty,
    sig_mstr2data_tag,
    m_axi_sg_wready,
    p_3_in,
    D,
    p_2_in,
    sig_wdc_status_going_full,
    sig_mstr2data_cmd_valid,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    I3,
    sig_addr2data_addr_posted,
    I4,
    I5,
    sig_inhibit_rdy_n,
    I6);
  output [2:0]Din;
  output [0:0]O1;
  output sig_data2all_tlast_error;
  output sig_tlast_err_stop;
  output O3;
  output m_axi_sg_wlast;
  output O5;
  output O2;
  output sig_push_to_wsc;
  output m_axi_sg_wvalid;
  input sig_calc2dm_calc_err;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input I1;
  input I2;
  input sig_addr2wsc_cmd_fifo_empty;
  input [0:0]sig_mstr2data_tag;
  input m_axi_sg_wready;
  input p_3_in;
  input [0:0]D;
  input p_2_in;
  input sig_wdc_status_going_full;
  input sig_mstr2data_cmd_valid;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input I3;
  input sig_addr2data_addr_posted;
  input I4;
  input I5;
  input sig_inhibit_rdy_n;
  input I6;

  wire [0:0]D;
  wire [2:0]Din;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]O1;
  wire O2;
  wire O3;
  wire O5;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 ;
  wire \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_3 ;
  wire \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_4 ;
  wire n_0_m_axi_sg_wlast_INST_0_i_1;
  wire n_0_m_axi_sg_wvalid_INST_0_i_1;
  wire n_0_m_axi_sg_wvalid_INST_0_i_2;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_data2wsc_calc_err_i_1__0;
  wire n_0_sig_data2wsc_cmd_cmplt_i_1__0;
  wire n_0_sig_data2wsc_cmd_cmplt_i_2;
  wire n_0_sig_data2wsc_cmd_cmplt_i_3;
  wire n_0_sig_data2wsc_last_err_i_1;
  wire \n_0_sig_dbeat_cntr[7]_i_1__1 ;
  wire \n_0_sig_dbeat_cntr[7]_i_3__0 ;
  wire n_0_sig_dqual_reg_empty_i_1__1;
  wire n_0_sig_dqual_reg_full_i_1;
  wire n_0_sig_last_dbeat_i_1__1;
  wire n_0_sig_last_dbeat_i_2__1;
  wire n_0_sig_last_dbeat_i_3__1;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_last_mmap_dbeat_reg_i_2;
  wire n_0_sig_ld_new_cmd_reg_i_1__0;
  wire n_0_sig_next_calc_error_reg_i_1__0;
  wire n_0_sig_next_calc_error_reg_i_3;
  wire n_0_sig_next_calc_error_reg_i_4;
  wire n_0_sig_next_calc_error_reg_i_5;
  wire n_0_sig_next_calc_error_reg_i_6__0;
  wire n_0_sig_push_err2wsc_i_1;
  wire n_0_sig_push_to_wsc_i_1;
  wire n_0_sig_push_to_wsc_i_2;
  wire [7:0]p_0_in;
  wire p_2_in;
  wire p_3_in;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_calc2dm_calc_err;
  wire sig_data2all_tlast_error;
  wire sig_data2mstr_cmd_ready;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire [0:0]sig_mstr2data_tag;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire sig_push_err2wsc;
  wire sig_push_to_wsc;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT5 #(
    .INIT(32'hFFFF0800)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_data2all_tlast_error),
        .I1(sig_push_to_wsc),
        .I2(I6),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_tlast_err_stop),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ),
        .Q(sig_tlast_err_stop),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ),
        .I1(sig_data2all_tlast_error),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ));
LUT6 #(
    .INIT(64'h0000400044444000)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 
       (.I0(I2),
        .I1(n_0_sig_next_calc_error_reg_i_4),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(I4),
        .I5(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[4]),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ));
LUT5 #(
    .INIT(32'h00000002)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 
       (.I0(sig_next_last_strb_reg[2]),
        .I1(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 ),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 ),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 
       (.I0(sig_next_last_strb_reg[0]),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_next_cmd_cmplt_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[5]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ),
        .Q(sig_data2all_tlast_error),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT4 #(
    .INIT(16'h4555)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2 
       (.I0(I2),
        .I1(sig_data2all_tlast_error),
        .I2(m_axi_sg_wready),
        .I3(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_3 ),
        .O(O5));
LUT6 #(
    .INIT(64'h0000BB3B00000000)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_3 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_4 ),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr2data_addr_posted),
        .I4(sig_next_calc_error_reg),
        .I5(sig_dqual_reg_full),
        .O(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_4 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .O(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     m_axi_sg_wlast_INST_0
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I5(sig_dbeat_cntr_reg__0[7]),
        .O(m_axi_sg_wlast));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     m_axi_sg_wlast_INST_0_i_1
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(n_0_m_axi_sg_wlast_INST_0_i_1));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'h11111110)) 
     m_axi_sg_wvalid_INST_0
       (.I0(n_0_m_axi_sg_wvalid_INST_0_i_1),
        .I1(n_0_m_axi_sg_wvalid_INST_0_i_2),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .O(m_axi_sg_wvalid));
LUT6 #(
    .INIT(64'hAAAA0000AAAA303F)) 
     m_axi_sg_wvalid_INST_0_i_1
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(p_3_in),
        .I2(D),
        .I3(p_2_in),
        .I4(I2),
        .I5(sig_data2all_tlast_error),
        .O(n_0_m_axi_sg_wvalid_INST_0_i_1));
LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDFDD)) 
     m_axi_sg_wvalid_INST_0_i_2
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr2data_addr_posted),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr_posted_cntr[2]),
        .I5(sig_addr_posted_cntr[1]),
        .O(n_0_m_axi_sg_wvalid_INST_0_i_2));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT5 #(
    .INIT(32'h0000FF08)) 
     \pntr_cs[1]_i_2 
       (.I0(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_3 ),
        .I1(m_axi_sg_wready),
        .I2(sig_data2all_tlast_error),
        .I3(I2),
        .I4(I3),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'hD9996664)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'hF4B4D2D0)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'hFF40FD00)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT4 #(
    .INIT(16'hFDFF)) 
     \sig_cmd_tag_reg[0]_i_1__0 
       (.I0(I1),
        .I1(sig_data2all_tlast_error),
        .I2(I2),
        .I3(sig_addr2wsc_cmd_fifo_empty),
        .O(O1));
LUT4 #(
    .INIT(16'h00E2)) 
     sig_data2wsc_calc_err_i_1__0
       (.I0(Din[2]),
        .I1(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .I2(sig_next_calc_error_reg),
        .I3(n_0_sig_data2wsc_cmd_cmplt_i_3),
        .O(n_0_sig_data2wsc_calc_err_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_calc_err_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_data2wsc_calc_err_i_1__0),
        .Q(Din[2]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000EEEEEEE2)) 
     sig_data2wsc_cmd_cmplt_i_1__0
       (.I0(Din[0]),
        .I1(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .I2(sig_data2all_tlast_error),
        .I3(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(n_0_sig_data2wsc_cmd_cmplt_i_3),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT5 #(
    .INIT(32'h0000FF02)) 
     sig_data2wsc_cmd_cmplt_i_2
       (.I0(n_0_sig_next_calc_error_reg_i_4),
        .I1(n_0_sig_last_mmap_dbeat_reg_i_2),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(sig_push_err2wsc),
        .I4(sig_tlast_err_stop),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_2));
LUT6 #(
    .INIT(64'h00005455FFFFFFFF)) 
     sig_data2wsc_cmd_cmplt_i_3
       (.I0(sig_push_err2wsc),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(n_0_sig_last_mmap_dbeat_reg_i_2),
        .I3(n_0_sig_next_calc_error_reg_i_4),
        .I4(I5),
        .I5(I1),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_data2wsc_cmd_cmplt_i_1__0),
        .Q(Din[0]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000EEE2)) 
     sig_data2wsc_last_err_i_1
       (.I0(Din[1]),
        .I1(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ),
        .I3(sig_data2all_tlast_error),
        .I4(n_0_sig_data2wsc_cmd_cmplt_i_3),
        .O(n_0_sig_data2wsc_last_err_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_last_err_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_data2wsc_last_err_i_1),
        .Q(Din[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'h47)) 
     \sig_dbeat_cntr[0]_i_1__1 
       (.I0(sig_mstr2data_tag),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[0]));
LUT3 #(
    .INIT(8'h41)) 
     \sig_dbeat_cntr[1]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT5 #(
    .INIT(32'h77744447)) 
     \sig_dbeat_cntr[2]_i_1__1 
       (.I0(sig_mstr2data_tag),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'h55540001)) 
     \sig_dbeat_cntr[3]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .O(p_0_in[3]));
LUT6 #(
    .INIT(64'h5555555400000001)) 
     \sig_dbeat_cntr[4]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(p_0_in[4]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT4 #(
    .INIT(16'h00E1)) 
     \sig_dbeat_cntr[5]_i_1__1 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_data2mstr_cmd_ready),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT5 #(
    .INIT(32'h55540001)) 
     \sig_dbeat_cntr[6]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[4]),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .O(p_0_in[6]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_dbeat_cntr[7]_i_1__1 
       (.I0(\n_0_sig_dbeat_cntr[7]_i_3__0 ),
        .I1(sig_data2mstr_cmd_ready),
        .O(\n_0_sig_dbeat_cntr[7]_i_1__1 ));
LUT6 #(
    .INIT(64'h5555555400000001)) 
     \sig_dbeat_cntr[7]_i_2__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I5(sig_dbeat_cntr_reg__0[7]),
        .O(p_0_in[7]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
     \sig_dbeat_cntr[7]_i_3__0 
       (.I0(n_0_sig_next_calc_error_reg_i_4),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I5(sig_dbeat_cntr_reg__0[7]),
        .O(\n_0_sig_dbeat_cntr[7]_i_3__0 ));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT4 #(
    .INIT(16'h33FB)) 
     sig_dqual_reg_empty_i_1__1
       (.I0(sig_dqual_reg_empty),
        .I1(I1),
        .I2(n_0_sig_next_calc_error_reg_i_3),
        .I3(sig_data2mstr_cmd_ready),
        .O(n_0_sig_dqual_reg_empty_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_empty_i_1__1),
        .Q(sig_dqual_reg_empty),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT4 #(
    .INIT(16'hCC08)) 
     sig_dqual_reg_full_i_1
       (.I0(sig_dqual_reg_full),
        .I1(I1),
        .I2(n_0_sig_next_calc_error_reg_i_3),
        .I3(sig_data2mstr_cmd_ready),
        .O(n_0_sig_dqual_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_full_i_1),
        .Q(sig_dqual_reg_full),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCC005F00CC005000)) 
     sig_last_dbeat_i_1__1
       (.I0(n_0_sig_last_dbeat_i_2__1),
        .I1(sig_mstr2data_tag),
        .I2(\n_0_sig_dbeat_cntr[7]_i_3__0 ),
        .I3(I1),
        .I4(sig_data2mstr_cmd_ready),
        .I5(n_0_sig_last_dbeat_reg),
        .O(n_0_sig_last_dbeat_i_1__1));
LUT4 #(
    .INIT(16'hFEFF)) 
     sig_last_dbeat_i_2__1
       (.I0(n_0_sig_last_dbeat_i_3__1),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(n_0_sig_next_calc_error_reg_i_4),
        .O(n_0_sig_last_dbeat_i_2__1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     sig_last_dbeat_i_3__1
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .I5(sig_dbeat_cntr_reg__0[7]),
        .O(n_0_sig_last_dbeat_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_last_dbeat_i_1__1),
        .Q(n_0_sig_last_dbeat_reg),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0200)) 
     sig_last_mmap_dbeat_reg_i_1__1
       (.I0(n_0_sig_next_calc_error_reg_i_4),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(n_0_sig_last_mmap_dbeat_reg_i_2),
        .I3(sig_dqual_reg_full),
        .O(sig_last_mmap_dbeat));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     sig_last_mmap_dbeat_reg_i_2
       (.I0(sig_dbeat_cntr_reg__0[6]),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(n_0_m_axi_sg_wlast_INST_0_i_1),
        .O(n_0_sig_last_mmap_dbeat_reg_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT3 #(
    .INIT(8'h08)) 
     sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_data2mstr_cmd_ready),
        .I1(I1),
        .I2(sig_ld_new_cmd_reg),
        .O(n_0_sig_ld_new_cmd_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_new_cmd_reg_i_1__0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
LUT3 #(
    .INIT(8'h4F)) 
     sig_next_calc_error_reg_i_1__0
       (.I0(sig_data2mstr_cmd_ready),
        .I1(n_0_sig_next_calc_error_reg_i_3),
        .I2(I1),
        .O(n_0_sig_next_calc_error_reg_i_1__0));
LUT5 #(
    .INIT(32'h0000FF80)) 
     sig_next_calc_error_reg_i_2__0
       (.I0(n_0_sig_next_calc_error_reg_i_4),
        .I1(sig_next_sequential_reg),
        .I2(n_0_sig_last_dbeat_reg),
        .I3(sig_dqual_reg_empty),
        .I4(n_0_sig_next_calc_error_reg_i_5),
        .O(sig_data2mstr_cmd_ready));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     sig_next_calc_error_reg_i_3
       (.I0(n_0_sig_next_calc_error_reg_i_4),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I5(sig_dbeat_cntr_reg__0[7]),
        .O(n_0_sig_next_calc_error_reg_i_3));
LUT6 #(
    .INIT(64'h000000000000AAA8)) 
     sig_next_calc_error_reg_i_4
       (.I0(m_axi_sg_wready),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(n_0_m_axi_sg_wvalid_INST_0_i_2),
        .I5(n_0_m_axi_sg_wvalid_INST_0_i_1),
        .O(n_0_sig_next_calc_error_reg_i_4));
LUT6 #(
    .INIT(64'hFFEFFFEFFFFFFFEF)) 
     sig_next_calc_error_reg_i_5
       (.I0(n_0_sig_next_calc_error_reg_i_6__0),
        .I1(sig_wdc_status_going_full),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_next_calc_error_reg),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(n_0_sig_next_calc_error_reg_i_5));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT3 #(
    .INIT(8'h80)) 
     sig_next_calc_error_reg_i_6__0
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(n_0_sig_next_calc_error_reg_i_6__0));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_calc2dm_calc_err),
        .Q(sig_next_calc_error_reg),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_next_eof_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_cmd_cmplt_reg),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_last_strb_reg[0]),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_last_strb_reg[1]),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_last_strb_reg[2]),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_last_strb_reg[3]),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b0),
        .Q(sig_next_sequential_reg),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_push_err2wsc_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(I1),
        .I3(sig_push_err2wsc),
        .O(n_0_sig_push_err2wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_err2wsc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_push_err2wsc_i_1),
        .Q(sig_push_err2wsc),
        .R(1'b0));
LUT6 #(
    .INIT(64'hC4C4C4C4C000C0C0)) 
     sig_push_to_wsc_i_1
       (.I0(sig_tlast_err_stop),
        .I1(I1),
        .I2(sig_push_to_wsc),
        .I3(I6),
        .I4(sig_inhibit_rdy_n),
        .I5(n_0_sig_push_to_wsc_i_2),
        .O(n_0_sig_push_to_wsc_i_1));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT4 #(
    .INIT(16'hABAA)) 
     sig_push_to_wsc_i_2
       (.I0(sig_push_err2wsc),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(n_0_sig_last_mmap_dbeat_reg_i_2),
        .I3(n_0_sig_next_calc_error_reg_i_4),
        .O(n_0_sig_push_to_wsc_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_push_to_wsc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_push_to_wsc_i_1),
        .Q(sig_push_to_wsc),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     \sig_wdc_statcnt[2]_i_2 
       (.I0(sig_push_to_wsc),
        .I1(sig_tlast_err_stop),
        .I2(sig_inhibit_rdy_n),
        .I3(I6),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_dma_0_blk_mem_gen_generic_cstr
   (p_2_out,
    DOBDO,
    I3,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    SR,
    tmp_ram_regout_en,
    p_3_out_0,
    O1,
    O3,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_sstrb_stop_mask);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [3:0]I3;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input tmp_ram_regout_en;
  input p_3_out_0;
  input [6:0]O1;
  input [6:0]O3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [3:0]sig_sstrb_stop_mask;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [3:0]I3;
  wire [6:0]O1;
  wire [6:0]O3;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire p_3_out_0;
  wire [3:0]sig_sstrb_stop_mask;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_dma_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I3(I3),
        .O1(O1),
        .O3(O3),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .p_3_out_0(p_3_out_0),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_dma_0_blk_mem_gen_generic_cstr__parameterized0
   (sig_data_fifo_data_out,
    DOBDO,
    I5,
    I4,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    O2,
    O1,
    Q,
    DIBDI,
    p_0_in5_in,
    I3);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output [2:0]I5;
  output [2:0]I4;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]O2;
  input [6:0]O1;
  input [31:0]Q;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I3;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [2:0]I3;
  wire [2:0]I4;
  wire [2:0]I5;
  wire [6:0]O1;
  wire [6:0]O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire [36:0]sig_data_fifo_data_out;

axi_dma_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .sig_data_fifo_data_out(sig_data_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_dma_0_blk_mem_gen_prim_width
   (p_2_out,
    DOBDO,
    I3,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    SR,
    tmp_ram_regout_en,
    p_3_out_0,
    O1,
    O3,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_sstrb_stop_mask);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [3:0]I3;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input tmp_ram_regout_en;
  input p_3_out_0;
  input [6:0]O1;
  input [6:0]O3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [3:0]sig_sstrb_stop_mask;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [3:0]I3;
  wire [6:0]O1;
  wire [6:0]O3;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire p_3_out_0;
  wire [3:0]sig_sstrb_stop_mask;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_dma_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I3(I3),
        .O1(O1),
        .O3(O3),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .p_3_out_0(p_3_out_0),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_dma_0_blk_mem_gen_prim_width__parameterized0
   (sig_data_fifo_data_out,
    DOBDO,
    I5,
    I4,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    O2,
    O1,
    Q,
    DIBDI,
    p_0_in5_in,
    I3);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output [2:0]I5;
  output [2:0]I4;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]O2;
  input [6:0]O1;
  input [31:0]Q;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I3;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [2:0]I3;
  wire [2:0]I4;
  wire [2:0]I5;
  wire [6:0]O1;
  wire [6:0]O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire [36:0]sig_data_fifo_data_out;

axi_dma_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .sig_data_fifo_data_out(sig_data_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_dma_0_blk_mem_gen_prim_wrapper
   (p_2_out,
    DOBDO,
    I3,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    SR,
    tmp_ram_regout_en,
    p_3_out_0,
    O1,
    O3,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_sstrb_stop_mask);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [3:0]I3;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input tmp_ram_regout_en;
  input p_3_out_0;
  input [6:0]O1;
  input [6:0]O3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [3:0]sig_sstrb_stop_mask;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [3:0]I3;
  wire [6:0]O1;
  wire [6:0]O3;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_40_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire [31:0]p_2_out;
  wire p_3_out_0;
  wire [3:0]sig_sstrb_stop_mask;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,O1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,O3,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,m_axi_mm2s_rdata[19:15],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[14:10],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[9:5],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[4:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI[5:3],1'b0,1'b0,1'b0,DIBDI[2:0],m_axi_mm2s_rdata[31:30],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[29:25],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[24:20]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,p_2_out[19:15],\n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,p_2_out[14:10],\n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,p_2_out[9:5],\n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,p_2_out[4:0]}),
        .DOBDO({\n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_40_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,DOBDO[5:3],\n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,DOBDO[2:0],p_2_out[31:30],\n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,p_2_out[29:25],\n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,p_2_out[24:20]}),
        .DOPADOP({\n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .DOPBDOP({\n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(p_3_out_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(tmp_ram_regout_en),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(SR),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({p_3_out_0,p_3_out_0,p_3_out_0,p_3_out_0,p_3_out_0,p_3_out_0,p_3_out_0,p_3_out_0}));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(sig_sstrb_stop_mask[0]),
        .O(I3[0]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(sig_sstrb_stop_mask[1]),
        .O(I3[1]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(sig_sstrb_stop_mask[2]),
        .O(I3[2]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(sig_sstrb_stop_mask[3]),
        .O(I3[3]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_dma_0_blk_mem_gen_prim_wrapper__parameterized0
   (sig_data_fifo_data_out,
    DOBDO,
    I5,
    I4,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    O2,
    O1,
    Q,
    DIBDI,
    p_0_in5_in,
    I3);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output [2:0]I5;
  output [2:0]I4;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]O2;
  input [6:0]O1;
  input [31:0]Q;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I3;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [2:0]I3;
  wire [2:0]I4;
  wire [2:0]I5;
  wire [6:0]O1;
  wire [6:0]O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_7_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire p_0_in5_in;
  wire [36:0]sig_data_fifo_data_out;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,O2,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,O1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_s2mm_aclk),
        .CLKBWRCLK(m_axi_s2mm_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,Q[18:15],1'b0,1'b0,1'b0,Q[14:10],1'b0,1'b0,1'b0,Q[9:5],1'b0,1'b0,1'b0,Q[4:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,DIBDI[5:2],1'b0,1'b0,1'b0,DIBDI[1:0],Q[31:29],1'b0,1'b0,1'b0,Q[28:24],1'b0,1'b0,1'b0,Q[23:19]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_7_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[18:15],\n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[14:10],\n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[9:5],\n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[4:0]}),
        .DOBDO({\n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[36],DOBDO,sig_data_fifo_data_out[35:34],\n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[33:29],\n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[28:24],\n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[23:19]}),
        .DOPADOP({\n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .DOPBDOP({\n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(I2),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(SR),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
LUT6 #(
    .INIT(64'h4004FFFF40040000)) 
     \sig_data_reg_out[32]_i_1 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(sig_data_fifo_data_out[32]),
        .I2(sig_data_fifo_data_out[34]),
        .I3(sig_data_fifo_data_out[33]),
        .I4(p_0_in5_in),
        .I5(I3[0]),
        .O(I5[0]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT5 #(
    .INIT(32'h20FF2000)) 
     \sig_data_reg_out[33]_i_1 
       (.I0(sig_data_fifo_data_out[33]),
        .I1(sig_data_fifo_data_out[35]),
        .I2(sig_data_fifo_data_out[32]),
        .I3(p_0_in5_in),
        .I4(I3[1]),
        .O(I5[1]));
LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
     \sig_data_reg_out[34]_i_1 
       (.I0(sig_data_fifo_data_out[34]),
        .I1(sig_data_fifo_data_out[33]),
        .I2(sig_data_fifo_data_out[35]),
        .I3(sig_data_fifo_data_out[32]),
        .I4(p_0_in5_in),
        .I5(I3[2]),
        .O(I5[2]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT4 #(
    .INIT(16'h4004)) 
     \sig_data_skid_reg[32]_i_1 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(sig_data_fifo_data_out[32]),
        .I2(sig_data_fifo_data_out[34]),
        .I3(sig_data_fifo_data_out[33]),
        .O(I4[0]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \sig_data_skid_reg[33]_i_1 
       (.I0(sig_data_fifo_data_out[33]),
        .I1(sig_data_fifo_data_out[35]),
        .I2(sig_data_fifo_data_out[32]),
        .O(I4[1]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \sig_data_skid_reg[34]_i_1 
       (.I0(sig_data_fifo_data_out[34]),
        .I1(sig_data_fifo_data_out[33]),
        .I2(sig_data_fifo_data_out[35]),
        .I3(sig_data_fifo_data_out[32]),
        .O(I4[2]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_dma_0_blk_mem_gen_top
   (p_2_out,
    DOBDO,
    I3,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    SR,
    tmp_ram_regout_en,
    p_3_out_0,
    O1,
    O3,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_sstrb_stop_mask);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [3:0]I3;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input tmp_ram_regout_en;
  input p_3_out_0;
  input [6:0]O1;
  input [6:0]O3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [3:0]sig_sstrb_stop_mask;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [3:0]I3;
  wire [6:0]O1;
  wire [6:0]O3;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire p_3_out_0;
  wire [3:0]sig_sstrb_stop_mask;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_dma_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I3(I3),
        .O1(O1),
        .O3(O3),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .p_3_out_0(p_3_out_0),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_dma_0_blk_mem_gen_top__parameterized0
   (sig_data_fifo_data_out,
    DOBDO,
    I5,
    I4,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    O2,
    O1,
    Q,
    DIBDI,
    p_0_in5_in,
    I3);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output [2:0]I5;
  output [2:0]I4;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]O2;
  input [6:0]O1;
  input [31:0]Q;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I3;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [2:0]I3;
  wire [2:0]I4;
  wire [2:0]I5;
  wire [6:0]O1;
  wire [6:0]O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire [36:0]sig_data_fifo_data_out;

axi_dma_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .sig_data_fifo_data_out(sig_data_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module axi_dma_0_blk_mem_gen_v8_2__parameterized0
   (p_2_out,
    DOBDO,
    I3,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    SR,
    tmp_ram_regout_en,
    p_3_out_0,
    O1,
    O3,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_sstrb_stop_mask);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [3:0]I3;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input tmp_ram_regout_en;
  input p_3_out_0;
  input [6:0]O1;
  input [6:0]O3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [3:0]sig_sstrb_stop_mask;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [3:0]I3;
  wire [6:0]O1;
  wire [6:0]O3;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire p_3_out_0;
  wire [3:0]sig_sstrb_stop_mask;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_dma_0_blk_mem_gen_v8_2_synth inst_blk_mem_gen
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I3(I3),
        .O1(O1),
        .O3(O3),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .p_3_out_0(p_3_out_0),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module axi_dma_0_blk_mem_gen_v8_2__parameterized2
   (sig_data_fifo_data_out,
    DOBDO,
    I5,
    I4,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    O2,
    O1,
    Q,
    DIBDI,
    p_0_in5_in,
    I3);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output [2:0]I5;
  output [2:0]I4;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]O2;
  input [6:0]O1;
  input [31:0]Q;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I3;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [2:0]I3;
  wire [2:0]I4;
  wire [2:0]I5;
  wire [6:0]O1;
  wire [6:0]O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire [36:0]sig_data_fifo_data_out;

axi_dma_0_blk_mem_gen_v8_2_synth__parameterized0 inst_blk_mem_gen
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .sig_data_fifo_data_out(sig_data_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module axi_dma_0_blk_mem_gen_v8_2_synth
   (p_2_out,
    DOBDO,
    I3,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    SR,
    tmp_ram_regout_en,
    p_3_out_0,
    O1,
    O3,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_sstrb_stop_mask);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [3:0]I3;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input tmp_ram_regout_en;
  input p_3_out_0;
  input [6:0]O1;
  input [6:0]O3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [3:0]sig_sstrb_stop_mask;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [3:0]I3;
  wire [6:0]O1;
  wire [6:0]O3;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire p_3_out_0;
  wire [3:0]sig_sstrb_stop_mask;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_dma_0_blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I3(I3),
        .O1(O1),
        .O3(O3),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .p_3_out_0(p_3_out_0),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module axi_dma_0_blk_mem_gen_v8_2_synth__parameterized0
   (sig_data_fifo_data_out,
    DOBDO,
    I5,
    I4,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    O2,
    O1,
    Q,
    DIBDI,
    p_0_in5_in,
    I3);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output [2:0]I5;
  output [2:0]I4;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]O2;
  input [6:0]O1;
  input [31:0]Q;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I3;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [2:0]I3;
  wire [2:0]I4;
  wire [2:0]I5;
  wire [6:0]O1;
  wire [6:0]O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire [36:0]sig_data_fifo_data_out;

axi_dma_0_blk_mem_gen_top__parameterized0 \gnativebmg.native_blk_mem_gen 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .sig_data_fifo_data_out(sig_data_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_dma_0_cdc_sync
   (O1,
    scndry_out,
    axi_resetn,
    m_axi_sg_aclk);
  output O1;
  output scndry_out;
  input axi_resetn;
  input m_axi_sg_aclk;

  wire O1;
  wire Q;
  wire axi_resetn;
  wire m_axi_sg_aclk;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(Q),
        .R(1'b0));
(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \GNE_SYNC_RESET.scndry_resetn_i_1 
       (.I0(scndry_out),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_dma_0_cdc_sync_2
   (SR,
    scndry_out,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    rdy,
    s_axi_lite_awaddr,
    axi_resetn,
    s_axi_lite_aclk);
  output [0:0]SR;
  output scndry_out;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  input rdy;
  input [4:0]s_axi_lite_awaddr;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire Q;
  wire [0:0]SR;
  wire axi_resetn;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_2 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[12]_i_2 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_2 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_2 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2 ;
  wire rdy;
  wire s_axi_lite_aclk;
  wire [4:0]s_axi_lite_awaddr;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(Q),
        .R(1'b0));
(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_2 ),
        .I1(rdy),
        .O(O28));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_2 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(scndry_out),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[2]),
        .I4(s_axi_lite_awaddr[4]),
        .I5(s_axi_lite_awaddr[3]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1 
       (.I0(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[12]_i_2 ),
        .I1(rdy),
        .O(O24));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_2 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(scndry_out),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[1]),
        .I4(s_axi_lite_awaddr[3]),
        .I5(s_axi_lite_awaddr[4]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[12]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1 
       (.I0(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2 ),
        .I1(rdy),
        .O(O23));
LUT6 #(
    .INIT(64'h0000000000800000)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(scndry_out),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[1]),
        .I4(s_axi_lite_awaddr[3]),
        .I5(s_axi_lite_awaddr[4]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[13]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[14]_i_1 
       (.I0(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2 ),
        .I1(rdy),
        .O(O22));
LUT6 #(
    .INIT(64'h0000000040000000)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(scndry_out),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[2]),
        .I4(s_axi_lite_awaddr[3]),
        .I5(s_axi_lite_awaddr[4]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1 
       (.I0(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_2 ),
        .I1(rdy),
        .O(O21));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[16]_i_2 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(scndry_out),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[2]),
        .I4(s_axi_lite_awaddr[4]),
        .I5(s_axi_lite_awaddr[3]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_2 ),
        .I1(rdy),
        .O(O27));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_2 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(scndry_out),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[2]),
        .I4(s_axi_lite_awaddr[4]),
        .I5(s_axi_lite_awaddr[3]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1 
       (.I0(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2 ),
        .I1(rdy),
        .O(O26));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(scndry_out),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[2]),
        .I4(s_axi_lite_awaddr[4]),
        .I5(s_axi_lite_awaddr[3]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 
       (.I0(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2 ),
        .I1(rdy),
        .O(O25));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(scndry_out),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[1]),
        .I4(s_axi_lite_awaddr[4]),
        .I5(s_axi_lite_awaddr[3]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     arready_i_i_1
       (.I0(scndry_out),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0_cntr_incr_decr_addn_f
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    E,
    fifo_sinit,
    m_axi_sg_aclk,
    fifo_wren2_out,
    I1,
    s2mm_scndry_resetn);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [0:0]E;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input fifo_wren2_out;
  input I1;
  input s2mm_scndry_resetn;

  wire [0:0]E;
  wire I1;
  wire LO;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire S;
  wire S11_out;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire [4:0]addr_i_p1;
  wire fifo_sinit;
  wire fifo_wren2_out;
  wire m_axi_sg_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ;
  wire s2mm_scndry_resetn;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0000000080000000)) 
     FIFO_Full_i_1__0
       (.I0(addr_i_p1[2]),
        .I1(addr_i_p1[1]),
        .I2(addr_i_p1[3]),
        .I3(addr_i_p1[0]),
        .I4(s2mm_scndry_resetn),
        .I5(addr_i_p1[4]),
        .O(O6));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_SYNC_FIFO.stsstrm_fifo_dout[32]_i_1 
       (.I0(I1),
        .I1(O1),
        .O(E));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(O5),
        .S(fifo_sinit));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({LO,\n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(fifo_wren2_out),
        .DI({O2,O3,O4,O5}),
        .O(addr_i_p1[3:0]),
        .S({S2_out,S5_out,S8_out,S11_out}));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__0 
       (.I0(O5),
        .I1(O1),
        .I2(I1),
        .O(S11_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(O4),
        .S(fifo_sinit));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__0 
       (.I0(O4),
        .I1(O1),
        .I2(I1),
        .O(S8_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(O3),
        .S(fifo_sinit));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__0 
       (.I0(O3),
        .I1(O1),
        .I2(I1),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(O2),
        .S(fifo_sinit));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1__0 
       (.I0(O2),
        .I1(O1),
        .I2(I1),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(O1),
        .S(fifo_sinit));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4 
       (.CI(LO),
        .CO(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED [3:1],addr_i_p1[4]}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED [3:1],S}));
LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1__0 
       (.I0(O1),
        .I1(I1),
        .O(S));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0_cntr_incr_decr_addn_f_17
   (O1,
    O2,
    O3,
    O4,
    O5,
    p_0_in,
    m_axi_sg_aclk,
    p_36_out,
    mm2s_halt,
    I3,
    I4,
    mm2s_scndry_resetn);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  input p_0_in;
  input m_axi_sg_aclk;
  input p_36_out;
  input mm2s_halt;
  input I3;
  input I4;
  input mm2s_scndry_resetn;

  wire I3;
  wire I4;
  wire LO;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire S11_out;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire [4:0]addr_i_p1;
  wire m_axi_sg_aclk;
  wire mm2s_halt;
  wire mm2s_scndry_resetn;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I ;
  wire p_0_in;
  wire p_36_out;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0000800000000000)) 
     FIFO_Full_i_1
       (.I0(addr_i_p1[2]),
        .I1(addr_i_p1[3]),
        .I2(addr_i_p1[0]),
        .I3(addr_i_p1[1]),
        .I4(addr_i_p1[4]),
        .I5(mm2s_scndry_resetn),
        .O(O5));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(O4),
        .S(p_0_in));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({LO,\n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(p_36_out),
        .DI({O1,O2,O3,O4}),
        .O(addr_i_p1[3:0]),
        .S({S2_out,S5_out,S8_out,S11_out}));
LUT4 #(
    .INIT(16'hFB04)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(mm2s_halt),
        .I1(I3),
        .I2(I4),
        .I3(O4),
        .O(S11_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(O3),
        .S(p_0_in));
LUT4 #(
    .INIT(16'hFB04)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(mm2s_halt),
        .I1(I3),
        .I2(I4),
        .I3(O3),
        .O(S8_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(O2),
        .S(p_0_in));
LUT4 #(
    .INIT(16'hFB04)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(mm2s_halt),
        .I1(I3),
        .I2(I4),
        .I3(O2),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(O1),
        .S(p_0_in));
LUT4 #(
    .INIT(16'hFB04)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1 
       (.I0(mm2s_halt),
        .I1(I3),
        .I2(I4),
        .I3(O1),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(\n_0_STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I ),
        .S(p_0_in));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4 
       (.CI(LO),
        .CO(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED [3:1],addr_i_p1[4]}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED [3:1],S}));
LUT4 #(
    .INIT(16'hFB04)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1 
       (.I0(mm2s_halt),
        .I1(I3),
        .I2(I4),
        .I3(\n_0_STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I ),
        .O(S));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0_cntr_incr_decr_addn_f_32
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    E,
    O7,
    SR,
    m_axi_sg_aclk,
    I2,
    m_axi_sg_aresetn,
    follower_empty_s2mm,
    follower_full_s2mm,
    I1,
    I5);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [0:0]E;
  output O7;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input I2;
  input m_axi_sg_aresetn;
  input follower_empty_s2mm;
  input follower_full_s2mm;
  input I1;
  input I5;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I5;
  wire LO;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire S;
  wire S11_out;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire [0:0]SR;
  wire [4:0]addr_i_p1;
  wire follower_empty_s2mm;
  wire follower_full_s2mm;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0000000008000000)) 
     FIFO_Full_i_1__2
       (.I0(addr_i_p1[3]),
        .I1(addr_i_p1[1]),
        .I2(addr_i_p1[2]),
        .I3(addr_i_p1[0]),
        .I4(m_axi_sg_aresetn),
        .I5(addr_i_p1[4]),
        .O(O6));
LUT6 #(
    .INIT(64'h8F8F8F8FFF8F8F8F)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1 
       (.I0(follower_empty_s2mm),
        .I1(O1),
        .I2(m_axi_sg_aresetn),
        .I3(follower_full_s2mm),
        .I4(I1),
        .I5(I5),
        .O(O7));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm[33]_i_1 
       (.I0(follower_empty_s2mm),
        .I1(O1),
        .O(E));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(O5),
        .S(SR));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({LO,\n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(I2),
        .DI({O2,O3,O4,O5}),
        .O(addr_i_p1[3:0]),
        .S({S2_out,S5_out,S8_out,S11_out}));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__7 
       (.I0(O5),
        .I1(O1),
        .I2(follower_empty_s2mm),
        .O(S11_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(O4),
        .S(SR));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__7 
       (.I0(O4),
        .I1(O1),
        .I2(follower_empty_s2mm),
        .O(S8_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(O3),
        .S(SR));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__2 
       (.I0(O3),
        .I1(O1),
        .I2(follower_empty_s2mm),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(O2),
        .S(SR));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1__2 
       (.I0(O2),
        .I1(O1),
        .I2(follower_empty_s2mm),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(O1),
        .S(SR));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4 
       (.CI(LO),
        .CO(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED [3:1],addr_i_p1[4]}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED [3:1],S}));
LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1__2 
       (.I0(O1),
        .I1(follower_empty_s2mm),
        .O(S));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0_cntr_incr_decr_addn_f_5
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    SR,
    O9,
    O10,
    O11,
    sig_eop_sent,
    O12,
    m_axi_s2mm_aclk,
    sig_wr_fifo,
    sig_tstrb_fifo_rdy,
    I2,
    sig_eop_halt_xfer,
    I3,
    I1,
    out,
    lsig_absorb2tlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I4,
    I5,
    I6,
    lsig_cmd_fetch_pause,
    sig_sm_pop_cmd_fifo,
    sig_need_cmd_flush,
    I12,
    p_1_in,
    p_2_in,
    I13,
    sig_eop_sent_reg);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output [0:0]SR;
  output O9;
  output O10;
  output O11;
  output sig_eop_sent;
  output O12;
  input m_axi_s2mm_aclk;
  input sig_wr_fifo;
  input sig_tstrb_fifo_rdy;
  input I2;
  input sig_eop_halt_xfer;
  input I3;
  input I1;
  input [0:0]out;
  input lsig_absorb2tlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I4;
  input I5;
  input I6;
  input lsig_cmd_fetch_pause;
  input sig_sm_pop_cmd_fifo;
  input sig_need_cmd_flush;
  input I12;
  input p_1_in;
  input p_2_in;
  input I13;
  input sig_eop_sent_reg;

  wire I1;
  wire I12;
  wire I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire LO;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire S;
  wire S11_out;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire [0:0]SR;
  wire [4:0]addr_i_p1;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ;
  wire n_0_sig_eop_sent_reg_i_4;
  wire [0:0]out;
  wire p_1_in;
  wire p_2_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_tstrb_fifo_rdy;
  wire sig_wr_fifo;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12 
       (.I0(sig_eop_halt_xfer),
        .I1(O1),
        .I2(p_1_in),
        .I3(p_2_in),
        .O(O10));
LUT6 #(
    .INIT(64'h0000000000800000)) 
     FIFO_Full_i_1__1
       (.I0(addr_i_p1[1]),
        .I1(addr_i_p1[3]),
        .I2(addr_i_p1[2]),
        .I3(O2),
        .I4(addr_i_p1[0]),
        .I5(addr_i_p1[4]),
        .O(O12));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT5 #(
    .INIT(32'h00F08080)) 
     \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(lsig_cmd_fetch_pause),
        .I1(O9),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(sig_need_cmd_flush),
        .O(O11));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(O6),
        .S(O2));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({LO,\n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({O3,O4,O5,O6}),
        .O(addr_i_p1[3:0]),
        .S({S2_out,S5_out,S8_out,S11_out}));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__5 
       (.I0(O6),
        .I1(I12),
        .O(S11_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(O5),
        .S(O2));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__5 
       (.I0(O5),
        .I1(I12),
        .O(S8_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(O4),
        .S(O2));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__1 
       (.I0(O4),
        .I1(I12),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(O3),
        .S(O2));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1__1 
       (.I0(O3),
        .I1(I12),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(O1),
        .S(O2));
LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O2));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4 
       (.CI(LO),
        .CO(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED [3:1],addr_i_p1[4]}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED [3:1],S}));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1__1 
       (.I0(O1),
        .I1(I12),
        .O(S));
LUT5 #(
    .INIT(32'hFFFF0200)) 
     \sig_btt_cntr[13]_i_1__0 
       (.I0(out),
        .I1(O1),
        .I2(lsig_absorb2tlast),
        .I3(I3),
        .I4(O8),
        .O(SR));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[13]_i_4 
       (.I0(O9),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O8));
LUT6 #(
    .INIT(64'hFFD0FFD0FFFFFFD0)) 
     sig_eop_halt_xfer_i_1
       (.I0(sig_tstrb_fifo_rdy),
        .I1(I2),
        .I2(sig_eop_halt_xfer),
        .I3(O8),
        .I4(I3),
        .I5(I1),
        .O(O7));
LUT5 #(
    .INIT(32'hFFFF0200)) 
     sig_eop_sent_reg_i_1
       (.I0(out),
        .I1(O1),
        .I2(lsig_absorb2tlast),
        .I3(I3),
        .I4(O9),
        .O(sig_eop_sent));
LUT5 #(
    .INIT(32'h00000001)) 
     sig_eop_sent_reg_i_3
       (.I0(n_0_sig_eop_sent_reg_i_4),
        .I1(O10),
        .I2(I4),
        .I3(I5),
        .I4(I6),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     sig_eop_sent_reg_i_4
       (.I0(sig_eop_halt_xfer),
        .I1(O1),
        .I2(I13),
        .O(n_0_sig_eop_sent_reg_i_4));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0_cntr_incr_decr_addn_f__parameterized0
   (sig_rd_empty,
    Addr,
    O1,
    S,
    SR,
    m_axi_s2mm_aclk,
    Clken,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_empty_0,
    sig_coelsc_reg_empty);
  output sig_rd_empty;
  output [0:1]Addr;
  output O1;
  input S;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input Clken;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rd_empty_0;
  input sig_coelsc_reg_empty;

  wire [0:1]Addr;
  wire Clken;
  wire O1;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0040)) 
     FIFO_Full_i_1__5
       (.I0(addr_i_p1[0]),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O1));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Addr[1]),
        .S(SR));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(Clken),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],Addr[0],Addr[1]}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
LUT4 #(
    .INIT(16'hAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__2 
       (.I0(Addr[1]),
        .I1(sig_rd_empty_0),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Addr[0]),
        .S(SR));
LUT4 #(
    .INIT(16'hAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__2 
       (.I0(Addr[0]),
        .I1(sig_rd_empty_0),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0_cntr_incr_decr_addn_f__parameterized0_25
   (sig_rd_empty,
    Addr,
    O1,
    S,
    SR,
    m_axi_sg_aclk,
    Clken,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I1);
  output sig_rd_empty;
  output [0:1]Addr;
  output O1;
  input S;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input Clken;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I1;

  wire [0:1]Addr;
  wire Clken;
  wire I1;
  wire O1;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire m_axi_sg_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_coelsc_reg_empty;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0040)) 
     FIFO_Full_i_1__4
       (.I0(addr_i_p1[0]),
        .I1(I1),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O1));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Addr[1]),
        .S(SR));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(Clken),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],Addr[0],Addr[1]}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
LUT4 #(
    .INIT(16'hAAA6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8 
       (.I0(Addr[1]),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .I3(sig_rd_empty),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Addr[0]),
        .S(SR));
LUT4 #(
    .INIT(16'hAAA6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8 
       (.I0(Addr[0]),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .I3(sig_rd_empty),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0_cntr_incr_decr_addn_f__parameterized0_27
   (O1,
    O2,
    O3,
    S,
    O4,
    S_0,
    SR,
    m_axi_sg_aclk,
    sig_wr_fifo,
    sig_coelsc_reg_empty,
    Dout,
    sig_rd_empty_0,
    I2);
  output O1;
  output O2;
  output O3;
  output S;
  output O4;
  input S_0;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_wr_fifo;
  input sig_coelsc_reg_empty;
  input [1:0]Dout;
  input sig_rd_empty_0;
  input I2;

  wire [1:0]Dout;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire S_0;
  wire [2:0]addr_i_p1;
  wire m_axi_sg_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_coelsc_reg_empty;
  wire sig_rd_empty_0;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0040)) 
     FIFO_Full_i_1__8
       (.I0(addr_i_p1[0]),
        .I1(I2),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O4));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(O3),
        .S(SR));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O2,O3}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S_0,S2_out,S5_out}));
LUT6 #(
    .INIT(64'h9A9A9A9A9AAA9A9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__6 
       (.I0(O3),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(Dout[1]),
        .I4(sig_rd_empty_0),
        .I5(Dout[0]),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(O2),
        .S(SR));
LUT6 #(
    .INIT(64'h9A9A9A9A9AAA9A9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__6 
       (.I0(O2),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(Dout[1]),
        .I4(sig_rd_empty_0),
        .I5(Dout[0]),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(O1),
        .S(SR));
LUT3 #(
    .INIT(8'hF2)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__3 
       (.I0(sig_coelsc_reg_empty),
        .I1(O1),
        .I2(sig_rd_empty_0),
        .O(S));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0_cntr_incr_decr_addn_f__parameterized0_3
   (O1,
    O2,
    O3,
    O4,
    S,
    SR,
    m_axi_s2mm_aclk,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    Dout);
  output O1;
  output O2;
  output O3;
  output O4;
  output S;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [0:0]Dout;

  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire S_0;
  wire [2:0]addr_i_p1;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_rd_empty_0;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0040)) 
     FIFO_Full_i_1__6
       (.I0(addr_i_p1[0]),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O4));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(O3),
        .S(SR));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(I1),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O2,O3}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S_0,S2_out,S5_out}));
LUT5 #(
    .INIT(32'h9A9AAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__3 
       (.I0(O3),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty_0),
        .I4(Dout),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(O2),
        .S(SR));
LUT5 #(
    .INIT(32'h9A9AAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__3 
       (.I0(O2),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty_0),
        .I4(Dout),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(O1),
        .S(SR));
LUT3 #(
    .INIT(8'hF4)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1 
       (.I0(O1),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .O(S));
LUT4 #(
    .INIT(16'hEEAE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__0 
       (.I0(O1),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .I3(Dout),
        .O(S_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0_cntr_incr_decr_addn_f__parameterized0_4
   (O1,
    O2,
    O3,
    O4,
    sig_sm_pop_cmd_fifo_ns,
    D,
    SR,
    m_axi_s2mm_aclk,
    sig_wr_fifo,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_pop_cmd_fifo,
    Q,
    sig_need_cmd_flush,
    p_7_out,
    Dout,
    I4);
  output O1;
  output O2;
  output O3;
  output O4;
  output sig_sm_pop_cmd_fifo_ns;
  output [0:0]D;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_wr_fifo;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_sm_pop_cmd_fifo;
  input [6:0]Q;
  input sig_need_cmd_flush;
  input p_7_out;
  input [0:0]Dout;
  input I4;

  wire [0:0]D;
  wire [0:0]Dout;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [6:0]Q;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire n_0_sig_sm_pop_cmd_fifo_i_2;
  wire p_7_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0080)) 
     FIFO_Full_i_1__7
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(addr_i_p1[0]),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000080000)) 
     \FSM_onehot_sig_cmdcntl_sm_state[6]_i_1 
       (.I0(I4),
        .I1(sig_need_cmd_flush),
        .I2(O1),
        .I3(Dout),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(D));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(O3),
        .S(SR));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O2,O3}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__4 
       (.I0(O3),
        .I1(O1),
        .I2(sig_sm_pop_cmd_fifo),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(O2),
        .S(SR));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__4 
       (.I0(O2),
        .I1(O1),
        .I2(sig_sm_pop_cmd_fifo),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(O1),
        .S(SR));
LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__1 
       (.I0(O1),
        .I1(sig_sm_pop_cmd_fifo),
        .O(S));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_sm_pop_cmd_fifo_i_1
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(n_0_sig_sm_pop_cmd_fifo_i_2),
        .O(sig_sm_pop_cmd_fifo_ns));
LUT6 #(
    .INIT(64'hFFFFFFFFFFC3FFF7)) 
     sig_sm_pop_cmd_fifo_i_2
       (.I0(sig_need_cmd_flush),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(O1),
        .I4(p_7_out),
        .I5(Dout),
        .O(n_0_sig_sm_pop_cmd_fifo_i_2));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0_cntr_incr_decr_addn_f__parameterized0_9
   (sig_rd_empty,
    O2,
    S,
    SR,
    m_axi_mm2s_aclk,
    O1,
    I1,
    sig_mstr2sf_cmd_valid,
    I2,
    DOBDO,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output sig_rd_empty;
  output O2;
  input S;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input O1;
  input I1;
  input sig_mstr2sf_cmd_valid;
  input I2;
  input [0:0]DOBDO;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire m_axi_mm2s_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_rd_empty;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0080)) 
     FIFO_Full_i_1__3
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(addr_i_p1[0]),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O2));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I ),
        .S(SR));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I }),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
LUT5 #(
    .INIT(32'hEFAA1055)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__1 
       (.I0(sig_rd_empty),
        .I1(I2),
        .I2(DOBDO),
        .I3(I3),
        .I4(\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I ),
        .O(S5_out));
LUT3 #(
    .INIT(8'h40)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__0 
       (.I0(O1),
        .I1(I1),
        .I2(sig_mstr2sf_cmd_valid),
        .O(sig_wr_fifo));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I ),
        .S(SR));
LUT5 #(
    .INIT(32'hEFAA1055)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__1 
       (.I0(sig_rd_empty),
        .I1(I2),
        .I2(DOBDO),
        .I3(I3),
        .I4(\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I ),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "dc_ss" *) 
module axi_dma_0_dc_ss
   (Q,
    O7,
    DI,
    S,
    I1,
    I6,
    I7,
    I4,
    I8,
    SR,
    E,
    m_axi_mm2s_aclk);
  output [1:0]Q;
  output O7;
  input [1:0]DI;
  input [1:0]S;
  input [2:0]I1;
  input I6;
  input I7;
  input I4;
  input I8;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [1:0]DI;
  wire [0:0]E;
  wire [2:0]I1;
  wire I4;
  wire I6;
  wire I7;
  wire I8;
  wire O7;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;

axi_dma_0_updn_cntr \gsym_dc.dc 
       (.DI(DI),
        .E(E),
        .I1(I1),
        .I4(I4),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O7(O7),
        .Q(Q),
        .S(S),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "dc_ss" *) 
module axi_dma_0_dc_ss__parameterized0
   (O2,
    O3,
    O1,
    O5,
    O6,
    D,
    O11,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_strm_tvalid,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I10,
    I11,
    I12,
    p_14_out,
    SR,
    m_axi_s2mm_aclk);
  output [0:0]O2;
  output O3;
  output O1;
  output O5;
  output O6;
  output [3:0]D;
  output O11;
  input [0:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_strm_tvalid;
  input I1;
  input [0:0]Q;
  input [6:0]I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I10;
  input I11;
  input I12;
  input p_14_out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire [3:0]D;
  wire [0:0]DIBDI;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [6:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O11;
  wire [0:0]O2;
  wire O3;
  wire O5;
  wire O6;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_14_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_strm_tvalid;

axi_dma_0_updn_cntr__parameterized0 \gsym_dc.dc 
       (.D(D),
        .DIBDI(DIBDI),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .O6(O6),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_14_out(p_14_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_strm_tvalid(sig_strm_tvalid));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_dma_0_dmem
   (O1,
    m_axi_sg_aclk,
    I1,
    Q,
    O2,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    m_axi_sg_rlast,
    I21,
    I22,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    sof_ftch_desc,
    I23,
    E);
  output [32:0]O1;
  input m_axi_sg_aclk;
  input I1;
  input [6:0]Q;
  input [5:0]O2;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input m_axi_sg_rlast;
  input I21;
  input I22;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input sof_ftch_desc;
  input [0:0]I23;
  input [0:0]E;

  wire [31:0]DI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire [0:0]I23;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [32:0]O1;
  wire [5:0]O2;
  wire [6:0]Q;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire n_0_RAM_reg_0_63_0_2;
  wire n_0_RAM_reg_0_63_12_14;
  wire n_0_RAM_reg_0_63_15_17;
  wire n_0_RAM_reg_0_63_18_20;
  wire n_0_RAM_reg_0_63_21_23;
  wire n_0_RAM_reg_0_63_24_26;
  wire n_0_RAM_reg_0_63_27_29;
  wire n_0_RAM_reg_0_63_30_32;
  wire n_0_RAM_reg_0_63_3_5;
  wire n_0_RAM_reg_0_63_6_8;
  wire n_0_RAM_reg_0_63_9_11;
  wire n_0_RAM_reg_64_127_0_2;
  wire n_0_RAM_reg_64_127_12_14;
  wire n_0_RAM_reg_64_127_15_17;
  wire n_0_RAM_reg_64_127_18_20;
  wire n_0_RAM_reg_64_127_21_23;
  wire n_0_RAM_reg_64_127_24_26;
  wire n_0_RAM_reg_64_127_27_29;
  wire n_0_RAM_reg_64_127_30_32;
  wire n_0_RAM_reg_64_127_3_5;
  wire n_0_RAM_reg_64_127_6_8;
  wire n_0_RAM_reg_64_127_9_11;
  wire n_1_RAM_reg_0_63_0_2;
  wire n_1_RAM_reg_0_63_12_14;
  wire n_1_RAM_reg_0_63_15_17;
  wire n_1_RAM_reg_0_63_18_20;
  wire n_1_RAM_reg_0_63_21_23;
  wire n_1_RAM_reg_0_63_24_26;
  wire n_1_RAM_reg_0_63_27_29;
  wire n_1_RAM_reg_0_63_30_32;
  wire n_1_RAM_reg_0_63_3_5;
  wire n_1_RAM_reg_0_63_6_8;
  wire n_1_RAM_reg_0_63_9_11;
  wire n_1_RAM_reg_64_127_0_2;
  wire n_1_RAM_reg_64_127_12_14;
  wire n_1_RAM_reg_64_127_15_17;
  wire n_1_RAM_reg_64_127_18_20;
  wire n_1_RAM_reg_64_127_21_23;
  wire n_1_RAM_reg_64_127_24_26;
  wire n_1_RAM_reg_64_127_27_29;
  wire n_1_RAM_reg_64_127_30_32;
  wire n_1_RAM_reg_64_127_3_5;
  wire n_1_RAM_reg_64_127_6_8;
  wire n_1_RAM_reg_64_127_9_11;
  wire n_2_RAM_reg_0_63_0_2;
  wire n_2_RAM_reg_0_63_12_14;
  wire n_2_RAM_reg_0_63_15_17;
  wire n_2_RAM_reg_0_63_18_20;
  wire n_2_RAM_reg_0_63_21_23;
  wire n_2_RAM_reg_0_63_24_26;
  wire n_2_RAM_reg_0_63_27_29;
  wire n_2_RAM_reg_0_63_30_32;
  wire n_2_RAM_reg_0_63_3_5;
  wire n_2_RAM_reg_0_63_6_8;
  wire n_2_RAM_reg_0_63_9_11;
  wire n_2_RAM_reg_64_127_0_2;
  wire n_2_RAM_reg_64_127_12_14;
  wire n_2_RAM_reg_64_127_15_17;
  wire n_2_RAM_reg_64_127_18_20;
  wire n_2_RAM_reg_64_127_21_23;
  wire n_2_RAM_reg_64_127_24_26;
  wire n_2_RAM_reg_64_127_27_29;
  wire n_2_RAM_reg_64_127_30_32;
  wire n_2_RAM_reg_64_127_3_5;
  wire n_2_RAM_reg_64_127_6_8;
  wire n_2_RAM_reg_64_127_9_11;
  wire [32:0]p_0_out;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;

RAM64M RAM_reg_0_63_0_2
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[0]),
        .DIB(DI[1]),
        .DIC(DI[2]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_0_63_0_2),
        .DOB(n_1_RAM_reg_0_63_0_2),
        .DOC(n_2_RAM_reg_0_63_0_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I1));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_0_2_i_1
       (.I0(m_axi_sg_rdata[0]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[0]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_0_2_i_2
       (.I0(m_axi_sg_rdata[1]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[1]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_0_2_i_3
       (.I0(m_axi_sg_rdata[2]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[2]));
RAM64M RAM_reg_0_63_12_14
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[12]),
        .DIB(DI[13]),
        .DIC(DI[14]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_0_63_12_14),
        .DOB(n_1_RAM_reg_0_63_12_14),
        .DOC(n_2_RAM_reg_0_63_12_14),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I9));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_12_14_i_1
       (.I0(m_axi_sg_rdata[12]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[12]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_12_14_i_2
       (.I0(m_axi_sg_rdata[13]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[13]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_12_14_i_3
       (.I0(m_axi_sg_rdata[14]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[14]));
RAM64M RAM_reg_0_63_15_17
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[15]),
        .DIB(DI[16]),
        .DIC(DI[17]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_0_63_15_17),
        .DOB(n_1_RAM_reg_0_63_15_17),
        .DOC(n_2_RAM_reg_0_63_15_17),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I11));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_15_17_i_1
       (.I0(m_axi_sg_rdata[15]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[15]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_15_17_i_2
       (.I0(m_axi_sg_rdata[16]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[16]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_15_17_i_3
       (.I0(m_axi_sg_rdata[17]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[17]));
RAM64M RAM_reg_0_63_18_20
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[18]),
        .DIB(DI[19]),
        .DIC(DI[20]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_0_63_18_20),
        .DOB(n_1_RAM_reg_0_63_18_20),
        .DOC(n_2_RAM_reg_0_63_18_20),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I13));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_18_20_i_1
       (.I0(m_axi_sg_rdata[18]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[18]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_18_20_i_2
       (.I0(m_axi_sg_rdata[19]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[19]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_18_20_i_3
       (.I0(m_axi_sg_rdata[20]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[20]));
RAM64M RAM_reg_0_63_21_23
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[21]),
        .DIB(DI[22]),
        .DIC(DI[23]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_0_63_21_23),
        .DOB(n_1_RAM_reg_0_63_21_23),
        .DOC(n_2_RAM_reg_0_63_21_23),
        .DOD(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I15));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_21_23_i_1
       (.I0(m_axi_sg_rdata[21]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[21]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_21_23_i_2
       (.I0(m_axi_sg_rdata[22]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[22]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_21_23_i_3
       (.I0(m_axi_sg_rdata[23]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[23]));
RAM64M RAM_reg_0_63_24_26
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[24]),
        .DIB(DI[25]),
        .DIC(DI[26]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_0_63_24_26),
        .DOB(n_1_RAM_reg_0_63_24_26),
        .DOC(n_2_RAM_reg_0_63_24_26),
        .DOD(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I17));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_24_26_i_1
       (.I0(m_axi_sg_rdata[24]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[24]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_24_26_i_2
       (.I0(m_axi_sg_rdata[25]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[25]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_24_26_i_3
       (.I0(m_axi_sg_rdata[26]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[26]));
RAM64M RAM_reg_0_63_27_29
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[27]),
        .DIB(DI[28]),
        .DIC(DI[29]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_0_63_27_29),
        .DOB(n_1_RAM_reg_0_63_27_29),
        .DOC(n_2_RAM_reg_0_63_27_29),
        .DOD(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I19));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_27_29_i_1
       (.I0(m_axi_sg_rdata[27]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[27]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_27_29_i_2
       (.I0(m_axi_sg_rdata[28]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[28]));
LUT3 #(
    .INIT(8'hBA)) 
     RAM_reg_0_63_27_29_i_3
       (.I0(m_axi_sg_rdata[29]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[29]));
RAM64M RAM_reg_0_63_30_32
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[30]),
        .DIB(DI[31]),
        .DIC(m_axi_sg_rlast),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_0_63_30_32),
        .DOB(n_1_RAM_reg_0_63_30_32),
        .DOC(n_2_RAM_reg_0_63_30_32),
        .DOD(NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I21));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_30_32_i_1
       (.I0(m_axi_sg_rdata[30]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[30]));
LUT3 #(
    .INIT(8'hBA)) 
     RAM_reg_0_63_30_32_i_2
       (.I0(m_axi_sg_rdata[31]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[31]));
RAM64M RAM_reg_0_63_3_5
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[3]),
        .DIB(DI[4]),
        .DIC(DI[5]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_0_63_3_5),
        .DOB(n_1_RAM_reg_0_63_3_5),
        .DOC(n_2_RAM_reg_0_63_3_5),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I3));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_3_5_i_1
       (.I0(m_axi_sg_rdata[3]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[3]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_3_5_i_2
       (.I0(m_axi_sg_rdata[4]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[4]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_3_5_i_3
       (.I0(m_axi_sg_rdata[5]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[5]));
RAM64M RAM_reg_0_63_6_8
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[6]),
        .DIB(DI[7]),
        .DIC(DI[8]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_0_63_6_8),
        .DOB(n_1_RAM_reg_0_63_6_8),
        .DOC(n_2_RAM_reg_0_63_6_8),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I5));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_6_8_i_1
       (.I0(m_axi_sg_rdata[6]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[6]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_6_8_i_2
       (.I0(m_axi_sg_rdata[7]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[7]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_6_8_i_3
       (.I0(m_axi_sg_rdata[8]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[8]));
RAM64M RAM_reg_0_63_9_11
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[9]),
        .DIB(DI[10]),
        .DIC(DI[11]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_0_63_9_11),
        .DOB(n_1_RAM_reg_0_63_9_11),
        .DOC(n_2_RAM_reg_0_63_9_11),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I7));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_9_11_i_1
       (.I0(m_axi_sg_rdata[9]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[9]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_9_11_i_2
       (.I0(m_axi_sg_rdata[10]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[10]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_9_11_i_3
       (.I0(m_axi_sg_rdata[11]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[11]));
RAM64M RAM_reg_64_127_0_2
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[0]),
        .DIB(DI[1]),
        .DIC(DI[2]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_64_127_0_2),
        .DOB(n_1_RAM_reg_64_127_0_2),
        .DOC(n_2_RAM_reg_64_127_0_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I2));
RAM64M RAM_reg_64_127_12_14
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[12]),
        .DIB(DI[13]),
        .DIC(DI[14]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_64_127_12_14),
        .DOB(n_1_RAM_reg_64_127_12_14),
        .DOC(n_2_RAM_reg_64_127_12_14),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I10));
RAM64M RAM_reg_64_127_15_17
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[15]),
        .DIB(DI[16]),
        .DIC(DI[17]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_64_127_15_17),
        .DOB(n_1_RAM_reg_64_127_15_17),
        .DOC(n_2_RAM_reg_64_127_15_17),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I12));
RAM64M RAM_reg_64_127_18_20
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[18]),
        .DIB(DI[19]),
        .DIC(DI[20]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_64_127_18_20),
        .DOB(n_1_RAM_reg_64_127_18_20),
        .DOC(n_2_RAM_reg_64_127_18_20),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I14));
RAM64M RAM_reg_64_127_21_23
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[21]),
        .DIB(DI[22]),
        .DIC(DI[23]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_64_127_21_23),
        .DOB(n_1_RAM_reg_64_127_21_23),
        .DOC(n_2_RAM_reg_64_127_21_23),
        .DOD(NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I16));
RAM64M RAM_reg_64_127_24_26
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[24]),
        .DIB(DI[25]),
        .DIC(DI[26]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_64_127_24_26),
        .DOB(n_1_RAM_reg_64_127_24_26),
        .DOC(n_2_RAM_reg_64_127_24_26),
        .DOD(NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I18));
RAM64M RAM_reg_64_127_27_29
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[27]),
        .DIB(DI[28]),
        .DIC(DI[29]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_64_127_27_29),
        .DOB(n_1_RAM_reg_64_127_27_29),
        .DOC(n_2_RAM_reg_64_127_27_29),
        .DOD(NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I20));
RAM64M RAM_reg_64_127_30_32
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[30]),
        .DIB(DI[31]),
        .DIC(m_axi_sg_rlast),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_64_127_30_32),
        .DOB(n_1_RAM_reg_64_127_30_32),
        .DOC(n_2_RAM_reg_64_127_30_32),
        .DOD(NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I22));
RAM64M RAM_reg_64_127_3_5
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[3]),
        .DIB(DI[4]),
        .DIC(DI[5]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_64_127_3_5),
        .DOB(n_1_RAM_reg_64_127_3_5),
        .DOC(n_2_RAM_reg_64_127_3_5),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I4));
RAM64M RAM_reg_64_127_6_8
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[6]),
        .DIB(DI[7]),
        .DIC(DI[8]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_64_127_6_8),
        .DOB(n_1_RAM_reg_64_127_6_8),
        .DOC(n_2_RAM_reg_64_127_6_8),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I6));
RAM64M RAM_reg_64_127_9_11
       (.ADDRA(Q[5:0]),
        .ADDRB(Q[5:0]),
        .ADDRC(Q[5:0]),
        .ADDRD(O2),
        .DIA(DI[9]),
        .DIB(DI[10]),
        .DIC(DI[11]),
        .DID(1'b0),
        .DOA(n_0_RAM_reg_64_127_9_11),
        .DOB(n_1_RAM_reg_64_127_9_11),
        .DOC(n_2_RAM_reg_64_127_9_11),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(m_axi_sg_aclk),
        .WE(I8));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[0]_i_1 
       (.I0(n_0_RAM_reg_64_127_0_2),
        .I1(Q[6]),
        .I2(n_0_RAM_reg_0_63_0_2),
        .O(p_0_out[0]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[10]_i_1 
       (.I0(n_1_RAM_reg_64_127_9_11),
        .I1(Q[6]),
        .I2(n_1_RAM_reg_0_63_9_11),
        .O(p_0_out[10]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[11]_i_1 
       (.I0(n_2_RAM_reg_64_127_9_11),
        .I1(Q[6]),
        .I2(n_2_RAM_reg_0_63_9_11),
        .O(p_0_out[11]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[12]_i_1 
       (.I0(n_0_RAM_reg_64_127_12_14),
        .I1(Q[6]),
        .I2(n_0_RAM_reg_0_63_12_14),
        .O(p_0_out[12]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[13]_i_1 
       (.I0(n_1_RAM_reg_64_127_12_14),
        .I1(Q[6]),
        .I2(n_1_RAM_reg_0_63_12_14),
        .O(p_0_out[13]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[14]_i_1 
       (.I0(n_2_RAM_reg_64_127_12_14),
        .I1(Q[6]),
        .I2(n_2_RAM_reg_0_63_12_14),
        .O(p_0_out[14]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[15]_i_1 
       (.I0(n_0_RAM_reg_64_127_15_17),
        .I1(Q[6]),
        .I2(n_0_RAM_reg_0_63_15_17),
        .O(p_0_out[15]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[16]_i_1 
       (.I0(n_1_RAM_reg_64_127_15_17),
        .I1(Q[6]),
        .I2(n_1_RAM_reg_0_63_15_17),
        .O(p_0_out[16]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[17]_i_1 
       (.I0(n_2_RAM_reg_64_127_15_17),
        .I1(Q[6]),
        .I2(n_2_RAM_reg_0_63_15_17),
        .O(p_0_out[17]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[18]_i_1 
       (.I0(n_0_RAM_reg_64_127_18_20),
        .I1(Q[6]),
        .I2(n_0_RAM_reg_0_63_18_20),
        .O(p_0_out[18]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[19]_i_1 
       (.I0(n_1_RAM_reg_64_127_18_20),
        .I1(Q[6]),
        .I2(n_1_RAM_reg_0_63_18_20),
        .O(p_0_out[19]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[1]_i_1 
       (.I0(n_1_RAM_reg_64_127_0_2),
        .I1(Q[6]),
        .I2(n_1_RAM_reg_0_63_0_2),
        .O(p_0_out[1]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[20]_i_1 
       (.I0(n_2_RAM_reg_64_127_18_20),
        .I1(Q[6]),
        .I2(n_2_RAM_reg_0_63_18_20),
        .O(p_0_out[20]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[21]_i_1 
       (.I0(n_0_RAM_reg_64_127_21_23),
        .I1(Q[6]),
        .I2(n_0_RAM_reg_0_63_21_23),
        .O(p_0_out[21]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[22]_i_1 
       (.I0(n_1_RAM_reg_64_127_21_23),
        .I1(Q[6]),
        .I2(n_1_RAM_reg_0_63_21_23),
        .O(p_0_out[22]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[23]_i_1 
       (.I0(n_2_RAM_reg_64_127_21_23),
        .I1(Q[6]),
        .I2(n_2_RAM_reg_0_63_21_23),
        .O(p_0_out[23]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[24]_i_1 
       (.I0(n_0_RAM_reg_64_127_24_26),
        .I1(Q[6]),
        .I2(n_0_RAM_reg_0_63_24_26),
        .O(p_0_out[24]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[25]_i_1 
       (.I0(n_1_RAM_reg_64_127_24_26),
        .I1(Q[6]),
        .I2(n_1_RAM_reg_0_63_24_26),
        .O(p_0_out[25]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[26]_i_1 
       (.I0(n_2_RAM_reg_64_127_24_26),
        .I1(Q[6]),
        .I2(n_2_RAM_reg_0_63_24_26),
        .O(p_0_out[26]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[27]_i_1 
       (.I0(n_0_RAM_reg_64_127_27_29),
        .I1(Q[6]),
        .I2(n_0_RAM_reg_0_63_27_29),
        .O(p_0_out[27]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[28]_i_1 
       (.I0(n_1_RAM_reg_64_127_27_29),
        .I1(Q[6]),
        .I2(n_1_RAM_reg_0_63_27_29),
        .O(p_0_out[28]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[29]_i_1 
       (.I0(n_2_RAM_reg_64_127_27_29),
        .I1(Q[6]),
        .I2(n_2_RAM_reg_0_63_27_29),
        .O(p_0_out[29]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[2]_i_1 
       (.I0(n_2_RAM_reg_64_127_0_2),
        .I1(Q[6]),
        .I2(n_2_RAM_reg_0_63_0_2),
        .O(p_0_out[2]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[30]_i_1 
       (.I0(n_0_RAM_reg_64_127_30_32),
        .I1(Q[6]),
        .I2(n_0_RAM_reg_0_63_30_32),
        .O(p_0_out[30]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[31]_i_1 
       (.I0(n_1_RAM_reg_64_127_30_32),
        .I1(Q[6]),
        .I2(n_1_RAM_reg_0_63_30_32),
        .O(p_0_out[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[32]_i_3 
       (.I0(n_2_RAM_reg_64_127_30_32),
        .I1(Q[6]),
        .I2(n_2_RAM_reg_0_63_30_32),
        .O(p_0_out[32]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[3]_i_1 
       (.I0(n_0_RAM_reg_64_127_3_5),
        .I1(Q[6]),
        .I2(n_0_RAM_reg_0_63_3_5),
        .O(p_0_out[3]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[4]_i_1 
       (.I0(n_1_RAM_reg_64_127_3_5),
        .I1(Q[6]),
        .I2(n_1_RAM_reg_0_63_3_5),
        .O(p_0_out[4]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[5]_i_1 
       (.I0(n_2_RAM_reg_64_127_3_5),
        .I1(Q[6]),
        .I2(n_2_RAM_reg_0_63_3_5),
        .O(p_0_out[5]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[6]_i_1 
       (.I0(n_0_RAM_reg_64_127_6_8),
        .I1(Q[6]),
        .I2(n_0_RAM_reg_0_63_6_8),
        .O(p_0_out[6]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[7]_i_1 
       (.I0(n_1_RAM_reg_64_127_6_8),
        .I1(Q[6]),
        .I2(n_1_RAM_reg_0_63_6_8),
        .O(p_0_out[7]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[8]_i_1__0 
       (.I0(n_2_RAM_reg_64_127_6_8),
        .I1(Q[6]),
        .I2(n_2_RAM_reg_0_63_6_8),
        .O(p_0_out[8]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[9]_i_1 
       (.I0(n_0_RAM_reg_64_127_9_11),
        .I1(Q[6]),
        .I2(n_0_RAM_reg_0_63_9_11),
        .O(p_0_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(O1[0]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[10]),
        .Q(O1[10]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[11]),
        .Q(O1[11]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[12]),
        .Q(O1[12]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[13]),
        .Q(O1[13]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[14]),
        .Q(O1[14]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[15]),
        .Q(O1[15]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[16]),
        .Q(O1[16]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[17]),
        .Q(O1[17]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[18]),
        .Q(O1[18]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[19]),
        .Q(O1[19]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(O1[1]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[20]),
        .Q(O1[20]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[21]),
        .Q(O1[21]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[22]),
        .Q(O1[22]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[23]),
        .Q(O1[23]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[24]),
        .Q(O1[24]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[25]),
        .Q(O1[25]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[26]),
        .Q(O1[26]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[27]),
        .Q(O1[27]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[28]),
        .Q(O1[28]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[29]),
        .Q(O1[29]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(O1[2]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[30]),
        .Q(O1[30]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[31]),
        .Q(O1[31]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[32]),
        .Q(O1[32]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[3]),
        .Q(O1[3]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[4]),
        .Q(O1[4]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[5]),
        .Q(O1[5]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[6]),
        .Q(O1[6]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[7]),
        .Q(O1[7]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[8]),
        .Q(O1[8]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_0_out[9]),
        .Q(O1[9]),
        .R(I23));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_dma_0_dmem__parameterized0
   (O8,
    O9,
    O10,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    SR,
    E,
    p_0_out,
    m_axi_s2mm_aclk);
  output O8;
  output [8:0]O9;
  output O10;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output [4:0]O23;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [0:0]SR;
  input [0:0]E;
  input [8:0]p_0_out;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire O10;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O20;
  wire O21;
  wire O22;
  wire [4:0]O23;
  wire O8;
  wire [8:0]O9;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_0_sig_xfer_len_reg[4]_i_2 ;
  wire \n_0_sig_xfer_len_reg[4]_i_3 ;
  wire [8:0]p_0_out;
  wire sig_child_qual_first_of_2;
  wire sig_csm_pop_child_cmd;
  wire [1:0]sig_xfer_address;

(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT3 #(
    .INIT(8'h8A)) 
     \FSM_onehot_sig_csm_state[2]_i_2 
       (.I0(O9[7]),
        .I1(O9[8]),
        .I2(sig_child_qual_first_of_2),
        .O(O10));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(O9[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(O9[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(O9[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[3]),
        .Q(O9[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[4]),
        .Q(O9[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[5]),
        .Q(O9[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[6]),
        .Q(O9[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[7]),
        .Q(O9[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[8]),
        .Q(O9[8]),
        .R(SR));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[1]_i_4 
       (.I0(O9[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(O16));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[2]_i_4 
       (.I0(O9[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(O17));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[3]_i_4 
       (.I0(O9[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(O18));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[4]_i_4 
       (.I0(O9[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(O19));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[5]_i_4 
       (.I0(O9[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(O20));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[6]_i_4 
       (.I0(O9[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(O21));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[7]_i_4 
       (.I0(O9[6]),
        .I1(sig_csm_pop_child_cmd),
        .O(O22));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT3 #(
    .INIT(8'h2F)) 
     sig_xfer_is_seq_reg_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(O9[8]),
        .I2(O9[7]),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT5 #(
    .INIT(32'h777E8881)) 
     \sig_xfer_len_reg[0]_i_1 
       (.I0(sig_xfer_address[1]),
        .I1(O9[1]),
        .I2(sig_xfer_address[0]),
        .I3(O9[0]),
        .I4(O9[2]),
        .O(O23[0]));
LUT6 #(
    .INIT(64'h57FFFFFEA8000001)) 
     \sig_xfer_len_reg[1]_i_1 
       (.I0(O9[2]),
        .I1(O9[0]),
        .I2(sig_xfer_address[0]),
        .I3(O9[1]),
        .I4(sig_xfer_address[1]),
        .I5(O9[3]),
        .O(O23[1]));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT4 #(
    .INIT(16'hBD42)) 
     \sig_xfer_len_reg[2]_i_1 
       (.I0(\n_0_sig_xfer_len_reg[4]_i_2 ),
        .I1(O9[3]),
        .I2(\n_0_sig_xfer_len_reg[4]_i_3 ),
        .I3(O9[4]),
        .O(O23[2]));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT5 #(
    .INIT(32'hBFFD4002)) 
     \sig_xfer_len_reg[3]_i_1 
       (.I0(\n_0_sig_xfer_len_reg[4]_i_2 ),
        .I1(O9[4]),
        .I2(\n_0_sig_xfer_len_reg[4]_i_3 ),
        .I3(O9[3]),
        .I4(O9[5]),
        .O(O23[3]));
LUT6 #(
    .INIT(64'hBFFFFFFD40000002)) 
     \sig_xfer_len_reg[4]_i_1 
       (.I0(\n_0_sig_xfer_len_reg[4]_i_2 ),
        .I1(O9[5]),
        .I2(O9[3]),
        .I3(\n_0_sig_xfer_len_reg[4]_i_3 ),
        .I4(O9[4]),
        .I5(O9[6]),
        .O(O23[4]));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT5 #(
    .INIT(32'h02808001)) 
     \sig_xfer_len_reg[4]_i_2 
       (.I0(O9[2]),
        .I1(O9[0]),
        .I2(sig_xfer_address[0]),
        .I3(O9[1]),
        .I4(sig_xfer_address[1]),
        .O(\n_0_sig_xfer_len_reg[4]_i_2 ));
LUT5 #(
    .INIT(32'hAA808000)) 
     \sig_xfer_len_reg[4]_i_3 
       (.I0(O9[2]),
        .I1(O9[0]),
        .I2(sig_xfer_address[0]),
        .I3(O9[1]),
        .I4(sig_xfer_address[1]),
        .O(\n_0_sig_xfer_len_reg[4]_i_3 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0_dynshreg_f
   (Dout,
    I2,
    Din,
    I1,
    I3,
    I4,
    I5,
    m_axi_sg_aclk);
  output [0:33]Dout;
  input I2;
  input [0:33]Din;
  input I1;
  input I3;
  input I4;
  input I5;
  input m_axi_sg_aclk;

  wire [0:33]Din;
  wire [0:33]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire m_axi_sg_aclk;

(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[10]),
        .Q(Dout[10]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[11]),
        .Q(Dout[11]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[12]),
        .Q(Dout[12]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[13]),
        .Q(Dout[13]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[14]),
        .Q(Dout[14]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[15]),
        .Q(Dout[15]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[16]),
        .Q(Dout[16]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[17]),
        .Q(Dout[17]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[18]),
        .Q(Dout[18]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[19]),
        .Q(Dout[19]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[20]),
        .Q(Dout[20]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[21]),
        .Q(Dout[21]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[22]),
        .Q(Dout[22]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[23]),
        .Q(Dout[23]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[24]),
        .Q(Dout[24]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[25]),
        .Q(Dout[25]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[26]),
        .Q(Dout[26]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[27]),
        .Q(Dout[27]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[28]),
        .Q(Dout[28]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[29]),
        .Q(Dout[29]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[30]),
        .Q(Dout[30]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[31]),
        .Q(Dout[31]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[32]),
        .Q(Dout[32]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[33]),
        .Q(Dout[33]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[4]),
        .Q(Dout[4]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[5]),
        .Q(Dout[5]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[6]),
        .Q(Dout[6]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[7]),
        .Q(Dout[7]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[8]),
        .Q(Dout[8]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(I4),
        .A3(I5),
        .CE(I2),
        .CLK(m_axi_sg_aclk),
        .D(Din[9]),
        .Q(Dout[9]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0_dynshreg_f__parameterized0
   (O1,
    O2,
    Clken,
    Dout,
    I2,
    m_axi_s2mm_bvalid,
    I1,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bresp,
    Addr,
    m_axi_s2mm_aclk);
  output O1;
  output O2;
  output Clken;
  input [0:0]Dout;
  input [1:0]I2;
  input m_axi_s2mm_bvalid;
  input I1;
  input sig_inhibit_rdy_n;
  input [1:0]m_axi_s2mm_bresp;
  input [0:1]Addr;
  input m_axi_s2mm_aclk;

  wire [0:1]Addr;
  wire Clken;
  wire [0:0]Dout;
  wire I1;
  wire [1:0]I2;
  wire O1;
  wire O2;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire sig_inhibit_rdy_n;
  wire [1:0]sig_wresp_sfifo_out;

(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT4 #(
    .INIT(16'h5444)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(Dout),
        .I1(I2[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT4 #(
    .INIT(16'h5504)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(Dout),
        .I1(sig_wresp_sfifo_out[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(I2[1]),
        .O(O2));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(I1),
        .I2(sig_inhibit_rdy_n),
        .O(Clken));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(Addr[1]),
        .A1(Addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Clken),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(Addr[1]),
        .A1(Addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Clken),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0_dynshreg_f__parameterized0_26
   (Clken,
    O1,
    O3,
    O4,
    m_axi_sg_bvalid,
    I1,
    sig_inhibit_rdy_n,
    Dout,
    D,
    m_axi_sg_bresp,
    Addr,
    m_axi_sg_aclk);
  output Clken;
  output O1;
  output [0:0]O3;
  output O4;
  input m_axi_sg_bvalid;
  input I1;
  input sig_inhibit_rdy_n;
  input [0:0]Dout;
  input [1:0]D;
  input [1:0]m_axi_sg_bresp;
  input [0:1]Addr;
  input m_axi_sg_aclk;

  wire [0:1]Addr;
  wire Clken;
  wire [1:0]D;
  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire [0:0]O3;
  wire O4;
  wire m_axi_sg_aclk;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_wresp_sfifo_out;

(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT4 #(
    .INIT(16'h5540)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(Dout),
        .I1(O3),
        .I2(sig_wresp_sfifo_out),
        .I3(D[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT4 #(
    .INIT(16'h5504)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(Dout),
        .I1(O3),
        .I2(sig_wresp_sfifo_out),
        .I3(D[1]),
        .O(O4));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__5 
       (.I0(m_axi_sg_bvalid),
        .I1(I1),
        .I2(sig_inhibit_rdy_n),
        .O(Clken));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(Addr[1]),
        .A1(Addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Clken),
        .CLK(m_axi_sg_aclk),
        .D(m_axi_sg_bresp[1]),
        .Q(O3));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(Addr[1]),
        .A1(Addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Clken),
        .CLK(m_axi_sg_aclk),
        .D(m_axi_sg_bresp[0]),
        .Q(sig_wresp_sfifo_out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0_dynshreg_f__parameterized1
   (S,
    Dout,
    sig_push_coelsc_reg,
    sig_wr_fifo,
    O4,
    p_4_out,
    O5,
    O1,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    O2,
    I1,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    D,
    I3,
    Din,
    I2,
    I4,
    m_axi_sg_aclk);
  output S;
  output [2:0]Dout;
  output sig_push_coelsc_reg;
  output sig_wr_fifo;
  output O4;
  output p_4_out;
  output O5;
  input O1;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input O2;
  input I1;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [2:0]D;
  input [0:0]I3;
  input [2:0]Din;
  input I2;
  input I4;
  input m_axi_sg_aclk;

  wire [2:0]D;
  wire [2:0]Din;
  wire [2:0]Dout;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O4;
  wire O5;
  wire S;
  wire m_axi_sg_aclk;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

LUT5 #(
    .INIT(32'h0000FB00)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(Dout[1]),
        .I1(sig_rd_empty_0),
        .I2(Dout[2]),
        .I3(sig_coelsc_reg_empty),
        .I4(O1),
        .O(sig_push_coelsc_reg));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(Dout[2]),
        .I1(D[0]),
        .I2(Dout[1]),
        .O(p_4_out));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(Dout[1]),
        .I1(D[0]),
        .I2(Dout[2]),
        .I3(D[2]),
        .I4(I3),
        .I5(D[1]),
        .O(O5));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(Dout[0]),
        .O(O4));
LUT4 #(
    .INIT(16'h0400)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__6 
       (.I0(O2),
        .I1(I1),
        .I2(sig_tlast_err_stop),
        .I3(sig_push_to_wsc),
        .O(sig_wr_fifo));
LUT5 #(
    .INIT(32'hEEEEEAEE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__2 
       (.I0(O1),
        .I1(sig_coelsc_reg_empty),
        .I2(Dout[2]),
        .I3(sig_rd_empty_0),
        .I4(Dout[1]),
        .O(S));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I4),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I4),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I4),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0_dynshreg_f__parameterized2
   (out,
    p_36_out,
    O3,
    I1,
    I2,
    I3,
    I4,
    m_axi_sg_aclk);
  output [22:0]out;
  input p_36_out;
  input [22:0]O3;
  input I1;
  input I2;
  input I3;
  input I4;
  input m_axi_sg_aclk;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [22:0]O3;
  wire m_axi_sg_aclk;
  wire [22:0]out;
  wire p_36_out;

(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[0]),
        .Q(out[0]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][10]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[10]),
        .Q(out[10]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][11]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[11]),
        .Q(out[11]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][12]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[12]),
        .Q(out[12]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][13]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[13]),
        .Q(out[13]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][14]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[14]),
        .Q(out[14]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][15]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[15]),
        .Q(out[15]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][16]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[16]),
        .Q(out[16]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][17]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[17]),
        .Q(out[17]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][18]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[18]),
        .Q(out[18]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][19]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[19]),
        .Q(out[19]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[1]),
        .Q(out[1]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][20]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[20]),
        .Q(out[20]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][21]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[21]),
        .Q(out[21]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][22]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[22]),
        .Q(out[22]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[2]),
        .Q(out[2]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[3]),
        .Q(out[3]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[4]),
        .Q(out[4]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[5]),
        .Q(out[5]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[6]),
        .Q(out[6]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[7]),
        .Q(out[7]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[8]),
        .Q(out[8]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][9]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(O3[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0_dynshreg_f__parameterized3
   (fifo_wren2_out,
    out,
    s_axis_s2mm_sts_tvalid,
    FIFO_Full,
    tag_stripped,
    s2mm_scndry_resetn,
    in,
    I1,
    I2,
    I3,
    I4,
    m_axi_sg_aclk);
  output fifo_wren2_out;
  output [32:0]out;
  input s_axis_s2mm_sts_tvalid;
  input FIFO_Full;
  input tag_stripped;
  input s2mm_scndry_resetn;
  input [0:32]in;
  input I1;
  input I2;
  input I3;
  input I4;
  input m_axi_sg_aclk;

  wire FIFO_Full;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire fifo_wren2_out;
  wire [0:32]in;
  wire m_axi_sg_aclk;
  wire [32:0]out;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_sts_tvalid;
  wire tag_stripped;

(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[32]),
        .Q(out[0]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][10]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[22]),
        .Q(out[10]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][11]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[21]),
        .Q(out[11]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][12]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[20]),
        .Q(out[12]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][13]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[19]),
        .Q(out[13]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][14]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[18]),
        .Q(out[14]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][15]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[17]),
        .Q(out[15]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][16]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[16]),
        .Q(out[16]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][17]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[15]),
        .Q(out[17]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][18]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[14]),
        .Q(out[18]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][19]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[13]),
        .Q(out[19]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[31]),
        .Q(out[1]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][20]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[12]),
        .Q(out[20]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][21]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[11]),
        .Q(out[21]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][22]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[10]),
        .Q(out[22]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][23]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[9]),
        .Q(out[23]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][24]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][24]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[8]),
        .Q(out[24]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][25]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][25]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[7]),
        .Q(out[25]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][26]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][26]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[6]),
        .Q(out[26]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][27]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][27]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[5]),
        .Q(out[27]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][28]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][28]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[4]),
        .Q(out[28]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][29]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][29]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[3]),
        .Q(out[29]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[30]),
        .Q(out[2]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][30]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][30]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[2]),
        .Q(out[30]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][31]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][31]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[1]),
        .Q(out[31]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][32]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][32]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[0]),
        .Q(out[32]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[29]),
        .Q(out[3]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[28]),
        .Q(out[4]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[27]),
        .Q(out[5]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[26]),
        .Q(out[6]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[25]),
        .Q(out[7]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[24]),
        .Q(out[8]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][9]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[23]),
        .Q(out[9]));
LUT4 #(
    .INIT(16'h2022)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(s_axis_s2mm_sts_tvalid),
        .I1(FIFO_Full),
        .I2(tag_stripped),
        .I3(s2mm_scndry_resetn),
        .O(fifo_wren2_out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0_dynshreg_f__parameterized5
   (O4,
    Dout,
    sig_push_coelsc_reg,
    O2,
    p_4_out,
    sig_rd_empty_0,
    sig_coelsc_reg_empty,
    O1,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    O3,
    I2,
    Din,
    I1,
    I3,
    m_axi_s2mm_aclk);
  output O4;
  output [16:0]Dout;
  output sig_push_coelsc_reg;
  output O2;
  output p_4_out;
  input sig_rd_empty_0;
  input sig_coelsc_reg_empty;
  input O1;
  input sig_inhibit_rdy_n;
  input sig_data2wsc_valid;
  input O3;
  input [0:0]I2;
  input [16:0]Din;
  input I1;
  input I3;
  input m_axi_s2mm_aclk;

  wire [16:0]Din;
  wire [16:0]Dout;
  wire I1;
  wire [0:0]I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire m_axi_s2mm_aclk;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty_0;

(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT4 #(
    .INIT(16'h00B0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(Dout[0]),
        .I1(sig_rd_empty_0),
        .I2(sig_coelsc_reg_empty),
        .I3(O1),
        .O(sig_push_coelsc_reg));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(Dout[0]),
        .I1(I2),
        .O(p_4_out));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(Dout[1]),
        .O(O4));
LUT3 #(
    .INIT(8'h08)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__2 
       (.I0(sig_inhibit_rdy_n),
        .I1(sig_data2wsc_valid),
        .I2(O3),
        .O(O2));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[16]),
        .Q(Dout[16]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[6]),
        .Q(Dout[6]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[5]),
        .Q(Dout[5]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[4]),
        .Q(Dout[4]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[15]),
        .Q(Dout[15]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[14]),
        .Q(Dout[14]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[13]),
        .Q(Dout[13]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[12]),
        .Q(Dout[12]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[11]),
        .Q(Dout[11]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[10]),
        .Q(Dout[10]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[9]),
        .Q(Dout[9]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[8]),
        .Q(Dout[8]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[7]),
        .Q(Dout[7]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0_dynshreg_f__parameterized6
   (sig_wr_fifo,
    lsig_cmd_set_fetch_pause,
    D,
    sig_sm_ld_dre_cmd_ns,
    Dout,
    p_9_out,
    O2,
    sig_inhibit_rdy_n,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    Q,
    p_7_out,
    I1,
    I2,
    I3,
    I4,
    I5,
    Din,
    I6,
    I7,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output lsig_cmd_set_fetch_pause;
  output [3:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output [15:0]Dout;
  input p_9_out;
  input O2;
  input sig_inhibit_rdy_n;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input [6:0]Q;
  input p_7_out;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [16:0]Din;
  input I6;
  input I7;
  input m_axi_s2mm_aclk;

  wire [3:0]D;
  wire [16:0]Din;
  wire [15:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire O2;
  wire [6:0]Q;
  wire lsig_cmd_set_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_3 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_2 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[5]_i_3 ;
  wire p_7_out;
  wire p_9_out;
  wire sig_curr_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_wr_fifo;

LUT6 #(
    .INIT(64'h2020202022222200)) 
     \FSM_onehot_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(I2),
        .I1(Q[5]),
        .I2(sig_curr_cmd_cmplt_reg),
        .I3(\n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_3 ),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT5 #(
    .INIT(32'h00FFF100)) 
     \FSM_onehot_sig_cmdcntl_sm_state[2]_i_3 
       (.I0(p_7_out),
        .I1(Dout[15]),
        .I2(I1),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_3 ));
LUT6 #(
    .INIT(64'h0202020200002800)) 
     \FSM_onehot_sig_cmdcntl_sm_state[3]_i_1 
       (.I0(I5),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Dout[15]),
        .I4(I1),
        .I5(Q[3]),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_sig_cmdcntl_sm_state[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_2 ),
        .O(D[2]));
LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFBBF)) 
     \FSM_onehot_sig_cmdcntl_sm_state[4]_i_2 
       (.I0(Dout[15]),
        .I1(p_7_out),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(I1),
        .I5(sig_need_cmd_flush),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_2 ));
LUT6 #(
    .INIT(64'h0000000F02000200)) 
     \FSM_onehot_sig_cmdcntl_sm_state[5]_i_1 
       (.I0(I3),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state[5]_i_3 ),
        .I2(I4),
        .I3(Q[5]),
        .I4(sig_curr_cmd_cmplt_reg),
        .I5(Q[4]),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_sig_cmdcntl_sm_state[5]_i_3 
       (.I0(Dout[15]),
        .I1(I1),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[5]_i_3 ));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_curr_cmd_cmplt_reg),
        .I2(sig_need_cmd_flush),
        .O(lsig_cmd_set_fetch_pause));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__3 
       (.I0(p_9_out),
        .I1(O2),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[8]),
        .Q(Dout[8]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[7]),
        .Q(Dout[7]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[6]),
        .Q(Dout[6]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[5]),
        .Q(Dout[5]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[4]),
        .Q(Dout[4]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[16]),
        .Q(Dout[15]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[15]),
        .Q(sig_curr_cmd_cmplt_reg));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[14]),
        .Q(Dout[14]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[13]),
        .Q(Dout[13]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[12]),
        .Q(Dout[12]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[11]),
        .Q(Dout[11]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[10]),
        .Q(Dout[10]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[9]),
        .Q(Dout[9]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_sm_ld_dre_cmd_i_1
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_2 ),
        .O(sig_sm_ld_dre_cmd_ns));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0_dynshreg_f__parameterized7
   (O8,
    O7,
    out,
    O11,
    O12,
    O13,
    O14,
    I14,
    O15,
    O16,
    sig_wr_fifo,
    I3,
    sig_btt_eq_0,
    E,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    O1,
    lsig_absorb2tlast,
    DI,
    I7,
    I8,
    I9,
    I10,
    DIBDI,
    I11,
    O9,
    slice_insert_valid,
    O3,
    I2,
    I15,
    I4,
    I5,
    I6,
    I12,
    m_axi_s2mm_aclk);
  output O8;
  output O7;
  output [8:0]out;
  output O11;
  output O12;
  output O13;
  output O14;
  output [0:0]I14;
  output O15;
  output O16;
  output sig_wr_fifo;
  input I3;
  input sig_btt_eq_0;
  input [0:0]E;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input O1;
  input lsig_absorb2tlast;
  input [2:0]DI;
  input I7;
  input I8;
  input I9;
  input [3:0]I10;
  input [0:0]DIBDI;
  input I11;
  input O9;
  input slice_insert_valid;
  input O3;
  input I2;
  input [8:0]I15;
  input I4;
  input I5;
  input I6;
  input I12;
  input m_axi_s2mm_aclk;

  wire [2:0]DI;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire [3:0]I10;
  wire I11;
  wire I12;
  wire [0:0]I14;
  wire [8:0]I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O3;
  wire O7;
  wire O8;
  wire O9;
  wire lsig_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire [8:0]out;
  wire sig_btt_eq_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_wr_fifo;
  wire slice_insert_valid;

(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(I4),
        .A1(I5),
        .A2(I6),
        .A3(I12),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(I15[0]),
        .Q(out[0]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(I4),
        .A1(I5),
        .A2(I6),
        .A3(I12),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(I15[1]),
        .Q(out[1]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(I4),
        .A1(I5),
        .A2(I6),
        .A3(I12),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(I15[2]),
        .Q(out[2]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(I4),
        .A1(I5),
        .A2(I6),
        .A3(I12),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(I15[3]),
        .Q(out[3]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(I4),
        .A1(I5),
        .A2(I6),
        .A3(I12),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(I15[4]),
        .Q(out[4]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(I4),
        .A1(I5),
        .A2(I6),
        .A3(I12),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(I15[5]),
        .Q(out[5]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(I4),
        .A1(I5),
        .A2(I6),
        .A3(I12),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(I15[6]),
        .Q(out[6]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(I4),
        .A1(I5),
        .A2(I6),
        .A3(I12),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(I15[7]),
        .Q(out[7]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(I4),
        .A1(I5),
        .A2(I6),
        .A3(I12),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(I15[8]),
        .Q(out[8]));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__4 
       (.I0(slice_insert_valid),
        .I1(O3),
        .I2(I2),
        .O(sig_wr_fifo));
LUT3 #(
    .INIT(8'hFD)) 
     ld_btt_cntr_reg2_i_3
       (.I0(out[7]),
        .I1(O1),
        .I2(lsig_absorb2tlast),
        .O(O7));
LUT6 #(
    .INIT(64'hFFFF44F4FFFFFFFF)) 
     sig_btt_eq_0_i_7
       (.I0(O7),
        .I1(I3),
        .I2(sig_btt_eq_0),
        .I3(E),
        .I4(I1),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O8));
LUT6 #(
    .INIT(64'h4B444444444B4B4B)) 
     \sig_byte_cntr[0]_i_1 
       (.I0(I7),
        .I1(DI[0]),
        .I2(O15),
        .I3(out[2]),
        .I4(I10[2]),
        .I5(DIBDI),
        .O(I14));
LUT4 #(
    .INIT(16'h8FFF)) 
     \sig_byte_cntr[1]_i_2 
       (.I0(out[3]),
        .I1(I10[3]),
        .I2(out[0]),
        .I3(I10[0]),
        .O(O15));
LUT6 #(
    .INIT(64'h0000DD0DFF0FFFDF)) 
     \sig_byte_cntr[4]_i_2 
       (.I0(O12),
        .I1(O13),
        .I2(DI[2]),
        .I3(I7),
        .I4(I8),
        .I5(I9),
        .O(O11));
LUT6 #(
    .INIT(64'h0000800080008000)) 
     \sig_byte_cntr[6]_i_10 
       (.I0(out[1]),
        .I1(I10[1]),
        .I2(I10[0]),
        .I3(out[0]),
        .I4(I10[3]),
        .I5(out[3]),
        .O(O12));
LUT4 #(
    .INIT(16'h7888)) 
     \sig_byte_cntr[6]_i_12 
       (.I0(out[2]),
        .I1(I10[2]),
        .I2(out[1]),
        .I3(I10[1]),
        .O(O16));
LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
     \sig_byte_cntr[6]_i_5 
       (.I0(I9),
        .I1(I8),
        .I2(I7),
        .I3(DI[2]),
        .I4(O13),
        .I5(O12),
        .O(O14));
LUT6 #(
    .INIT(64'h0000FF00EFEFFFEF)) 
     \sig_byte_cntr[6]_i_9 
       (.I0(O16),
        .I1(O15),
        .I2(DI[0]),
        .I3(I11),
        .I4(O9),
        .I5(DI[1]),
        .O(O13));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_dma_0_fifo_generator_ramfifo
   (O1,
    E,
    O8,
    O2,
    Q,
    I4,
    m_axi_sg_aclk,
    follower_empty_mm2s,
    I8,
    sof_ftch_desc,
    m_axi_sg_rvalid,
    out,
    ch2_ftch_active,
    I1,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    follower_full_mm2s,
    m_axis_mm2s_cntrl_tready,
    m_axi_sg_rlast);
  output O1;
  output [0:0]E;
  output O8;
  output O2;
  output [32:0]Q;
  input [0:0]I4;
  input m_axi_sg_aclk;
  input follower_empty_mm2s;
  input [0:0]I8;
  input sof_ftch_desc;
  input m_axi_sg_rvalid;
  input [1:0]out;
  input ch2_ftch_active;
  input I1;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input follower_full_mm2s;
  input m_axis_mm2s_cntrl_tready;
  input m_axi_sg_rlast;

  wire [0:0]E;
  wire I1;
  wire [0:0]I4;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire O8;
  wire [32:0]Q;
  wire ch2_ftch_active;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire \grss.rsts/ram_empty_i_reg0 ;
  wire \gwss.wsts/ram_full_comb ;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire m_axis_mm2s_cntrl_tready;
  wire mm2s_scndry_resetn;
  wire \n_13_gntv_or_sync_fifo.gl0.wr ;
  wire \n_14_gntv_or_sync_fifo.gl0.wr ;
  wire \n_15_gntv_or_sync_fifo.gl0.wr ;
  wire \n_16_gntv_or_sync_fifo.gl0.rd ;
  wire \n_16_gntv_or_sync_fifo.gl0.wr ;
  wire \n_17_gntv_or_sync_fifo.gl0.wr ;
  wire \n_18_gntv_or_sync_fifo.gl0.wr ;
  wire \n_19_gntv_or_sync_fifo.gl0.wr ;
  wire \n_20_gntv_or_sync_fifo.gl0.wr ;
  wire \n_21_gntv_or_sync_fifo.gl0.wr ;
  wire \n_22_gntv_or_sync_fifo.gl0.wr ;
  wire \n_23_gntv_or_sync_fifo.gl0.wr ;
  wire \n_24_gntv_or_sync_fifo.gl0.wr ;
  wire \n_25_gntv_or_sync_fifo.gl0.wr ;
  wire \n_26_gntv_or_sync_fifo.gl0.wr ;
  wire \n_27_gntv_or_sync_fifo.gl0.wr ;
  wire \n_28_gntv_or_sync_fifo.gl0.wr ;
  wire \n_29_gntv_or_sync_fifo.gl0.wr ;
  wire \n_30_gntv_or_sync_fifo.gl0.wr ;
  wire \n_31_gntv_or_sync_fifo.gl0.wr ;
  wire \n_32_gntv_or_sync_fifo.gl0.wr ;
  wire \n_33_gntv_or_sync_fifo.gl0.wr ;
  wire \n_34_gntv_or_sync_fifo.gl0.wr ;
  wire \n_35_gntv_or_sync_fifo.gl0.wr ;
  wire \n_4_gntv_or_sync_fifo.gl0.rd ;
  wire \n_5_gntv_or_sync_fifo.gl0.rd ;
  wire \n_5_gntv_or_sync_fifo.gl0.wr ;
  wire \n_8_gntv_or_sync_fifo.gl0.rd ;
  wire [1:0]out;
  wire p_0_out;
  wire p_15_out;
  wire p_18_out;
  wire [6:0]p_20_out;
  wire [3:1]p_8_out;
  wire [6:0]p_9_out;
  wire [6:0]rd_pntr_plus1;
  wire s2mm_scndry_resetn;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;

axi_dma_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(p_15_out),
        .I1(\n_24_gntv_or_sync_fifo.gl0.wr ),
        .I2(\n_5_gntv_or_sync_fifo.gl0.wr ),
        .I3({p_8_out[3],p_8_out[1]}),
        .I4(I4),
        .I5(p_9_out),
        .O1(O1),
        .O2(\n_4_gntv_or_sync_fifo.gl0.rd ),
        .O3(\n_5_gntv_or_sync_fifo.gl0.rd ),
        .O4(E),
        .O5(O2),
        .O6(\n_8_gntv_or_sync_fifo.gl0.rd ),
        .O7(\n_16_gntv_or_sync_fifo.gl0.rd ),
        .O8({rd_pntr_plus1[6],rd_pntr_plus1[4],rd_pntr_plus1[2:0]}),
        .Q(p_20_out),
        .follower_empty_mm2s(follower_empty_mm2s),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_0_out(p_0_out),
        .p_18_out(p_18_out),
        .ram_empty_i_reg0(\grss.rsts/ram_empty_i_reg0 ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
axi_dma_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.I1(\n_5_gntv_or_sync_fifo.gl0.rd ),
        .I2(\n_16_gntv_or_sync_fifo.gl0.rd ),
        .I3(I1),
        .I4(I4),
        .I5({p_20_out[6:4],p_20_out[2],p_20_out[0]}),
        .I6(\n_4_gntv_or_sync_fifo.gl0.rd ),
        .I7({rd_pntr_plus1[6],rd_pntr_plus1[4],rd_pntr_plus1[2:0]}),
        .I8(I8),
        .O1(\n_5_gntv_or_sync_fifo.gl0.wr ),
        .O10(\n_19_gntv_or_sync_fifo.gl0.wr ),
        .O11(\n_20_gntv_or_sync_fifo.gl0.wr ),
        .O12(\n_21_gntv_or_sync_fifo.gl0.wr ),
        .O13(\n_22_gntv_or_sync_fifo.gl0.wr ),
        .O14(\n_23_gntv_or_sync_fifo.gl0.wr ),
        .O15(\n_24_gntv_or_sync_fifo.gl0.wr ),
        .O16(\n_25_gntv_or_sync_fifo.gl0.wr ),
        .O17(\n_26_gntv_or_sync_fifo.gl0.wr ),
        .O18(\n_27_gntv_or_sync_fifo.gl0.wr ),
        .O19(\n_28_gntv_or_sync_fifo.gl0.wr ),
        .O2(p_9_out),
        .O20(\n_29_gntv_or_sync_fifo.gl0.wr ),
        .O21(\n_30_gntv_or_sync_fifo.gl0.wr ),
        .O22(\n_31_gntv_or_sync_fifo.gl0.wr ),
        .O23(\n_32_gntv_or_sync_fifo.gl0.wr ),
        .O24(\n_33_gntv_or_sync_fifo.gl0.wr ),
        .O25(\n_34_gntv_or_sync_fifo.gl0.wr ),
        .O26(\n_35_gntv_or_sync_fifo.gl0.wr ),
        .O3(\n_13_gntv_or_sync_fifo.gl0.wr ),
        .O4(\n_14_gntv_or_sync_fifo.gl0.wr ),
        .O5(\n_15_gntv_or_sync_fifo.gl0.wr ),
        .O6(\n_16_gntv_or_sync_fifo.gl0.wr ),
        .O7(\n_17_gntv_or_sync_fifo.gl0.wr ),
        .O8(O8),
        .O9(\n_18_gntv_or_sync_fifo.gl0.wr ),
        .Q({p_8_out[3],p_8_out[1]}),
        .ch2_ftch_active(ch2_ftch_active),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .out(out),
        .p_0_out(p_0_out),
        .p_18_out(p_18_out),
        .ram_empty_i_reg0(\grss.rsts/ram_empty_i_reg0 ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .sof_ftch_desc(sof_ftch_desc));
axi_dma_0_memory \gntv_or_sync_fifo.mem 
       (.E(\n_8_gntv_or_sync_fifo.gl0.rd ),
        .I1(\n_13_gntv_or_sync_fifo.gl0.wr ),
        .I10(\n_29_gntv_or_sync_fifo.gl0.wr ),
        .I11(\n_19_gntv_or_sync_fifo.gl0.wr ),
        .I12(\n_30_gntv_or_sync_fifo.gl0.wr ),
        .I13(\n_18_gntv_or_sync_fifo.gl0.wr ),
        .I14(\n_31_gntv_or_sync_fifo.gl0.wr ),
        .I15(\n_17_gntv_or_sync_fifo.gl0.wr ),
        .I16(\n_32_gntv_or_sync_fifo.gl0.wr ),
        .I17(\n_16_gntv_or_sync_fifo.gl0.wr ),
        .I18(\n_33_gntv_or_sync_fifo.gl0.wr ),
        .I19(\n_15_gntv_or_sync_fifo.gl0.wr ),
        .I2(\n_25_gntv_or_sync_fifo.gl0.wr ),
        .I20(\n_34_gntv_or_sync_fifo.gl0.wr ),
        .I21(\n_14_gntv_or_sync_fifo.gl0.wr ),
        .I22(\n_35_gntv_or_sync_fifo.gl0.wr ),
        .I23(I4),
        .I24(p_15_out),
        .I3(\n_23_gntv_or_sync_fifo.gl0.wr ),
        .I4(\n_26_gntv_or_sync_fifo.gl0.wr ),
        .I5(\n_22_gntv_or_sync_fifo.gl0.wr ),
        .I6(\n_27_gntv_or_sync_fifo.gl0.wr ),
        .I7(\n_21_gntv_or_sync_fifo.gl0.wr ),
        .I8(\n_28_gntv_or_sync_fifo.gl0.wr ),
        .I9(\n_20_gntv_or_sync_fifo.gl0.wr ),
        .O1(Q),
        .O2(p_9_out[5:0]),
        .Q(p_20_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_dma_0_fifo_generator_ramfifo__parameterized0
   (p_2_out,
    DOBDO,
    O1,
    O3,
    O4,
    sig_slast_with_stop,
    p_3_out,
    O2,
    I3,
    O5,
    O6,
    S,
    O7,
    m_axi_mm2s_aclk,
    SR,
    p_3_out_0,
    m_axi_mm2s_rdata,
    DIBDI,
    hold_ff_q,
    I1,
    p_0_in2_in,
    p_0_in5_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    sig_skid2dre_wready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    sig_sstrb_stop_mask,
    sig_rd_empty,
    I4,
    I2,
    I5);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output O1;
  output O3;
  output O4;
  output sig_slast_with_stop;
  output p_3_out;
  output O2;
  output [3:0]I3;
  output O5;
  output O6;
  output S;
  output O7;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input p_3_out_0;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input hold_ff_q;
  input I1;
  input p_0_in2_in;
  input p_0_in5_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input sig_skid2dre_wready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]Q;
  input [3:0]sig_sstrb_stop_mask;
  input sig_rd_empty;
  input I4;
  input I2;
  input I5;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [2:0]Q;
  wire S;
  wire [0:0]SR;
  wire \gwss.wsts/ram_full_comb ;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire \n_8_gntv_or_sync_fifo.gl0.wr ;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire [6:0]p_20_out;
  wire [31:0]p_2_out;
  wire p_3_out;
  wire p_3_out_0;
  wire [6:0]p_8_out;
  wire [6:0]p_9_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_dma_0_rd_logic__parameterized0_10 \gntv_or_sync_fifo.gl0.rd 
       (.DOBDO(DOBDO[5:4]),
        .I1(I1),
        .I2(\n_8_gntv_or_sync_fifo.gl0.wr ),
        .I3(p_9_out),
        .I4(O1),
        .I5(p_8_out),
        .I6(I4),
        .I7(I2),
        .I8(I5),
        .O1(p_20_out),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .S(S),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .p_3_out(p_3_out),
        .p_3_out_0(p_3_out_0),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
axi_dma_0_wr_logic__parameterized0_11 \gntv_or_sync_fifo.gl0.wr 
       (.I1(p_20_out[6:1]),
        .O1(O1),
        .O2(\n_8_gntv_or_sync_fifo.gl0.wr ),
        .O3(p_9_out),
        .Q(p_8_out),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_3_out_0(p_3_out_0),
        .ram_full_comb(\gwss.wsts/ram_full_comb ));
axi_dma_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I3(I3),
        .O1(p_20_out),
        .O3(p_9_out),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .p_3_out_0(p_3_out_0),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_dma_0_fifo_generator_ramfifo__parameterized1
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    D,
    O11,
    O12,
    E,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    SR,
    m_axi_s2mm_aclk,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_strm_tvalid,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    p_32_out,
    hold_ff_q,
    sig_child_qual_first_of_2,
    I10,
    I11,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out);
  output O1;
  output [0:0]O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output [8:0]O9;
  output O10;
  output [3:0]D;
  output O11;
  output O12;
  output [0:0]E;
  output [2:0]O14;
  output [2:0]O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output [4:0]O23;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_strm_tvalid;
  input I1;
  input [0:0]Q;
  input [6:0]I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input p_32_out;
  input hold_ff_q;
  input sig_child_qual_first_of_2;
  input I10;
  input I11;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;

  wire [3:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [6:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [0:0]O2;
  wire O20;
  wire O21;
  wire O22;
  wire [4:0]O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \gwss.wsts/ram_full_comb ;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_2_gntv_or_sync_fifo.gl0.wr ;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire ram_rd_en_i;
  wire sig_child_qual_first_of_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0_rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.D(D),
        .DIBDI(DIBDI),
        .E(ram_rd_en_i),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(O1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(\n_2_gntv_or_sync_fifo.gl0.wr ),
        .O1(O4),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_32_out(p_32_out),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_strm_tvalid(sig_strm_tvalid));
axi_dma_0_wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.E(E),
        .I8(I8),
        .O1(O1),
        .O14(O14),
        .O15(O15),
        .O2(\n_2_gntv_or_sync_fifo.gl0.wr ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_comb(\gwss.wsts/ram_full_comb ));
axi_dma_0_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.E(ram_rd_en_i),
        .O10(O10),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O8(O8),
        .O9(O9),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_xfer_address(sig_xfer_address));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_dma_0_fifo_generator_ramfifo__parameterized2
   (sig_data_fifo_data_out,
    DOBDO,
    O1,
    p_1_in,
    O2,
    O3,
    I5,
    I4,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    p_4_out,
    S0,
    p_0_in5_in,
    I2);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output O1;
  output p_1_in;
  output O2;
  output O3;
  output [2:0]I5;
  output [2:0]I4;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I1;
  input p_4_out;
  input S0;
  input p_0_in5_in;
  input [2:0]I2;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire [2:0]I2;
  wire [2:0]I4;
  wire [2:0]I5;
  wire O1;
  wire O2;
  wire O3;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire \gwss.wsts/ram_full_comb ;
  wire m_axi_s2mm_aclk;
  wire \n_10_gntv_or_sync_fifo.gl0.rd ;
  wire \n_8_gntv_or_sync_fifo.gl0.rd ;
  wire p_0_in5_in;
  wire p_1_in;
  wire [6:0]p_20_out;
  wire p_4_out;
  wire [6:0]p_8_out;
  wire [6:0]p_9_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [36:0]sig_data_fifo_data_out;

axi_dma_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.I1(p_9_out),
        .I2(I1),
        .O1(O1),
        .O2(p_20_out),
        .O3(\n_8_gntv_or_sync_fifo.gl0.rd ),
        .O4(O2),
        .O5(\n_10_gntv_or_sync_fifo.gl0.rd ),
        .O6(O3),
        .Q(p_8_out),
        .S0(S0),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
axi_dma_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.E(E),
        .O1(p_9_out),
        .Q(p_8_out),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_in(p_1_in),
        .ram_full_comb(\gwss.wsts/ram_full_comb ));
axi_dma_0_memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(\n_8_gntv_or_sync_fifo.gl0.rd ),
        .I2(\n_10_gntv_or_sync_fifo.gl0.rd ),
        .I3(I2),
        .I4(I4),
        .I5(I5),
        .O1(p_9_out),
        .O2(p_20_out),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .sig_data_fifo_data_out(sig_data_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_dma_0_fifo_generator_top
   (O1,
    E,
    O8,
    O2,
    Q,
    I4,
    m_axi_sg_aclk,
    follower_empty_mm2s,
    I8,
    sof_ftch_desc,
    m_axi_sg_rvalid,
    out,
    ch2_ftch_active,
    I1,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    follower_full_mm2s,
    m_axis_mm2s_cntrl_tready,
    m_axi_sg_rlast);
  output O1;
  output [0:0]E;
  output O8;
  output O2;
  output [32:0]Q;
  input [0:0]I4;
  input m_axi_sg_aclk;
  input follower_empty_mm2s;
  input [0:0]I8;
  input sof_ftch_desc;
  input m_axi_sg_rvalid;
  input [1:0]out;
  input ch2_ftch_active;
  input I1;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input follower_full_mm2s;
  input m_axis_mm2s_cntrl_tready;
  input m_axi_sg_rlast;

  wire [0:0]E;
  wire I1;
  wire [0:0]I4;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire O8;
  wire [32:0]Q;
  wire ch2_ftch_active;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire m_axis_mm2s_cntrl_tready;
  wire mm2s_scndry_resetn;
  wire [1:0]out;
  wire s2mm_scndry_resetn;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;

axi_dma_0_fifo_generator_ramfifo \grf.rf 
       (.E(E),
        .I1(I1),
        .I4(I4),
        .I8(I8),
        .O1(O1),
        .O2(O2),
        .O8(O8),
        .Q(Q),
        .ch2_ftch_active(ch2_ftch_active),
        .follower_empty_mm2s(follower_empty_mm2s),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_dma_0_fifo_generator_top__parameterized0
   (p_2_out,
    DOBDO,
    O1,
    O3,
    O4,
    sig_slast_with_stop,
    p_3_out,
    O2,
    I3,
    O5,
    O6,
    S,
    O7,
    m_axi_mm2s_aclk,
    SR,
    p_3_out_0,
    m_axi_mm2s_rdata,
    DIBDI,
    hold_ff_q,
    I1,
    p_0_in2_in,
    p_0_in5_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    sig_skid2dre_wready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    sig_sstrb_stop_mask,
    sig_rd_empty,
    I4,
    I2,
    I5);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output O1;
  output O3;
  output O4;
  output sig_slast_with_stop;
  output p_3_out;
  output O2;
  output [3:0]I3;
  output O5;
  output O6;
  output S;
  output O7;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input p_3_out_0;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input hold_ff_q;
  input I1;
  input p_0_in2_in;
  input p_0_in5_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input sig_skid2dre_wready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]Q;
  input [3:0]sig_sstrb_stop_mask;
  input sig_rd_empty;
  input I4;
  input I2;
  input I5;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [2:0]Q;
  wire S;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire [31:0]p_2_out;
  wire p_3_out;
  wire p_3_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;

axi_dma_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .S(S),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .p_3_out_0(p_3_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_dma_0_fifo_generator_top__parameterized1
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    D,
    O11,
    O12,
    E,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    SR,
    m_axi_s2mm_aclk,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_strm_tvalid,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    p_32_out,
    hold_ff_q,
    sig_child_qual_first_of_2,
    I10,
    I11,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out);
  output O1;
  output [0:0]O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output [8:0]O9;
  output O10;
  output [3:0]D;
  output O11;
  output O12;
  output [0:0]E;
  output [2:0]O14;
  output [2:0]O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output [4:0]O23;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_strm_tvalid;
  input I1;
  input [0:0]Q;
  input [6:0]I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input p_32_out;
  input hold_ff_q;
  input sig_child_qual_first_of_2;
  input I10;
  input I11;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;

  wire [3:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [6:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [0:0]O2;
  wire O20;
  wire O21;
  wire O22;
  wire [4:0]O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire sig_child_qual_first_of_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O2),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_xfer_address(sig_xfer_address));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_dma_0_fifo_generator_top__parameterized2
   (sig_data_fifo_data_out,
    DOBDO,
    O1,
    p_1_in,
    O2,
    O3,
    I5,
    I4,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    p_4_out,
    S0,
    p_0_in5_in,
    I2);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output O1;
  output p_1_in;
  output O2;
  output O3;
  output [2:0]I5;
  output [2:0]I4;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I1;
  input p_4_out;
  input S0;
  input p_0_in5_in;
  input [2:0]I2;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire [2:0]I2;
  wire [2:0]I4;
  wire [2:0]I5;
  wire O1;
  wire O2;
  wire O3;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire p_1_in;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [36:0]sig_data_fifo_data_out;

axi_dma_0_fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module axi_dma_0_fifo_generator_v12_0
   (O1,
    E,
    O8,
    O2,
    Q,
    I4,
    m_axi_sg_aclk,
    follower_empty_mm2s,
    I8,
    sof_ftch_desc,
    m_axi_sg_rvalid,
    out,
    ch2_ftch_active,
    I1,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    follower_full_mm2s,
    m_axis_mm2s_cntrl_tready,
    m_axi_sg_rlast);
  output O1;
  output [0:0]E;
  output O8;
  output O2;
  output [32:0]Q;
  input [0:0]I4;
  input m_axi_sg_aclk;
  input follower_empty_mm2s;
  input [0:0]I8;
  input sof_ftch_desc;
  input m_axi_sg_rvalid;
  input [1:0]out;
  input ch2_ftch_active;
  input I1;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input follower_full_mm2s;
  input m_axis_mm2s_cntrl_tready;
  input m_axi_sg_rlast;

  wire [0:0]E;
  wire I1;
  wire [0:0]I4;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire O8;
  wire [32:0]Q;
  wire ch2_ftch_active;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire m_axis_mm2s_cntrl_tready;
  wire mm2s_scndry_resetn;
  wire [1:0]out;
  wire s2mm_scndry_resetn;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;

axi_dma_0_fifo_generator_v12_0_synth inst_fifo_gen
       (.E(E),
        .I1(I1),
        .I4(I4),
        .I8(I8),
        .O1(O1),
        .O2(O2),
        .O8(O8),
        .Q(Q),
        .ch2_ftch_active(ch2_ftch_active),
        .follower_empty_mm2s(follower_empty_mm2s),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module axi_dma_0_fifo_generator_v12_0__parameterized0
   (p_2_out,
    DOBDO,
    O1,
    O3,
    O4,
    sig_slast_with_stop,
    p_3_out,
    O2,
    I3,
    O5,
    O6,
    S,
    O7,
    m_axi_mm2s_aclk,
    SR,
    p_3_out_0,
    m_axi_mm2s_rdata,
    DIBDI,
    hold_ff_q,
    I1,
    p_0_in2_in,
    p_0_in5_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    sig_skid2dre_wready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    sig_sstrb_stop_mask,
    sig_rd_empty,
    I4,
    I2,
    I5);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output O1;
  output O3;
  output O4;
  output sig_slast_with_stop;
  output p_3_out;
  output O2;
  output [3:0]I3;
  output O5;
  output O6;
  output S;
  output O7;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input p_3_out_0;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input hold_ff_q;
  input I1;
  input p_0_in2_in;
  input p_0_in5_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input sig_skid2dre_wready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]Q;
  input [3:0]sig_sstrb_stop_mask;
  input sig_rd_empty;
  input I4;
  input I2;
  input I5;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [2:0]Q;
  wire S;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire [31:0]p_2_out;
  wire p_3_out;
  wire p_3_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;

axi_dma_0_fifo_generator_v12_0_synth__parameterized0 inst_fifo_gen
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .S(S),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .p_3_out_0(p_3_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module axi_dma_0_fifo_generator_v12_0__parameterized1
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    D,
    O11,
    O12,
    E,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    SR,
    m_axi_s2mm_aclk,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_strm_tvalid,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    p_32_out,
    hold_ff_q,
    sig_child_qual_first_of_2,
    I10,
    I11,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out);
  output O1;
  output [0:0]O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output [8:0]O9;
  output O10;
  output [3:0]D;
  output O11;
  output O12;
  output [0:0]E;
  output [2:0]O14;
  output [2:0]O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output [4:0]O23;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_strm_tvalid;
  input I1;
  input [0:0]Q;
  input [6:0]I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input p_32_out;
  input hold_ff_q;
  input sig_child_qual_first_of_2;
  input I10;
  input I11;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;

  wire [3:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [6:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [0:0]O2;
  wire O20;
  wire O21;
  wire O22;
  wire [4:0]O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire sig_child_qual_first_of_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0_fifo_generator_v12_0_synth__parameterized1 inst_fifo_gen
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O2),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_xfer_address(sig_xfer_address));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module axi_dma_0_fifo_generator_v12_0__parameterized2
   (sig_data_fifo_data_out,
    DOBDO,
    O1,
    p_1_in,
    O2,
    O3,
    I5,
    I4,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    p_4_out,
    S0,
    p_0_in5_in,
    I2);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output O1;
  output p_1_in;
  output O2;
  output O3;
  output [2:0]I5;
  output [2:0]I4;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I1;
  input p_4_out;
  input S0;
  input p_0_in5_in;
  input [2:0]I2;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire [2:0]I2;
  wire [2:0]I4;
  wire [2:0]I5;
  wire O1;
  wire O2;
  wire O3;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire p_1_in;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [36:0]sig_data_fifo_data_out;

axi_dma_0_fifo_generator_v12_0_synth__parameterized2 inst_fifo_gen
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axi_dma_0_fifo_generator_v12_0_synth
   (O1,
    E,
    O8,
    O2,
    Q,
    I4,
    m_axi_sg_aclk,
    follower_empty_mm2s,
    I8,
    sof_ftch_desc,
    m_axi_sg_rvalid,
    out,
    ch2_ftch_active,
    I1,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    follower_full_mm2s,
    m_axis_mm2s_cntrl_tready,
    m_axi_sg_rlast);
  output O1;
  output [0:0]E;
  output O8;
  output O2;
  output [32:0]Q;
  input [0:0]I4;
  input m_axi_sg_aclk;
  input follower_empty_mm2s;
  input [0:0]I8;
  input sof_ftch_desc;
  input m_axi_sg_rvalid;
  input [1:0]out;
  input ch2_ftch_active;
  input I1;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input follower_full_mm2s;
  input m_axis_mm2s_cntrl_tready;
  input m_axi_sg_rlast;

  wire [0:0]E;
  wire I1;
  wire [0:0]I4;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire O8;
  wire [32:0]Q;
  wire ch2_ftch_active;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire m_axis_mm2s_cntrl_tready;
  wire mm2s_scndry_resetn;
  wire [1:0]out;
  wire s2mm_scndry_resetn;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;

axi_dma_0_fifo_generator_top \gconvfifo.rf 
       (.E(E),
        .I1(I1),
        .I4(I4),
        .I8(I8),
        .O1(O1),
        .O2(O2),
        .O8(O8),
        .Q(Q),
        .ch2_ftch_active(ch2_ftch_active),
        .follower_empty_mm2s(follower_empty_mm2s),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axi_dma_0_fifo_generator_v12_0_synth__parameterized0
   (p_2_out,
    DOBDO,
    O1,
    O3,
    O4,
    sig_slast_with_stop,
    p_3_out,
    O2,
    I3,
    O5,
    O6,
    S,
    O7,
    m_axi_mm2s_aclk,
    SR,
    p_3_out_0,
    m_axi_mm2s_rdata,
    DIBDI,
    hold_ff_q,
    I1,
    p_0_in2_in,
    p_0_in5_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    sig_skid2dre_wready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    sig_sstrb_stop_mask,
    sig_rd_empty,
    I4,
    I2,
    I5);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output O1;
  output O3;
  output O4;
  output sig_slast_with_stop;
  output p_3_out;
  output O2;
  output [3:0]I3;
  output O5;
  output O6;
  output S;
  output O7;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input p_3_out_0;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input hold_ff_q;
  input I1;
  input p_0_in2_in;
  input p_0_in5_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input sig_skid2dre_wready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]Q;
  input [3:0]sig_sstrb_stop_mask;
  input sig_rd_empty;
  input I4;
  input I2;
  input I5;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [2:0]Q;
  wire S;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire [31:0]p_2_out;
  wire p_3_out;
  wire p_3_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;

axi_dma_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .S(S),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .p_3_out_0(p_3_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axi_dma_0_fifo_generator_v12_0_synth__parameterized1
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    D,
    O11,
    O12,
    E,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    SR,
    m_axi_s2mm_aclk,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_strm_tvalid,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    p_32_out,
    hold_ff_q,
    sig_child_qual_first_of_2,
    I10,
    I11,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out);
  output O1;
  output [0:0]O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output [8:0]O9;
  output O10;
  output [3:0]D;
  output O11;
  output O12;
  output [0:0]E;
  output [2:0]O14;
  output [2:0]O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output [4:0]O23;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_strm_tvalid;
  input I1;
  input [0:0]Q;
  input [6:0]I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input p_32_out;
  input hold_ff_q;
  input sig_child_qual_first_of_2;
  input I10;
  input I11;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;

  wire [3:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [6:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [0:0]O2;
  wire O20;
  wire O21;
  wire O22;
  wire [4:0]O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire sig_child_qual_first_of_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O2),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_xfer_address(sig_xfer_address));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axi_dma_0_fifo_generator_v12_0_synth__parameterized2
   (sig_data_fifo_data_out,
    DOBDO,
    O1,
    p_1_in,
    O2,
    O3,
    I5,
    I4,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    p_4_out,
    S0,
    p_0_in5_in,
    I2);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output O1;
  output p_1_in;
  output O2;
  output O3;
  output [2:0]I5;
  output [2:0]I4;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I1;
  input p_4_out;
  input S0;
  input p_0_in5_in;
  input [2:0]I2;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire [2:0]I2;
  wire [2:0]I4;
  wire [2:0]I5;
  wire O1;
  wire O2;
  wire O3;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire p_1_in;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [36:0]sig_data_fifo_data_out;

axi_dma_0_fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_dma_0_memory
   (O1,
    m_axi_sg_aclk,
    I1,
    Q,
    O2,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    m_axi_sg_rlast,
    I21,
    I22,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    sof_ftch_desc,
    I23,
    E,
    I24);
  output [32:0]O1;
  input m_axi_sg_aclk;
  input I1;
  input [6:0]Q;
  input [5:0]O2;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input m_axi_sg_rlast;
  input I21;
  input I22;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input sof_ftch_desc;
  input [0:0]I23;
  input [0:0]E;
  input [0:0]I24;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire [0:0]I23;
  wire [0:0]I24;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [32:0]O1;
  wire [5:0]O2;
  wire [6:0]Q;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire [32:0]p_0_out;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;

axi_dma_0_dmem \gdm.dm 
       (.E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(p_0_out),
        .O2(O2),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[0]),
        .Q(O1[0]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[10]),
        .Q(O1[10]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[11]),
        .Q(O1[11]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[12]),
        .Q(O1[12]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[13]),
        .Q(O1[13]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[14]),
        .Q(O1[14]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[15]),
        .Q(O1[15]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[16]),
        .Q(O1[16]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[17]),
        .Q(O1[17]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[18]),
        .Q(O1[18]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[19]),
        .Q(O1[19]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[1]),
        .Q(O1[1]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[20]),
        .Q(O1[20]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[21]),
        .Q(O1[21]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[22]),
        .Q(O1[22]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[23]),
        .Q(O1[23]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[24]),
        .Q(O1[24]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[25]),
        .Q(O1[25]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[26]),
        .Q(O1[26]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[27]),
        .Q(O1[27]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[28]),
        .Q(O1[28]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[29]),
        .Q(O1[29]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[2]),
        .Q(O1[2]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[30]),
        .Q(O1[30]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[31]),
        .Q(O1[31]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[32]),
        .Q(O1[32]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[3]),
        .Q(O1[3]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[4]),
        .Q(O1[4]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[5]),
        .Q(O1[5]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[6]),
        .Q(O1[6]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[7]),
        .Q(O1[7]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[8]),
        .Q(O1[8]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I24),
        .D(p_0_out[9]),
        .Q(O1[9]),
        .R(I23));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_dma_0_memory__parameterized0
   (p_2_out,
    DOBDO,
    I3,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    SR,
    tmp_ram_regout_en,
    p_3_out_0,
    O1,
    O3,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_sstrb_stop_mask);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [3:0]I3;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input tmp_ram_regout_en;
  input p_3_out_0;
  input [6:0]O1;
  input [6:0]O3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [3:0]sig_sstrb_stop_mask;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [3:0]I3;
  wire [6:0]O1;
  wire [6:0]O3;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire p_3_out_0;
  wire [3:0]sig_sstrb_stop_mask;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_dma_0_blk_mem_gen_v8_2__parameterized0 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I3(I3),
        .O1(O1),
        .O3(O3),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .p_3_out_0(p_3_out_0),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_dma_0_memory__parameterized1
   (O8,
    O9,
    O10,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    SR,
    E,
    p_0_out,
    m_axi_s2mm_aclk);
  output O8;
  output [8:0]O9;
  output O10;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output [4:0]O23;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [0:0]SR;
  input [0:0]E;
  input [8:0]p_0_out;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire O10;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O20;
  wire O21;
  wire O22;
  wire [4:0]O23;
  wire O8;
  wire [8:0]O9;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire sig_child_qual_first_of_2;
  wire sig_csm_pop_child_cmd;
  wire [1:0]sig_xfer_address;

axi_dma_0_dmem__parameterized0 \gdm.dm 
       (.E(E),
        .O10(O10),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O8(O8),
        .O9(O9),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_xfer_address(sig_xfer_address));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_dma_0_memory__parameterized2
   (sig_data_fifo_data_out,
    DOBDO,
    I5,
    I4,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    O2,
    O1,
    Q,
    DIBDI,
    p_0_in5_in,
    I3);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output [2:0]I5;
  output [2:0]I4;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]O2;
  input [6:0]O1;
  input [31:0]Q;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I3;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [2:0]I3;
  wire [2:0]I4;
  wire [2:0]I5;
  wire [6:0]O1;
  wire [6:0]O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire [36:0]sig_data_fifo_data_out;

axi_dma_0_blk_mem_gen_v8_2__parameterized2 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .sig_data_fifo_data_out(sig_data_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_dma_0_rd_bin_cntr
   (O2,
    ram_full_comb,
    ram_empty_i_reg0,
    Q,
    I1,
    I2,
    p_1_in,
    S0,
    p_18_out,
    SR,
    m_axi_s2mm_aclk);
  output [6:0]O2;
  output ram_full_comb;
  output ram_empty_i_reg0;
  input [6:0]Q;
  input I1;
  input [6:0]I2;
  input p_1_in;
  input S0;
  input p_18_out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire I1;
  wire [6:0]I2;
  wire [6:0]O2;
  wire [6:0]Q;
  wire S0;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_0_gc1.count[6]_i_2__0 ;
  wire n_0_ram_empty_i_i_2__1;
  wire n_0_ram_empty_i_i_3__1;
  wire n_0_ram_empty_i_i_4__0;
  wire n_0_ram_empty_i_i_5__0;
  wire n_0_ram_empty_i_i_6__0;
  wire n_0_ram_empty_i_i_7__0;
  wire n_0_ram_empty_i_i_8;
  wire n_0_ram_full_i_i_2__1;
  wire n_0_ram_full_i_i_3__0;
  wire n_0_ram_full_i_i_4__0;
  wire n_0_ram_full_i_i_5__0;
  wire p_18_out;
  wire p_1_in;
  wire [6:0]plusOp__1;
  wire ram_empty_i_reg0;
  wire ram_full_comb;
  wire [6:0]rd_pntr_plus1;
  wire [6:0]rd_pntr_plus2;

LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1__0 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp__1[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1__0 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp__1[1]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[2]_i_1__0 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .O(plusOp__1[2]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc1.count[3]_i_1__0 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[2]),
        .O(plusOp__1[3]));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc1.count[4]_i_1__0 
       (.I0(rd_pntr_plus2[4]),
        .I1(rd_pntr_plus2[2]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[0]),
        .I4(rd_pntr_plus2[3]),
        .O(plusOp__1[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gc1.count[5]_i_1__0 
       (.I0(rd_pntr_plus2[5]),
        .I1(rd_pntr_plus2[3]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[1]),
        .I4(rd_pntr_plus2[2]),
        .I5(rd_pntr_plus2[4]),
        .O(plusOp__1[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[6]_i_1__0 
       (.I0(rd_pntr_plus2[6]),
        .I1(\n_0_gc1.count[6]_i_2__0 ),
        .I2(rd_pntr_plus2[5]),
        .O(plusOp__1[6]));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gc1.count[6]_i_2__0 
       (.I0(rd_pntr_plus2[4]),
        .I1(rd_pntr_plus2[2]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[0]),
        .I4(rd_pntr_plus2[3]),
        .O(\n_0_gc1.count[6]_i_2__0 ));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus2[0]),
        .Q(rd_pntr_plus1[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus2[2]),
        .Q(rd_pntr_plus1[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus2[4]),
        .Q(rd_pntr_plus1[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus2[5]),
        .Q(rd_pntr_plus1[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus2[6]),
        .Q(rd_pntr_plus1[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[0]),
        .Q(O2[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[1]),
        .Q(O2[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[2]),
        .Q(O2[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[3]),
        .Q(O2[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[4]),
        .Q(O2[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[5]),
        .Q(O2[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[6]),
        .Q(O2[6]),
        .R(SR));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__1[0]),
        .Q(rd_pntr_plus2[0]),
        .R(SR));
(* counter = "24" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__1[1]),
        .Q(rd_pntr_plus2[1]),
        .S(SR));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__1[2]),
        .Q(rd_pntr_plus2[2]),
        .R(SR));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__1[3]),
        .Q(rd_pntr_plus2[3]),
        .R(SR));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__1[4]),
        .Q(rd_pntr_plus2[4]),
        .R(SR));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__1[5]),
        .Q(rd_pntr_plus2[5]),
        .R(SR));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__1[6]),
        .Q(rd_pntr_plus2[6]),
        .R(SR));
LUT4 #(
    .INIT(16'h8F8C)) 
     ram_empty_i_i_1
       (.I0(n_0_ram_empty_i_i_2__1),
        .I1(p_18_out),
        .I2(S0),
        .I3(n_0_ram_empty_i_i_3__1),
        .O(ram_empty_i_reg0));
LUT4 #(
    .INIT(16'hFFF6)) 
     ram_empty_i_i_2__1
       (.I0(O2[2]),
        .I1(I2[2]),
        .I2(n_0_ram_empty_i_i_4__0),
        .I3(n_0_ram_empty_i_i_5__0),
        .O(n_0_ram_empty_i_i_2__1));
LUT6 #(
    .INIT(64'h8200000000000000)) 
     ram_empty_i_i_3__1
       (.I0(n_0_ram_empty_i_i_6__0),
        .I1(I2[5]),
        .I2(rd_pntr_plus1[5]),
        .I3(I1),
        .I4(n_0_ram_empty_i_i_7__0),
        .I5(n_0_ram_empty_i_i_8),
        .O(n_0_ram_empty_i_i_3__1));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_i_i_4__0
       (.I0(O2[5]),
        .I1(I2[5]),
        .I2(I2[6]),
        .I3(O2[6]),
        .I4(I2[4]),
        .I5(O2[4]),
        .O(n_0_ram_empty_i_i_4__0));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_i_i_5__0
       (.I0(O2[3]),
        .I1(I2[3]),
        .I2(I2[0]),
        .I3(O2[0]),
        .I4(I2[1]),
        .I5(O2[1]),
        .O(n_0_ram_empty_i_i_5__0));
LUT4 #(
    .INIT(16'h9009)) 
     ram_empty_i_i_6__0
       (.I0(rd_pntr_plus1[6]),
        .I1(I2[6]),
        .I2(rd_pntr_plus1[4]),
        .I3(I2[4]),
        .O(n_0_ram_empty_i_i_6__0));
LUT4 #(
    .INIT(16'h9009)) 
     ram_empty_i_i_7__0
       (.I0(rd_pntr_plus1[0]),
        .I1(I2[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(I2[2]),
        .O(n_0_ram_empty_i_i_7__0));
LUT4 #(
    .INIT(16'h9009)) 
     ram_empty_i_i_8
       (.I0(rd_pntr_plus1[1]),
        .I1(I2[1]),
        .I2(rd_pntr_plus1[3]),
        .I3(I2[3]),
        .O(n_0_ram_empty_i_i_8));
LUT5 #(
    .INIT(32'hFFD0D0D0)) 
     ram_full_i_i_1
       (.I0(I1),
        .I1(n_0_ram_empty_i_i_2__1),
        .I2(p_1_in),
        .I3(n_0_ram_full_i_i_2__1),
        .I4(S0),
        .O(ram_full_comb));
LUT6 #(
    .INIT(64'h0082000000000000)) 
     ram_full_i_i_2__1
       (.I0(n_0_ram_full_i_i_3__0),
        .I1(Q[5]),
        .I2(O2[5]),
        .I3(I1),
        .I4(n_0_ram_full_i_i_4__0),
        .I5(n_0_ram_full_i_i_5__0),
        .O(n_0_ram_full_i_i_2__1));
LUT4 #(
    .INIT(16'h9009)) 
     ram_full_i_i_3__0
       (.I0(O2[4]),
        .I1(Q[4]),
        .I2(O2[6]),
        .I3(Q[6]),
        .O(n_0_ram_full_i_i_3__0));
LUT4 #(
    .INIT(16'h9009)) 
     ram_full_i_i_4__0
       (.I0(O2[2]),
        .I1(Q[2]),
        .I2(O2[0]),
        .I3(Q[0]),
        .O(n_0_ram_full_i_i_4__0));
LUT4 #(
    .INIT(16'h9009)) 
     ram_full_i_i_5__0
       (.I0(O2[3]),
        .I1(Q[3]),
        .I2(O2[1]),
        .I3(Q[1]),
        .O(n_0_ram_full_i_i_5__0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_dma_0_rd_bin_cntr_16
   (ram_full_comb,
    Q,
    ram_empty_i_reg0,
    I2,
    DI,
    I3,
    I4,
    p_3_out_0,
    I5,
    p_18_out,
    SR,
    m_axi_mm2s_aclk);
  output ram_full_comb;
  output [6:0]Q;
  output ram_empty_i_reg0;
  input I2;
  input [0:0]DI;
  input [6:0]I3;
  input I4;
  input p_3_out_0;
  input [6:0]I5;
  input p_18_out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [0:0]DI;
  wire I2;
  wire [6:0]I3;
  wire I4;
  wire [6:0]I5;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire \n_0_gc1.count[6]_i_2 ;
  wire n_0_ram_empty_i_i_2__0;
  wire n_0_ram_empty_i_i_3__0;
  wire n_0_ram_empty_i_i_4;
  wire n_0_ram_empty_i_i_5;
  wire n_0_ram_empty_i_i_6;
  wire n_0_ram_empty_i_i_7;
  wire n_0_ram_full_i_i_2__0;
  wire n_0_ram_full_i_i_4;
  wire n_0_ram_full_i_i_5;
  wire p_18_out;
  wire p_3_out_0;
  wire [6:0]plusOp;
  wire ram_empty_i_reg0;
  wire ram_full_comb;
  wire [6:0]rd_pntr_plus1;
  wire [6:0]rd_pntr_plus2;

LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc1.count[2]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc1.count[3]_i_1 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[3]),
        .O(plusOp[3]));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc1.count[4]_i_1 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[2]),
        .I4(rd_pntr_plus2[4]),
        .O(plusOp[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gc1.count[5]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .I3(rd_pntr_plus2[3]),
        .I4(rd_pntr_plus2[4]),
        .I5(rd_pntr_plus2[5]),
        .O(plusOp[5]));
LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc1.count[6]_i_1 
       (.I0(\n_0_gc1.count[6]_i_2 ),
        .I1(rd_pntr_plus2[5]),
        .I2(rd_pntr_plus2[4]),
        .I3(rd_pntr_plus2[3]),
        .I4(rd_pntr_plus2[6]),
        .O(plusOp[6]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gc1.count[6]_i_2 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(\n_0_gc1.count[6]_i_2 ));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus2[0]),
        .Q(rd_pntr_plus1[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus2[2]),
        .Q(rd_pntr_plus1[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus2[4]),
        .Q(rd_pntr_plus1[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus2[5]),
        .Q(rd_pntr_plus1[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus2[6]),
        .Q(rd_pntr_plus1[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus1[6]),
        .Q(Q[6]),
        .R(SR));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp[0]),
        .Q(rd_pntr_plus2[0]),
        .R(SR));
(* counter = "18" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp[1]),
        .Q(rd_pntr_plus2[1]),
        .S(SR));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp[2]),
        .Q(rd_pntr_plus2[2]),
        .R(SR));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp[3]),
        .Q(rd_pntr_plus2[3]),
        .R(SR));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp[4]),
        .Q(rd_pntr_plus2[4]),
        .R(SR));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp[5]),
        .Q(rd_pntr_plus2[5]),
        .R(SR));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp[6]),
        .Q(rd_pntr_plus2[6]),
        .R(SR));
LUT6 #(
    .INIT(64'hEFFFFFEFEEEEEEEE)) 
     ram_empty_i_i_1__2
       (.I0(n_0_ram_empty_i_i_2__0),
        .I1(n_0_ram_empty_i_i_3__0),
        .I2(p_3_out_0),
        .I3(Q[2]),
        .I4(I3[2]),
        .I5(p_18_out),
        .O(ram_empty_i_reg0));
LUT6 #(
    .INIT(64'h4100000000000000)) 
     ram_empty_i_i_2__0
       (.I0(p_3_out_0),
        .I1(I3[6]),
        .I2(rd_pntr_plus1[6]),
        .I3(DI),
        .I4(n_0_ram_empty_i_i_4),
        .I5(n_0_ram_empty_i_i_5),
        .O(n_0_ram_empty_i_i_2__0));
LUT6 #(
    .INIT(64'hFFFFFFFF28AAAA28)) 
     ram_empty_i_i_3__0
       (.I0(p_18_out),
        .I1(I3[6]),
        .I2(Q[6]),
        .I3(I3[5]),
        .I4(Q[5]),
        .I5(n_0_ram_empty_i_i_6),
        .O(n_0_ram_empty_i_i_3__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_i_i_4
       (.I0(rd_pntr_plus1[0]),
        .I1(I3[0]),
        .I2(rd_pntr_plus1[5]),
        .I3(I3[5]),
        .I4(I3[1]),
        .I5(rd_pntr_plus1[1]),
        .O(n_0_ram_empty_i_i_4));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_i_i_5
       (.I0(rd_pntr_plus1[3]),
        .I1(I3[3]),
        .I2(rd_pntr_plus1[2]),
        .I3(I3[2]),
        .I4(I3[4]),
        .I5(rd_pntr_plus1[4]),
        .O(n_0_ram_empty_i_i_5));
LUT6 #(
    .INIT(64'hFFFFFFFF28AAAA28)) 
     ram_empty_i_i_6
       (.I0(p_18_out),
        .I1(I3[0]),
        .I2(Q[0]),
        .I3(I3[1]),
        .I4(Q[1]),
        .I5(n_0_ram_empty_i_i_7),
        .O(n_0_ram_empty_i_i_6));
LUT5 #(
    .INIT(32'h6FF60000)) 
     ram_empty_i_i_7
       (.I0(Q[3]),
        .I1(I3[3]),
        .I2(Q[4]),
        .I3(I3[4]),
        .I4(p_18_out),
        .O(n_0_ram_empty_i_i_7));
LUT6 #(
    .INIT(64'hEFFFFFEFEEEEEEEE)) 
     ram_full_i_i_1__2
       (.I0(n_0_ram_full_i_i_2__0),
        .I1(I2),
        .I2(DI),
        .I3(Q[0]),
        .I4(I3[0]),
        .I5(I4),
        .O(ram_full_comb));
LUT6 #(
    .INIT(64'h4004000000000000)) 
     ram_full_i_i_2__0
       (.I0(DI),
        .I1(p_3_out_0),
        .I2(I5[6]),
        .I3(Q[6]),
        .I4(n_0_ram_full_i_i_4),
        .I5(n_0_ram_full_i_i_5),
        .O(n_0_ram_full_i_i_2__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_full_i_i_4
       (.I0(Q[0]),
        .I1(I5[0]),
        .I2(Q[5]),
        .I3(I5[5]),
        .I4(I5[1]),
        .I5(Q[1]),
        .O(n_0_ram_full_i_i_4));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_full_i_i_5
       (.I0(Q[3]),
        .I1(I5[3]),
        .I2(Q[2]),
        .I3(I5[2]),
        .I4(I5[4]),
        .I5(Q[4]),
        .O(n_0_ram_full_i_i_5));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_dma_0_rd_bin_cntr_22
   (ram_full_comb,
    O3,
    Q,
    O7,
    O8,
    E,
    p_0_out,
    I1,
    I2,
    I3,
    I5,
    I4,
    m_axi_sg_aclk);
  output ram_full_comb;
  output O3;
  output [6:0]Q;
  output O7;
  output [4:0]O8;
  input [0:0]E;
  input p_0_out;
  input I1;
  input I2;
  input [1:0]I3;
  input [6:0]I5;
  input [0:0]I4;
  input m_axi_sg_aclk;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire [1:0]I3;
  wire [0:0]I4;
  wire [6:0]I5;
  wire O3;
  wire O7;
  wire [4:0]O8;
  wire [6:0]Q;
  wire m_axi_sg_aclk;
  wire \n_0_gc1.count[6]_i_2__1 ;
  wire n_0_ram_empty_i_i_6__1;
  wire n_0_ram_empty_i_i_7__1;
  wire n_0_ram_full_i_i_3__1;
  wire p_0_out;
  wire [6:0]plusOp__1;
  wire ram_full_comb;
  wire [5:3]rd_pntr_plus1;
  wire [6:0]rd_pntr_plus2;

LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1__1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp__1[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1__1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp__1[1]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[2]_i_1__1 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .O(plusOp__1[2]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc1.count[3]_i_1__1 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[2]),
        .O(plusOp__1[3]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc1.count[4]_i_1__1 
       (.I0(rd_pntr_plus2[4]),
        .I1(rd_pntr_plus2[2]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[0]),
        .I4(rd_pntr_plus2[3]),
        .O(plusOp__1[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gc1.count[5]_i_1__1 
       (.I0(rd_pntr_plus2[5]),
        .I1(rd_pntr_plus2[3]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[1]),
        .I4(rd_pntr_plus2[2]),
        .I5(rd_pntr_plus2[4]),
        .O(plusOp__1[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[6]_i_1__1 
       (.I0(rd_pntr_plus2[6]),
        .I1(\n_0_gc1.count[6]_i_2__1 ),
        .I2(rd_pntr_plus2[5]),
        .O(plusOp__1[6]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gc1.count[6]_i_2__1 
       (.I0(rd_pntr_plus2[4]),
        .I1(rd_pntr_plus2[2]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[0]),
        .I4(rd_pntr_plus2[3]),
        .O(\n_0_gc1.count[6]_i_2__1 ));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(O8[0]),
        .S(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(O8[1]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(O8[2]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(rd_pntr_plus2[4]),
        .Q(O8[3]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(rd_pntr_plus2[5]),
        .Q(rd_pntr_plus1[5]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(rd_pntr_plus2[6]),
        .Q(O8[4]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(O8[0]),
        .Q(Q[0]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(O8[1]),
        .Q(Q[1]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(O8[2]),
        .Q(Q[2]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(O8[3]),
        .Q(Q[4]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(O8[4]),
        .Q(Q[6]),
        .R(I4));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(rd_pntr_plus2[0]),
        .R(I4));
(* counter = "31" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(rd_pntr_plus2[1]),
        .S(I4));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(rd_pntr_plus2[2]),
        .R(I4));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(rd_pntr_plus2[3]),
        .R(I4));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__1[4]),
        .Q(rd_pntr_plus2[4]),
        .R(I4));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__1[5]),
        .Q(rd_pntr_plus2[5]),
        .R(I4));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__1[6]),
        .Q(rd_pntr_plus2[6]),
        .R(I4));
LUT4 #(
    .INIT(16'hFFF6)) 
     ram_empty_i_i_2__2
       (.I0(Q[2]),
        .I1(I5[2]),
        .I2(n_0_ram_empty_i_i_6__1),
        .I3(n_0_ram_empty_i_i_7__1),
        .O(O3));
LUT4 #(
    .INIT(16'h9009)) 
     ram_empty_i_i_4__1
       (.I0(rd_pntr_plus1[3]),
        .I1(I5[3]),
        .I2(rd_pntr_plus1[5]),
        .I3(I5[5]),
        .O(O7));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_i_i_6__1
       (.I0(Q[5]),
        .I1(I5[5]),
        .I2(I5[6]),
        .I3(Q[6]),
        .I4(I5[4]),
        .I5(Q[4]),
        .O(n_0_ram_empty_i_i_6__1));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_i_i_7__1
       (.I0(Q[3]),
        .I1(I5[3]),
        .I2(I5[0]),
        .I3(Q[0]),
        .I4(I5[1]),
        .I5(Q[1]),
        .O(n_0_ram_empty_i_i_7__1));
LUT6 #(
    .INIT(64'hFFD0D0D0D0D0D0D0)) 
     ram_full_i_i_1__1
       (.I0(E),
        .I1(O3),
        .I2(p_0_out),
        .I3(I1),
        .I4(n_0_ram_full_i_i_3__1),
        .I5(I2),
        .O(ram_full_comb));
LUT4 #(
    .INIT(16'h9009)) 
     ram_full_i_i_3__1
       (.I0(Q[1]),
        .I1(I3[0]),
        .I2(Q[3]),
        .I3(I3[1]),
        .O(n_0_ram_full_i_i_3__1));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_dma_0_rd_bin_cntr__parameterized0
   (ram_empty_i_reg0,
    O1,
    O14,
    p_3_out,
    E,
    I12,
    I8,
    O15,
    SR,
    m_axi_s2mm_aclk);
  output ram_empty_i_reg0;
  output O1;
  output [2:0]O14;
  input p_3_out;
  input [0:0]E;
  input I12;
  input I8;
  input [2:0]O15;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire I12;
  wire I8;
  wire O1;
  wire [2:0]O14;
  wire [2:0]O15;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire n_0_ram_empty_i_i_3;
  wire p_3_out;
  wire [2:0]plusOp;
  wire ram_empty_i_reg0;
  wire [2:0]rd_pntr_plus1;
  wire [2:0]rd_pntr_plus2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc1.count[2]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp[2]));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(rd_pntr_plus1[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(rd_pntr_plus1[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(O14[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(O14[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(O14[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus2[0]),
        .R(SR));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus2[1]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus2[2]),
        .R(SR));
LUT6 #(
    .INIT(64'hCFCC8888CFCCCFCC)) 
     ram_empty_i_i_1__0
       (.I0(O1),
        .I1(p_3_out),
        .I2(n_0_ram_empty_i_i_3),
        .I3(E),
        .I4(I12),
        .I5(I8),
        .O(ram_empty_i_reg0));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_i_i_2
       (.I0(O14[1]),
        .I1(O15[1]),
        .I2(O15[2]),
        .I3(O14[2]),
        .I4(O15[0]),
        .I5(O14[0]),
        .O(O1));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_i_i_3
       (.I0(rd_pntr_plus1[2]),
        .I1(O15[2]),
        .I2(O15[1]),
        .I3(rd_pntr_plus1[1]),
        .I4(O15[0]),
        .I5(rd_pntr_plus1[0]),
        .O(n_0_ram_empty_i_i_3));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_dma_0_rd_fwft
   (O1,
    O3,
    O2,
    O4,
    O5,
    O6,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_18_out,
    I2,
    p_4_out);
  output O1;
  output O3;
  output O2;
  output O4;
  output O5;
  output O6;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_18_out;
  input I2;
  input p_4_out;

  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]SR;
  wire [0:0]curr_fwft_state;
  wire m_axi_s2mm_aclk;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1__0 ;
  wire \n_0_gpregsm1.curr_fwft_state_reg[1] ;
  wire [0:0]next_fwft_state;
  wire p_18_out;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

LUT2 #(
    .INIT(4'hB)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__0 
       (.I0(O2),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O3));
LUT6 #(
    .INIT(64'hFD550000FFFFFFFF)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__0 
       (.I0(curr_fwft_state),
        .I1(O1),
        .I2(I2),
        .I3(p_4_out),
        .I4(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O5));
LUT6 #(
    .INIT(64'h5555551515151515)) 
     \gc1.count_d1[6]_i_1__0 
       (.I0(p_18_out),
        .I1(curr_fwft_state),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(I2),
        .I4(O1),
        .I5(p_4_out),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT5 #(
    .INIT(32'hBBBFAAAA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(p_4_out),
        .I2(I2),
        .I3(O1),
        .I4(curr_fwft_state),
        .O(next_fwft_state));
LUT6 #(
    .INIT(64'h00088888FFFFFFFF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(curr_fwft_state),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(I2),
        .I3(O1),
        .I4(p_4_out),
        .I5(p_18_out),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1__0 ),
        .Q(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(O1),
        .R(SR));
LUT4 #(
    .INIT(16'h2220)) 
     hold_ff_q_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(p_4_out),
        .I2(I2),
        .I3(O1),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_s_ready_dup_i_2__0
       (.I0(O1),
        .I1(I2),
        .O(O6));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_dma_0_rd_fwft_14
   (E,
    p_14_out,
    O3,
    O4,
    sig_slast_with_stop,
    p_3_out,
    tmp_ram_regout_en,
    O2,
    tmp_ram_rd_en,
    S,
    O5,
    O6,
    O1,
    DI,
    SR,
    m_axi_mm2s_aclk,
    p_3_out_0,
    hold_ff_q,
    I1,
    p_0_in2_in,
    p_0_in5_in,
    m_axis_mm2s_tready,
    DOBDO,
    sig_stop_request,
    sig_skid2dre_wready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_18_out,
    Q,
    sig_rd_empty);
  output [0:0]E;
  output p_14_out;
  output O3;
  output O4;
  output sig_slast_with_stop;
  output p_3_out;
  output tmp_ram_regout_en;
  output O2;
  output tmp_ram_rd_en;
  output [1:0]S;
  output O5;
  output O6;
  output O1;
  output [0:0]DI;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input p_3_out_0;
  input hold_ff_q;
  input I1;
  input p_0_in2_in;
  input p_0_in5_in;
  input m_axis_mm2s_tready;
  input [1:0]DOBDO;
  input sig_stop_request;
  input sig_skid2dre_wready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_18_out;
  input [1:0]Q;
  input sig_rd_empty;

  wire [0:0]DI;
  wire [1:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]curr_fwft_state;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0 ;
  wire \n_0_gpregsm1.curr_fwft_state_reg[1] ;
  wire \n_0_gpregsm1.user_valid_reg ;
  wire [1:0]next_fwft_state;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire p_14_out;
  wire p_18_out;
  wire p_3_out;
  wire p_3_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

LUT5 #(
    .INIT(32'h5515FFFF)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1 
       (.I0(p_18_out),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(curr_fwft_state),
        .I3(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0 ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(tmp_ram_rd_en));
LUT4 #(
    .INIT(16'h8880)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0 
       (.I0(sig_skid2dre_wready),
        .I1(I1),
        .I2(hold_ff_q),
        .I3(\n_0_gpregsm1.user_valid_reg ),
        .O(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'h1FFF)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0 
       (.I0(hold_ff_q),
        .I1(\n_0_gpregsm1.user_valid_reg ),
        .I2(sig_skid2dre_wready),
        .I3(I1),
        .O(O2));
LUT4 #(
    .INIT(16'h2AFF)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(O2),
        .I2(curr_fwft_state),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(tmp_ram_regout_en));
LUT5 #(
    .INIT(32'hA222A2A2)) 
     \OMIT_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_rd_empty),
        .I2(I1),
        .I3(O2),
        .I4(DOBDO[1]),
        .O(O6));
LUT6 #(
    .INIT(64'hFFFFFFFFE000FFFF)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__4 
       (.I0(hold_ff_q),
        .I1(\n_0_gpregsm1.user_valid_reg ),
        .I2(sig_skid2dre_wready),
        .I3(DOBDO[1]),
        .I4(I1),
        .I5(sig_rd_empty),
        .O(O1));
LUT4 #(
    .INIT(16'hBAAA)) 
     \count[3]_i_2 
       (.I0(p_18_out),
        .I1(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0 ),
        .I2(curr_fwft_state),
        .I3(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .O(DI));
LUT2 #(
    .INIT(4'h6)) 
     \count[3]_i_4 
       (.I0(p_14_out),
        .I1(Q[1]),
        .O(S[1]));
LUT2 #(
    .INIT(4'h6)) 
     \count[3]_i_5 
       (.I0(p_14_out),
        .I1(Q[0]),
        .O(S[0]));
LUT2 #(
    .INIT(4'h6)) 
     \count[6]_i_1 
       (.I0(p_14_out),
        .I1(p_3_out_0),
        .O(E));
LUT4 #(
    .INIT(16'h00F7)) 
     \gc1.count_d1[6]_i_1 
       (.I0(curr_fwft_state),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0 ),
        .I3(p_18_out),
        .O(p_14_out));
LUT6 #(
    .INIT(64'hAAAEEEEEEEEEEEEE)) 
     \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(curr_fwft_state),
        .I2(hold_ff_q),
        .I3(\n_0_gpregsm1.user_valid_reg ),
        .I4(sig_skid2dre_wready),
        .I5(I1),
        .O(next_fwft_state[0]));
LUT4 #(
    .INIT(16'h08FF)) 
     \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0 ),
        .I3(p_18_out),
        .O(next_fwft_state[1]));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(\n_0_gpregsm1.user_valid_reg ),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT5 #(
    .INIT(32'h00A8A8A8)) 
     hold_ff_q_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(hold_ff_q),
        .I2(\n_0_gpregsm1.user_valid_reg ),
        .I3(sig_skid2dre_wready),
        .I4(I1),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     sig_last_reg_out_i_2
       (.I0(\n_0_gpregsm1.user_valid_reg ),
        .I1(hold_ff_q),
        .I2(I1),
        .O(p_3_out));
LUT5 #(
    .INIT(32'hFFFFE000)) 
     sig_last_skid_reg_i_1
       (.I0(\n_0_gpregsm1.user_valid_reg ),
        .I1(hold_ff_q),
        .I2(I1),
        .I3(DOBDO[0]),
        .I4(sig_stop_request),
        .O(sig_slast_with_stop));
LUT6 #(
    .INIT(64'hFF2AFF2AFF2A2A2A)) 
     sig_m_valid_dup_i_3
       (.I0(p_0_in2_in),
        .I1(p_0_in5_in),
        .I2(m_axis_mm2s_tready),
        .I3(I1),
        .I4(hold_ff_q),
        .I5(\n_0_gpregsm1.user_valid_reg ),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT5 #(
    .INIT(32'h1FFF0000)) 
     sig_s_ready_dup_i_3
       (.I0(\n_0_gpregsm1.user_valid_reg ),
        .I1(hold_ff_q),
        .I2(I1),
        .I3(p_0_in2_in),
        .I4(p_0_in5_in),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_dma_0_rd_fwft_20
   (O1,
    E,
    O4,
    O5,
    O2,
    O6,
    I4,
    m_axi_sg_aclk,
    follower_empty_mm2s,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    follower_full_mm2s,
    m_axis_mm2s_cntrl_tready,
    I1);
  output O1;
  output [0:0]E;
  output [0:0]O4;
  output O5;
  output [0:0]O2;
  output [0:0]O6;
  input [0:0]I4;
  input m_axi_sg_aclk;
  input follower_empty_mm2s;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input follower_full_mm2s;
  input m_axis_mm2s_cntrl_tready;
  input I1;

  wire [0:0]E;
  wire I1;
  wire [0:0]I4;
  wire O1;
  wire [0:0]O2;
  wire [0:0]O4;
  wire O5;
  wire [0:0]O6;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_i_reg0;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_cntrl_tready;
  wire mm2s_scndry_resetn;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1__1 ;
  wire \n_0_gpregsm1.curr_fwft_state_reg[1] ;
  wire [0:0]next_fwft_state;
  wire s2mm_scndry_resetn;

LUT6 #(
    .INIT(64'hFFFF888F888F888F)) 
     \GEN_SYNC_FIFO.follower_empty_mm2s_i_1 
       (.I0(follower_empty_mm2s),
        .I1(O1),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(follower_full_mm2s),
        .I5(m_axis_mm2s_cntrl_tready),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_2 
       (.I0(follower_empty_mm2s),
        .I1(O1),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'hCF08)) 
     empty_fwft_i_i_1
       (.I0(follower_empty_mm2s),
        .I1(curr_fwft_state),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(O1),
        .O(empty_fwft_i_reg0));
(* equivalent_register_removal = "no" *) 
   FDSE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(empty_fwft_i_reg0),
        .Q(O1),
        .S(I4));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT5 #(
    .INIT(32'h15115555)) 
     \gc1.count_d2[6]_i_1 
       (.I0(I1),
        .I1(curr_fwft_state),
        .I2(O1),
        .I3(follower_empty_mm2s),
        .I4(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'h08AA)) 
     \goreg_dm.dout_i[32]_i_1 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(follower_empty_mm2s),
        .I2(O1),
        .I3(curr_fwft_state),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'h15115555)) 
     \gpr1.dout_i[32]_i_2 
       (.I0(I1),
        .I1(curr_fwft_state),
        .I2(O1),
        .I3(follower_empty_mm2s),
        .I4(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .O(O6));
LUT4 #(
    .INIT(16'hFBAA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(follower_empty_mm2s),
        .I2(O1),
        .I3(curr_fwft_state),
        .O(next_fwft_state));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT5 #(
    .INIT(32'h8A00FFFF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(curr_fwft_state),
        .I1(O1),
        .I2(follower_empty_mm2s),
        .I3(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I4(I1),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1__1 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state),
        .R(I4));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1__1 ),
        .Q(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .R(I4));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module axi_dma_0_rd_handshaking_flags__parameterized0
   (O7,
    E,
    ram_full_comb,
    p_14_out,
    O12,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    p_3_out,
    I8,
    I9,
    I12,
    I1);
  output O7;
  output [0:0]E;
  output ram_full_comb;
  output p_14_out;
  output O12;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input p_3_out;
  input I8;
  input I9;
  input I12;
  input I1;

  wire [0:0]E;
  wire I1;
  wire I12;
  wire I8;
  wire I9;
  wire O12;
  wire O7;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_0_gv.ram_valid_d1_reg ;
  wire p_14_out;
  wire p_32_out;
  wire p_3_out;
  wire ram_full_comb;
  wire ram_valid_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_csm_state[5]_i_2 
       (.I0(\n_0_gv.ram_valid_d1_reg ),
        .I1(hold_ff_q),
        .O(O12));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT4 #(
    .INIT(16'h00AB)) 
     \gc1.count_d2[2]_i_1 
       (.I0(p_32_out),
        .I1(hold_ff_q),
        .I2(\n_0_gv.ram_valid_d1_reg ),
        .I3(p_3_out),
        .O(p_14_out));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT4 #(
    .INIT(16'h00AB)) 
     \gpr1.dout_i[8]_i_1 
       (.I0(p_32_out),
        .I1(hold_ff_q),
        .I2(\n_0_gv.ram_valid_d1_reg ),
        .I3(p_3_out),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT4 #(
    .INIT(16'h00AB)) 
     \gv.ram_valid_d1_i_1 
       (.I0(p_32_out),
        .I1(hold_ff_q),
        .I2(\n_0_gv.ram_valid_d1_reg ),
        .I3(p_3_out),
        .O(ram_valid_i));
FDRE #(
    .INIT(1'b0)) 
     \gv.ram_valid_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_valid_i),
        .Q(\n_0_gv.ram_valid_d1_reg ),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT4 #(
    .INIT(16'h2220)) 
     hold_ff_q_i_1__1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(p_32_out),
        .I2(hold_ff_q),
        .I3(\n_0_gv.ram_valid_d1_reg ),
        .O(O7));
LUT5 #(
    .INIT(32'hFF045504)) 
     ram_full_i_i_1__0
       (.I0(p_14_out),
        .I1(I8),
        .I2(I9),
        .I3(I12),
        .I4(I1),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_dma_0_rd_logic
   (p_18_out,
    O1,
    E,
    ram_full_comb,
    O2,
    O3,
    O4,
    O5,
    O6,
    Q,
    O7,
    O8,
    I4,
    ram_empty_i_reg0,
    m_axi_sg_aclk,
    follower_empty_mm2s,
    p_0_out,
    I1,
    I2,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    follower_full_mm2s,
    m_axis_mm2s_cntrl_tready,
    I3,
    I5);
  output p_18_out;
  output O1;
  output [0:0]E;
  output ram_full_comb;
  output O2;
  output O3;
  output [0:0]O4;
  output O5;
  output [0:0]O6;
  output [6:0]Q;
  output O7;
  output [4:0]O8;
  input [0:0]I4;
  input ram_empty_i_reg0;
  input m_axi_sg_aclk;
  input follower_empty_mm2s;
  input p_0_out;
  input I1;
  input I2;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input follower_full_mm2s;
  input m_axis_mm2s_cntrl_tready;
  input [1:0]I3;
  input [6:0]I5;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire [1:0]I3;
  wire [0:0]I4;
  wire [6:0]I5;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire [4:0]O8;
  wire [6:0]Q;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_cntrl_tready;
  wire mm2s_scndry_resetn;
  wire p_0_out;
  wire p_18_out;
  wire ram_empty_i_reg0;
  wire ram_full_comb;
  wire s2mm_scndry_resetn;

axi_dma_0_rd_fwft_20 \gr1.rfwft 
       (.E(E),
        .I1(p_18_out),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .follower_empty_mm2s(follower_empty_mm2s),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
axi_dma_0_rd_status_flags_ss_21 \grss.rsts 
       (.I4(I4),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_18_out(p_18_out),
        .ram_empty_i_reg0(ram_empty_i_reg0));
axi_dma_0_rd_bin_cntr_22 rpntr
       (.E(O2),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O3(O3),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_0_out(p_0_out),
        .ram_full_comb(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_dma_0_rd_logic__parameterized0
   (O1,
    O2,
    O3,
    O4,
    O5,
    ram_full_comb,
    O6,
    SR,
    m_axi_s2mm_aclk,
    Q,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    p_4_out,
    p_1_in,
    S0);
  output O1;
  output [6:0]O2;
  output O3;
  output O4;
  output O5;
  output ram_full_comb;
  output O6;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [6:0]Q;
  input [6:0]I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input p_4_out;
  input p_1_in;
  input S0;

  wire [6:0]I1;
  wire I2;
  wire O1;
  wire [6:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [6:0]Q;
  wire S0;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_2_gr1.rfwft ;
  wire p_18_out;
  wire p_1_in;
  wire p_4_out;
  wire ram_empty_i_reg0;
  wire ram_full_comb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

axi_dma_0_rd_fwft \gr1.rfwft 
       (.I2(I2),
        .O1(O1),
        .O2(\n_2_gr1.rfwft ),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_18_out(p_18_out),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
axi_dma_0_rd_status_flags_ss \grss.rsts 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_18_out(p_18_out),
        .ram_empty_i_reg0(ram_empty_i_reg0));
axi_dma_0_rd_bin_cntr rpntr
       (.I1(\n_2_gr1.rfwft ),
        .I2(I1),
        .O2(O2),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_18_out(p_18_out),
        .p_1_in(p_1_in),
        .ram_empty_i_reg0(ram_empty_i_reg0),
        .ram_full_comb(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_dma_0_rd_logic__parameterized0_10
   (O3,
    O4,
    sig_slast_with_stop,
    p_3_out,
    tmp_ram_regout_en,
    O2,
    tmp_ram_rd_en,
    O5,
    O6,
    ram_full_comb,
    O1,
    S,
    O7,
    SR,
    m_axi_mm2s_aclk,
    p_3_out_0,
    hold_ff_q,
    I1,
    p_0_in2_in,
    p_0_in5_in,
    m_axis_mm2s_tready,
    DOBDO,
    sig_stop_request,
    sig_skid2dre_wready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    sig_rd_empty,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8);
  output O3;
  output O4;
  output sig_slast_with_stop;
  output p_3_out;
  output tmp_ram_regout_en;
  output O2;
  output tmp_ram_rd_en;
  output O5;
  output O6;
  output ram_full_comb;
  output [6:0]O1;
  output S;
  output O7;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input p_3_out_0;
  input hold_ff_q;
  input I1;
  input p_0_in2_in;
  input p_0_in5_in;
  input m_axis_mm2s_tready;
  input [1:0]DOBDO;
  input sig_stop_request;
  input sig_skid2dre_wready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]Q;
  input sig_rd_empty;
  input I2;
  input [6:0]I3;
  input I4;
  input [6:0]I5;
  input I6;
  input I7;
  input I8;

  wire [1:0]DOBDO;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire I4;
  wire [6:0]I5;
  wire I6;
  wire I7;
  wire I8;
  wire [6:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [2:0]Q;
  wire S;
  wire [0:0]SR;
  wire cntr_en;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire \n_0_grss.gdc.dc ;
  wire \n_10_gr1.rfwft ;
  wire \n_14_gr1.rfwft ;
  wire \n_1_grss.gdc.dc ;
  wire \n_9_gr1.rfwft ;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire p_14_out;
  wire p_18_out;
  wire p_3_out;
  wire p_3_out_0;
  wire ram_empty_i_reg0;
  wire ram_full_comb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_dma_0_rd_fwft_14 \gr1.rfwft 
       (.DI(\n_14_gr1.rfwft ),
        .DOBDO(DOBDO),
        .E(cntr_en),
        .I1(I1),
        .O1(S),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .Q({\n_0_grss.gdc.dc ,\n_1_grss.gdc.dc }),
        .S({\n_9_gr1.rfwft ,\n_10_gr1.rfwft }),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .p_14_out(p_14_out),
        .p_18_out(p_18_out),
        .p_3_out(p_3_out),
        .p_3_out_0(p_3_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
axi_dma_0_dc_ss \grss.gdc.dc 
       (.DI({\n_14_gr1.rfwft ,p_14_out}),
        .E(cntr_en),
        .I1(Q),
        .I4(I4),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O7(O7),
        .Q({\n_0_grss.gdc.dc ,\n_1_grss.gdc.dc }),
        .S({\n_9_gr1.rfwft ,\n_10_gr1.rfwft }),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
axi_dma_0_rd_status_flags_ss_15 \grss.rsts 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_18_out(p_18_out),
        .ram_empty_i_reg0(ram_empty_i_reg0));
axi_dma_0_rd_bin_cntr_16 rpntr
       (.DI(p_14_out),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .Q(O1),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_18_out(p_18_out),
        .p_3_out_0(p_3_out_0),
        .ram_empty_i_reg0(ram_empty_i_reg0),
        .ram_full_comb(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_dma_0_rd_logic__parameterized1
   (O2,
    O3,
    O1,
    O5,
    O6,
    O7,
    D,
    O11,
    E,
    ram_full_comb,
    O12,
    O14,
    SR,
    m_axi_s2mm_aclk,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_strm_tvalid,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    p_32_out,
    hold_ff_q,
    I10,
    I11,
    I9,
    I12,
    O15);
  output [0:0]O2;
  output O3;
  output O1;
  output O5;
  output O6;
  output O7;
  output [3:0]D;
  output O11;
  output [0:0]E;
  output ram_full_comb;
  output O12;
  output [2:0]O14;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_strm_tvalid;
  input I1;
  input [0:0]Q;
  input [6:0]I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input p_32_out;
  input hold_ff_q;
  input I10;
  input I11;
  input I9;
  input I12;
  input [2:0]O15;

  wire [3:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [6:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire [0:0]O2;
  wire O3;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire n_1_rpntr;
  wire p_14_out;
  wire p_32_out;
  wire p_3_out;
  wire ram_empty_i_reg0;
  wire ram_full_comb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_strm_tvalid;

axi_dma_0_rd_handshaking_flags__parameterized0 \grhf.rhf 
       (.E(E),
        .I1(n_1_rpntr),
        .I12(I12),
        .I8(I8),
        .I9(I9),
        .O12(O12),
        .O7(O7),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_14_out(p_14_out),
        .p_32_out(p_32_out),
        .p_3_out(p_3_out),
        .ram_full_comb(ram_full_comb),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
axi_dma_0_dc_ss__parameterized0 \grss.gdc.dc 
       (.D(D),
        .DIBDI(DIBDI),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .O6(O6),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_14_out(p_14_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_strm_tvalid(sig_strm_tvalid));
axi_dma_0_rd_status_flags_ss__parameterized0 \grss.rsts 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .ram_empty_i_reg0(ram_empty_i_reg0));
axi_dma_0_rd_bin_cntr__parameterized0 rpntr
       (.E(p_14_out),
        .I12(I12),
        .I8(I8),
        .O1(n_1_rpntr),
        .O14(O14),
        .O15(O15),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .ram_empty_i_reg0(ram_empty_i_reg0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_dma_0_rd_status_flags_ss
   (p_18_out,
    SR,
    ram_empty_i_reg0,
    m_axi_s2mm_aclk);
  output p_18_out;
  input [0:0]SR;
  input ram_empty_i_reg0;
  input m_axi_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_18_out;
  wire ram_empty_i_reg0;

(* equivalent_register_removal = "no" *) 
   FDSE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i_reg0),
        .Q(p_18_out),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_dma_0_rd_status_flags_ss_15
   (p_18_out,
    SR,
    ram_empty_i_reg0,
    m_axi_mm2s_aclk);
  output p_18_out;
  input [0:0]SR;
  input ram_empty_i_reg0;
  input m_axi_mm2s_aclk;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire p_18_out;
  wire ram_empty_i_reg0;

(* equivalent_register_removal = "no" *) 
   FDSE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_empty_i_reg0),
        .Q(p_18_out),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_dma_0_rd_status_flags_ss_21
   (p_18_out,
    I4,
    ram_empty_i_reg0,
    m_axi_sg_aclk);
  output p_18_out;
  input [0:0]I4;
  input ram_empty_i_reg0;
  input m_axi_sg_aclk;

  wire [0:0]I4;
  wire m_axi_sg_aclk;
  wire p_18_out;
  wire ram_empty_i_reg0;

(* equivalent_register_removal = "no" *) 
   FDSE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ram_empty_i_reg0),
        .Q(p_18_out),
        .S(I4));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_dma_0_rd_status_flags_ss__parameterized0
   (p_3_out,
    SR,
    ram_empty_i_reg0,
    m_axi_s2mm_aclk);
  output p_3_out;
  input [0:0]SR;
  input ram_empty_i_reg0;
  input m_axi_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire ram_empty_i_reg0;

(* equivalent_register_removal = "no" *) 
   FDSE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i_reg0),
        .Q(p_3_out),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0_srl_fifo_f
   (p_1_out,
    O11,
    E,
    O1,
    Dout,
    SR,
    m_axi_sg_aclk,
    I2,
    m_axi_sg_aresetn,
    follower_empty_s2mm,
    follower_full_s2mm,
    I1,
    I5,
    Din);
  output p_1_out;
  output O11;
  output [0:0]E;
  output O1;
  output [0:33]Dout;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input I2;
  input m_axi_sg_aresetn;
  input follower_empty_s2mm;
  input follower_full_s2mm;
  input I1;
  input I5;
  input [0:33]Din;

  wire [0:33]Din;
  wire [0:33]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I5;
  wire O1;
  wire O11;
  wire [0:0]SR;
  wire follower_empty_s2mm;
  wire follower_full_s2mm;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire p_1_out;

axi_dma_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I5(I5),
        .O1(p_1_out),
        .O11(O11),
        .O2(O1),
        .SR(SR),
        .follower_empty_s2mm(follower_empty_s2mm),
        .follower_full_s2mm(follower_full_s2mm),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0_srl_fifo_f__parameterized0
   (sig_rd_empty,
    Clken,
    O1,
    O2,
    m_axi_s2mm_bready,
    S,
    SR,
    m_axi_s2mm_aclk,
    Dout,
    I2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_empty_0,
    sig_coelsc_reg_empty,
    I1,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp);
  output sig_rd_empty;
  output Clken;
  output O1;
  output O2;
  output m_axi_s2mm_bready;
  input S;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]Dout;
  input [1:0]I2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rd_empty_0;
  input sig_coelsc_reg_empty;
  input I1;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;

  wire Clken;
  wire [0:0]Dout;
  wire I1;
  wire [1:0]I2;
  wire O1;
  wire O2;
  wire S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty;
  wire sig_rd_empty_0;

axi_dma_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.Clken(Clken),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0_srl_fifo_f__parameterized0_23
   (sig_rd_empty,
    m_axi_sg_bready,
    O1,
    O3,
    O4,
    S,
    SR,
    m_axi_sg_aclk,
    O2,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    Dout,
    D,
    I1,
    m_axi_sg_bresp);
  output sig_rd_empty;
  output m_axi_sg_bready;
  output O1;
  output [0:0]O3;
  output O4;
  input S;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input O2;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [0:0]Dout;
  input [1:0]D;
  input I1;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire S;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty;
  wire sig_rd_empty_0;

axi_dma_0_srl_fifo_rbu_f__parameterized0_24 I_SRL_FIFO_RBU_F
       (.D(D),
        .Dout(Dout),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .S(S),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0_srl_fifo_f__parameterized1
   (O1,
    O2,
    Dout,
    sig_push_coelsc_reg,
    O3,
    O4,
    p_4_out,
    S,
    O5,
    SR,
    m_axi_sg_aclk,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I1,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    D,
    I2,
    I3,
    Din);
  output O1;
  output O2;
  output [1:0]Dout;
  output sig_push_coelsc_reg;
  output O3;
  output O4;
  output p_4_out;
  output S;
  output O5;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I1;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [2:0]D;
  input I2;
  input [0:0]I3;
  input [2:0]Din;

  wire [2:0]D;
  wire [2:0]Din;
  wire [1:0]Dout;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;

axi_dma_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .S(S),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_tlast_err_stop(sig_tlast_err_stop));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0_srl_fifo_f__parameterized2
   (O1,
    mm2s_ns0,
    mm2s_all_idle,
    p_14_out,
    queue_rden_new,
    O7,
    out,
    p_0_in,
    m_axi_sg_aclk,
    p_36_out,
    I8,
    I9,
    I10,
    I1,
    I11,
    mm2s_stop_i,
    ch1_ftch_queue_empty,
    I12,
    I2,
    mm2s_halt,
    I3,
    I4,
    mm2s_scndry_resetn,
    I13,
    I14,
    O3);
  output O1;
  output mm2s_ns0;
  output mm2s_all_idle;
  output p_14_out;
  output queue_rden_new;
  output O7;
  output [22:0]out;
  input p_0_in;
  input m_axi_sg_aclk;
  input p_36_out;
  input I8;
  input I9;
  input I10;
  input I1;
  input I11;
  input mm2s_stop_i;
  input ch1_ftch_queue_empty;
  input I12;
  input I2;
  input mm2s_halt;
  input I3;
  input I4;
  input mm2s_scndry_resetn;
  input I13;
  input I14;
  input [22:0]O3;

  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I8;
  wire I9;
  wire O1;
  wire [22:0]O3;
  wire O7;
  wire ch1_ftch_queue_empty;
  wire m_axi_sg_aclk;
  wire mm2s_all_idle;
  wire mm2s_halt;
  wire mm2s_ns0;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire [22:0]out;
  wire p_0_in;
  wire p_14_out;
  wire p_36_out;
  wire queue_rden_new;

axi_dma_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O3(O3),
        .O7(O7),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_ns0(mm2s_ns0),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_0_in(p_0_in),
        .p_14_out(p_14_out),
        .p_36_out(p_36_out),
        .queue_rden_new(queue_rden_new));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0_srl_fifo_f__parameterized3
   (fifo_empty,
    FIFO_Full,
    E,
    out,
    fifo_sinit,
    m_axi_sg_aclk,
    I1,
    s_axis_s2mm_sts_tvalid,
    tag_stripped,
    s2mm_scndry_resetn,
    in);
  output fifo_empty;
  output FIFO_Full;
  output [0:0]E;
  output [32:0]out;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input I1;
  input s_axis_s2mm_sts_tvalid;
  input tag_stripped;
  input s2mm_scndry_resetn;
  input [0:32]in;

  wire [0:0]E;
  wire FIFO_Full;
  wire I1;
  wire fifo_empty;
  wire fifo_sinit;
  wire [0:32]in;
  wire m_axi_sg_aclk;
  wire [32:0]out;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_sts_tvalid;
  wire tag_stripped;

axi_dma_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.E(E),
        .FIFO_Full(FIFO_Full),
        .I1(I1),
        .O1(fifo_empty),
        .fifo_sinit(fifo_sinit),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .tag_stripped(tag_stripped));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0_srl_fifo_f__parameterized4
   (sig_rd_empty,
    O1,
    O3,
    S,
    SR,
    m_axi_mm2s_aclk,
    I1,
    sig_mstr2sf_cmd_valid,
    I2,
    DOBDO,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output sig_rd_empty;
  output O1;
  output O3;
  input S;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input I1;
  input sig_mstr2sf_cmd_valid;
  input I2;
  input [0:0]DOBDO;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O3;
  wire S;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_rd_empty;

axi_dma_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O3(O3),
        .S(S),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_rd_empty(sig_rd_empty));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0_srl_fifo_f__parameterized5
   (O1,
    O2,
    O3,
    O4,
    Dout,
    S,
    sig_push_coelsc_reg,
    p_4_out,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    I2,
    Din);
  output O1;
  output O2;
  output O3;
  output O4;
  output [16:0]Dout;
  output S;
  output sig_push_coelsc_reg;
  output p_4_out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input sig_inhibit_rdy_n;
  input sig_data2wsc_valid;
  input [0:0]I2;
  input [16:0]Din;

  wire [16:0]Din;
  wire [16:0]Dout;
  wire [0:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty_0;

axi_dma_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.Clken(O2),
        .Din(Din),
        .Dout(Dout),
        .I2(I2),
        .O1(O1),
        .O3(O3),
        .O4(O4),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_empty_0(sig_rd_empty_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0_srl_fifo_f__parameterized6
   (O1,
    O2,
    lsig_cmd_set_fetch_pause,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    Dout,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    sig_inhibit_rdy_n,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    Q,
    p_7_out,
    I1,
    I2,
    I3,
    I4,
    I5,
    Din);
  output O1;
  output O2;
  output lsig_cmd_set_fetch_pause;
  output [4:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [14:0]Dout;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input sig_inhibit_rdy_n;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input [6:0]Q;
  input p_7_out;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [16:0]Din;

  wire [4:0]D;
  wire [16:0]Din;
  wire [14:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [6:0]Q;
  wire [0:0]SR;
  wire lsig_cmd_set_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire p_7_out;
  wire p_9_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;

axi_dma_0_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .SR(SR),
        .lsig_cmd_set_fetch_pause(lsig_cmd_set_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0_srl_fifo_f__parameterized7
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    SR,
    out,
    O9,
    O10,
    sig_eop_sent,
    O11,
    O12,
    O13,
    O14,
    I14,
    O15,
    O16,
    m_axi_s2mm_aclk,
    I1,
    Q,
    I2,
    slice_insert_valid,
    sig_tstrb_fifo_rdy,
    sig_eop_halt_xfer,
    I3,
    sig_btt_eq_0,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    lsig_absorb2tlast,
    I4,
    I5,
    I6,
    lsig_cmd_fetch_pause,
    sig_sm_pop_cmd_fifo,
    sig_need_cmd_flush,
    DI,
    I7,
    I8,
    I9,
    I10,
    DIBDI,
    I11,
    I12,
    p_1_in,
    p_2_in,
    I13,
    sig_eop_sent_reg,
    I15);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output [0:0]SR;
  output [8:0]out;
  output O9;
  output O10;
  output sig_eop_sent;
  output O11;
  output O12;
  output O13;
  output O14;
  output [0:0]I14;
  output O15;
  output O16;
  input m_axi_s2mm_aclk;
  input I1;
  input [0:0]Q;
  input I2;
  input slice_insert_valid;
  input sig_tstrb_fifo_rdy;
  input sig_eop_halt_xfer;
  input I3;
  input sig_btt_eq_0;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input lsig_absorb2tlast;
  input I4;
  input I5;
  input I6;
  input lsig_cmd_fetch_pause;
  input sig_sm_pop_cmd_fifo;
  input sig_need_cmd_flush;
  input [2:0]DI;
  input I7;
  input I8;
  input I9;
  input [3:0]I10;
  input [0:0]DIBDI;
  input I11;
  input I12;
  input p_1_in;
  input p_2_in;
  input I13;
  input sig_eop_sent_reg;
  input [8:0]I15;

  wire [2:0]DI;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire [3:0]I10;
  wire I11;
  wire I12;
  wire I13;
  wire [0:0]I14;
  wire [8:0]I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [8:0]out;
  wire p_1_in;
  wire p_2_in;
  wire sig_btt_eq_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_tstrb_fifo_rdy;
  wire slice_insert_valid;

axi_dma_0_srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.DI(DI),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .slice_insert_valid(slice_insert_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0_srl_fifo_rbu_f
   (O1,
    O11,
    E,
    O2,
    Dout,
    SR,
    m_axi_sg_aclk,
    I2,
    m_axi_sg_aresetn,
    follower_empty_s2mm,
    follower_full_s2mm,
    I1,
    I5,
    Din);
  output O1;
  output O11;
  output [0:0]E;
  output O2;
  output [0:33]Dout;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input I2;
  input m_axi_sg_aresetn;
  input follower_empty_s2mm;
  input follower_full_s2mm;
  input I1;
  input I5;
  input [0:33]Din;

  wire [0:33]Din;
  wire [0:33]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I5;
  wire O1;
  wire O11;
  wire O2;
  wire [0:0]SR;
  wire follower_empty_s2mm;
  wire follower_full_s2mm;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;

axi_dma_0_cntr_incr_decr_addn_f_32 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I5(I5),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O5(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .O6(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .O7(O2),
        .SR(SR),
        .follower_empty_s2mm(follower_empty_s2mm),
        .follower_full_s2mm(follower_full_s2mm),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn));
axi_dma_0_dynshreg_f DYNSHREG_F_I
       (.Din(Din),
        .Dout(Dout),
        .I1(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .I2(I2),
        .I3(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .I4(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I5(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .m_axi_sg_aclk(m_axi_sg_aclk));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O11),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0_srl_fifo_rbu_f__parameterized0
   (sig_rd_empty,
    Clken,
    O1,
    O2,
    m_axi_s2mm_bready,
    S,
    SR,
    m_axi_s2mm_aclk,
    Dout,
    I2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_empty_0,
    sig_coelsc_reg_empty,
    I1,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp);
  output sig_rd_empty;
  output Clken;
  output O1;
  output O2;
  output m_axi_s2mm_bready;
  input S;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]Dout;
  input [1:0]I2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rd_empty_0;
  input sig_coelsc_reg_empty;
  input I1;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;

  wire Clken;
  wire [0:0]Dout;
  wire I1;
  wire [1:0]I2;
  wire O1;
  wire O2;
  wire S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire n_0_FIFO_Full_reg;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty;
  wire sig_rd_empty_0;

axi_dma_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.Addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I}),
        .Clken(Clken),
        .O1(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
axi_dma_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.Addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I}),
        .Clken(Clken),
        .Dout(Dout),
        .I1(n_0_FIFO_Full_reg),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(1'b0));
LUT3 #(
    .INIT(8'hBA)) 
     m_axi_s2mm_bready_INST_0
       (.I0(I1),
        .I1(n_0_FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_s2mm_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0_srl_fifo_rbu_f__parameterized0_24
   (sig_rd_empty,
    m_axi_sg_bready,
    O1,
    O3,
    O4,
    S,
    SR,
    m_axi_sg_aclk,
    O2,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    Dout,
    D,
    I1,
    m_axi_sg_bresp);
  output sig_rd_empty;
  output m_axi_sg_bready;
  output O1;
  output [0:0]O3;
  output O4;
  input S;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input O2;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [0:0]Dout;
  input [1:0]D;
  input I1;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire S;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire n_0_FIFO_Full_reg;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_wr_fifo;

axi_dma_0_cntr_incr_decr_addn_f__parameterized0_25 CNTR_INCR_DECR_ADDN_F_I
       (.Addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I}),
        .Clken(sig_wr_fifo),
        .I1(I1),
        .O1(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
axi_dma_0_dynshreg_f__parameterized0_26 DYNSHREG_F_I
       (.Addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I}),
        .Clken(sig_wr_fifo),
        .D(D),
        .Dout(Dout),
        .I1(n_0_FIFO_Full_reg),
        .O1(O1),
        .O3(O3),
        .O4(O4),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(1'b0));
LUT3 #(
    .INIT(8'hBA)) 
     m_axi_sg_bready_INST_0
       (.I0(O2),
        .I1(n_0_FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_sg_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0_srl_fifo_rbu_f__parameterized1
   (O1,
    O2,
    Dout,
    sig_push_coelsc_reg,
    O3,
    O4,
    p_4_out,
    S,
    O5,
    SR,
    m_axi_sg_aclk,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I1,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    D,
    I2,
    I3,
    Din);
  output O1;
  output O2;
  output [1:0]Dout;
  output sig_push_coelsc_reg;
  output O3;
  output O4;
  output p_4_out;
  output S;
  output O5;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I1;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [2:0]D;
  input I2;
  input [0:0]I3;
  input [2:0]Din;

  wire [2:0]D;
  wire [2:0]Din;
  wire [1:0]Dout;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire [0:0]SR;
  wire S_0;
  wire m_axi_sg_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

axi_dma_0_cntr_incr_decr_addn_f__parameterized0_27 CNTR_INCR_DECR_ADDN_F_I
       (.Dout({Dout[1],sig_dcntl_sfifo_out}),
        .I2(I2),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .SR(SR),
        .S_0(S_0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_wr_fifo(sig_wr_fifo));
axi_dma_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.D(D),
        .Din(Din),
        .Dout({Dout[1],sig_dcntl_sfifo_out,Dout[0]}),
        .I1(I1),
        .I2(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I3(I3),
        .I4(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .S(S_0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O2),
        .R(1'b0));
LUT3 #(
    .INIT(8'hDF)) 
     sig_data2wsc_cmd_cmplt_i_4
       (.I0(I1),
        .I1(O2),
        .I2(sig_push_to_wsc),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0_srl_fifo_rbu_f__parameterized2
   (O1,
    mm2s_ns0,
    mm2s_all_idle,
    p_14_out,
    queue_rden_new,
    O7,
    out,
    p_0_in,
    m_axi_sg_aclk,
    p_36_out,
    I8,
    I9,
    I10,
    I1,
    I11,
    mm2s_stop_i,
    ch1_ftch_queue_empty,
    I12,
    I2,
    mm2s_halt,
    I3,
    I4,
    mm2s_scndry_resetn,
    I13,
    I14,
    O3);
  output O1;
  output mm2s_ns0;
  output mm2s_all_idle;
  output p_14_out;
  output queue_rden_new;
  output O7;
  output [22:0]out;
  input p_0_in;
  input m_axi_sg_aclk;
  input p_36_out;
  input I8;
  input I9;
  input I10;
  input I1;
  input I11;
  input mm2s_stop_i;
  input ch1_ftch_queue_empty;
  input I12;
  input I2;
  input mm2s_halt;
  input I3;
  input I4;
  input mm2s_scndry_resetn;
  input I13;
  input I14;
  input [22:0]O3;

  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I8;
  wire I9;
  wire O1;
  wire [22:0]O3;
  wire O7;
  wire ch1_ftch_queue_empty;
  wire m_axi_sg_aclk;
  wire mm2s_all_idle;
  wire mm2s_halt;
  wire mm2s_ns0;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire n_0_CNTR_INCR_DECR_ADDN_F_I;
  wire \n_0_FSM_sequential_mm2s_cs[2]_i_3 ;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire [22:0]out;
  wire p_0_in;
  wire p_14_out;
  wire p_36_out;
  wire queue_rden_new;

axi_dma_0_cntr_incr_decr_addn_f_17 CNTR_INCR_DECR_ADDN_F_I
       (.I3(I3),
        .I4(I4),
        .O1(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O5(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_0_in(p_0_in),
        .p_36_out(p_36_out));
axi_dma_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.I1(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .I2(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I3(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .I4(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .O3(O3),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .p_36_out(p_36_out));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000001110)) 
     \FSM_sequential_mm2s_cs[0]_i_3 
       (.I0(I1),
        .I1(O1),
        .I2(I2),
        .I3(I12),
        .I4(ch1_ftch_queue_empty),
        .I5(mm2s_stop_i),
        .O(mm2s_ns0));
LUT2 #(
    .INIT(4'h4)) 
     \FSM_sequential_mm2s_cs[2]_i_2 
       (.I0(\n_0_FSM_sequential_mm2s_cs[2]_i_3 ),
        .I1(I14),
        .O(O7));
LUT6 #(
    .INIT(64'hFEAEFEAEFEAEFEFE)) 
     \FSM_sequential_mm2s_cs[2]_i_3 
       (.I0(I8),
        .I1(mm2s_ns0),
        .I2(I9),
        .I3(I10),
        .I4(O1),
        .I5(I1),
        .O(\n_0_FSM_sequential_mm2s_cs[2]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000540000)) 
     \GEN_MM2S.queue_dout_new[90]_i_2 
       (.I0(p_14_out),
        .I1(I2),
        .I2(I12),
        .I3(mm2s_stop_i),
        .I4(I13),
        .I5(ch1_ftch_queue_empty),
        .O(queue_rden_new));
LUT6 #(
    .INIT(64'hAAAAAAAAA8A8A8AA)) 
     \GNE_SYNC_RESET.sft_rst_dly7_i_2 
       (.I0(I11),
        .I1(mm2s_stop_i),
        .I2(ch1_ftch_queue_empty),
        .I3(I12),
        .I4(I2),
        .I5(p_14_out),
        .O(mm2s_all_idle));
LUT2 #(
    .INIT(4'hE)) 
     \GNE_SYNC_RESET.sft_rst_dly7_i_4 
       (.I0(I1),
        .I1(O1),
        .O(p_14_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0_srl_fifo_rbu_f__parameterized3
   (O1,
    FIFO_Full,
    E,
    out,
    fifo_sinit,
    m_axi_sg_aclk,
    I1,
    s_axis_s2mm_sts_tvalid,
    tag_stripped,
    s2mm_scndry_resetn,
    in);
  output O1;
  output FIFO_Full;
  output [0:0]E;
  output [32:0]out;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input I1;
  input s_axis_s2mm_sts_tvalid;
  input tag_stripped;
  input s2mm_scndry_resetn;
  input [0:32]in;

  wire [0:0]E;
  wire FIFO_Full;
  wire I1;
  wire O1;
  wire fifo_sinit;
  wire fifo_wren2_out;
  wire [0:32]in;
  wire m_axi_sg_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire [32:0]out;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_sts_tvalid;
  wire tag_stripped;

axi_dma_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .I1(I1),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O5(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .O6(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .fifo_sinit(fifo_sinit),
        .fifo_wren2_out(fifo_wren2_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
axi_dma_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.FIFO_Full(FIFO_Full),
        .I1(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .I2(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .I3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I4(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .fifo_wren2_out(fifo_wren2_out),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .tag_stripped(tag_stripped));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .Q(FIFO_Full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0_srl_fifo_rbu_f__parameterized4
   (sig_rd_empty,
    O1,
    O3,
    S,
    SR,
    m_axi_mm2s_aclk,
    I1,
    sig_mstr2sf_cmd_valid,
    I2,
    DOBDO,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output sig_rd_empty;
  output O1;
  output O3;
  input S;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input I1;
  input sig_mstr2sf_cmd_valid;
  input I2;
  input [0:0]DOBDO;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O3;
  wire S;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_rd_empty;

axi_dma_0_cntr_incr_decr_addn_f__parameterized0_9 CNTR_INCR_DECR_ADDN_F_I
       (.DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_rd_empty(sig_rd_empty));
FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_sig_pcc_sm_state[6]_i_4 
       (.I0(I1),
        .I1(O1),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0_srl_fifo_rbu_f__parameterized5
   (O1,
    Clken,
    O3,
    O4,
    Dout,
    S,
    sig_push_coelsc_reg,
    p_4_out,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    I2,
    Din);
  output O1;
  output Clken;
  output O3;
  output O4;
  output [16:0]Dout;
  output S;
  output sig_push_coelsc_reg;
  output p_4_out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input sig_inhibit_rdy_n;
  input sig_data2wsc_valid;
  input [0:0]I2;
  input [16:0]Din;

  wire Clken;
  wire [16:0]Din;
  wire [16:0]Dout;
  wire [0:0]I2;
  wire O1;
  wire O3;
  wire O4;
  wire S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty_0;

axi_dma_0_cntr_incr_decr_addn_f__parameterized0_3 CNTR_INCR_DECR_ADDN_F_I
       (.Dout(Dout[0]),
        .I1(Clken),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
axi_dma_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.Din(Din),
        .Dout(Dout),
        .I1(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I2(I2),
        .I3(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O1),
        .O2(Clken),
        .O3(O3),
        .O4(O4),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_empty_0(sig_rd_empty_0));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0_srl_fifo_rbu_f__parameterized6
   (O1,
    O2,
    lsig_cmd_set_fetch_pause,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    Dout,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    sig_inhibit_rdy_n,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    Q,
    p_7_out,
    I1,
    I2,
    I3,
    I4,
    I5,
    Din);
  output O1;
  output O2;
  output lsig_cmd_set_fetch_pause;
  output [4:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [14:0]Dout;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input sig_inhibit_rdy_n;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input [6:0]Q;
  input p_7_out;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [16:0]Din;

  wire [4:0]D;
  wire [16:0]Din;
  wire [14:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [6:0]Q;
  wire [0:0]SR;
  wire lsig_cmd_set_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire p_7_out;
  wire p_9_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_calc_error_reg;
  wire sig_inhibit_rdy_n;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_wr_fifo;

axi_dma_0_cntr_incr_decr_addn_f__parameterized0_4 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[4]),
        .Dout(sig_curr_calc_error_reg),
        .I4(I4),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_7_out(p_7_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_wr_fifo(sig_wr_fifo));
axi_dma_0_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.D(D[3:0]),
        .Din(Din),
        .Dout({sig_curr_calc_error_reg,Dout}),
        .I1(O1),
        .I2(I1),
        .I3(I2),
        .I4(I3),
        .I5(I5),
        .I6(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I7(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O2(O2),
        .Q(Q),
        .lsig_cmd_set_fetch_pause(lsig_cmd_set_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0_srl_fifo_rbu_f__parameterized7
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    SR,
    out,
    O9,
    O10,
    sig_eop_sent,
    O11,
    O12,
    O13,
    O14,
    I14,
    O15,
    O16,
    m_axi_s2mm_aclk,
    I1,
    Q,
    I2,
    slice_insert_valid,
    sig_tstrb_fifo_rdy,
    sig_eop_halt_xfer,
    I3,
    sig_btt_eq_0,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    lsig_absorb2tlast,
    I4,
    I5,
    I6,
    lsig_cmd_fetch_pause,
    sig_sm_pop_cmd_fifo,
    sig_need_cmd_flush,
    DI,
    I7,
    I8,
    I9,
    I10,
    DIBDI,
    I11,
    I12,
    p_1_in,
    p_2_in,
    I13,
    sig_eop_sent_reg,
    I15);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output [0:0]SR;
  output [8:0]out;
  output O9;
  output O10;
  output sig_eop_sent;
  output O11;
  output O12;
  output O13;
  output O14;
  output [0:0]I14;
  output O15;
  output O16;
  input m_axi_s2mm_aclk;
  input I1;
  input [0:0]Q;
  input I2;
  input slice_insert_valid;
  input sig_tstrb_fifo_rdy;
  input sig_eop_halt_xfer;
  input I3;
  input sig_btt_eq_0;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input lsig_absorb2tlast;
  input I4;
  input I5;
  input I6;
  input lsig_cmd_fetch_pause;
  input sig_sm_pop_cmd_fifo;
  input sig_need_cmd_flush;
  input [2:0]DI;
  input I7;
  input I8;
  input I9;
  input [3:0]I10;
  input [0:0]DIBDI;
  input I11;
  input I12;
  input p_1_in;
  input p_2_in;
  input I13;
  input sig_eop_sent_reg;
  input [8:0]I15;

  wire [2:0]DI;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire [3:0]I10;
  wire I11;
  wire I12;
  wire I13;
  wire [0:0]I14;
  wire [8:0]I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire n_13_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire n_9_CNTR_INCR_DECR_ADDN_F_I;
  wire [8:0]out;
  wire p_1_in;
  wire p_2_in;
  wire sig_btt_eq_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_tstrb_fifo_rdy;
  wire sig_wr_fifo;
  wire slice_insert_valid;

axi_dma_0_cntr_incr_decr_addn_f_5 CNTR_INCR_DECR_ADDN_F_I
       (.I1(O7),
        .I12(I12),
        .I13(I13),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O1(O1),
        .O10(O9),
        .O11(O10),
        .O12(n_13_CNTR_INCR_DECR_ADDN_F_I),
        .O2(O2),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O5(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .O6(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .O7(O5),
        .O8(O6),
        .O9(n_9_CNTR_INCR_DECR_ADDN_F_I),
        .SR(SR),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[7]),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .sig_wr_fifo(sig_wr_fifo));
axi_dma_0_dynshreg_f__parameterized7 DYNSHREG_F_I
       (.DI(DI),
        .DIBDI(DIBDI),
        .E(E),
        .I1(n_9_CNTR_INCR_DECR_ADDN_F_I),
        .I10(I10),
        .I11(I11),
        .I12(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I14(I14),
        .I15(I15),
        .I2(I1),
        .I3(I3),
        .I4(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .I5(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .I6(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O3(O3),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(n_13_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O3),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0D0F000F)) 
     m_valid_i_i_1
       (.I0(I1),
        .I1(O3),
        .I2(Q),
        .I3(I2),
        .I4(slice_insert_valid),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module axi_dma_0_sync_fifo_fg
   (cntrl_fifo_empty,
    E,
    O8,
    O1,
    Q,
    I4,
    m_axi_sg_aclk,
    follower_empty_mm2s,
    I8,
    sof_ftch_desc,
    m_axi_sg_rvalid,
    out,
    ch2_ftch_active,
    I1,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    follower_full_mm2s,
    m_axis_mm2s_cntrl_tready,
    m_axi_sg_rlast);
  output cntrl_fifo_empty;
  output [0:0]E;
  output O8;
  output O1;
  output [32:0]Q;
  input [0:0]I4;
  input m_axi_sg_aclk;
  input follower_empty_mm2s;
  input [0:0]I8;
  input sof_ftch_desc;
  input m_axi_sg_rvalid;
  input [1:0]out;
  input ch2_ftch_active;
  input I1;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input follower_full_mm2s;
  input m_axis_mm2s_cntrl_tready;
  input m_axi_sg_rlast;

  wire [0:0]E;
  wire I1;
  wire [0:0]I4;
  wire [0:0]I8;
  wire O1;
  wire O8;
  wire [32:0]Q;
  wire ch2_ftch_active;
  wire cntrl_fifo_empty;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire m_axis_mm2s_cntrl_tready;
  wire mm2s_scndry_resetn;
  wire [1:0]out;
  wire s2mm_scndry_resetn;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;

axi_dma_0_fifo_generator_v12_0 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.E(E),
        .I1(I1),
        .I4(I4),
        .I8(I8),
        .O1(cntrl_fifo_empty),
        .O2(O1),
        .O8(O8),
        .Q(Q),
        .ch2_ftch_active(ch2_ftch_active),
        .follower_empty_mm2s(follower_empty_mm2s),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module axi_dma_0_sync_fifo_fg__parameterized0
   (p_2_out,
    DOBDO,
    O1,
    O3,
    O4,
    sig_slast_with_stop,
    p_3_out,
    O2,
    I3,
    O5,
    O6,
    S,
    O7,
    m_axi_mm2s_aclk,
    SR,
    p_3_out_0,
    m_axi_mm2s_rdata,
    DIBDI,
    hold_ff_q,
    I1,
    p_0_in2_in,
    p_0_in5_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    sig_skid2dre_wready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    sig_sstrb_stop_mask,
    sig_rd_empty,
    I4,
    I2,
    I5);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output O1;
  output O3;
  output O4;
  output sig_slast_with_stop;
  output p_3_out;
  output O2;
  output [3:0]I3;
  output O5;
  output O6;
  output S;
  output O7;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input p_3_out_0;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input hold_ff_q;
  input I1;
  input p_0_in2_in;
  input p_0_in5_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input sig_skid2dre_wready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]Q;
  input [3:0]sig_sstrb_stop_mask;
  input sig_rd_empty;
  input I4;
  input I2;
  input I5;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [2:0]Q;
  wire S;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire [31:0]p_2_out;
  wire p_3_out;
  wire p_3_out_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;

axi_dma_0_fifo_generator_v12_0__parameterized0 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .S(S),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .p_3_out_0(p_3_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module axi_dma_0_sync_fifo_fg__parameterized1
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    D,
    O11,
    O12,
    E,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    SR,
    m_axi_s2mm_aclk,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_strm_tvalid,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    p_32_out,
    hold_ff_q,
    sig_child_qual_first_of_2,
    I10,
    I11,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out);
  output O1;
  output [0:0]O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output [8:0]O9;
  output O10;
  output [3:0]D;
  output O11;
  output O12;
  output [0:0]E;
  output [2:0]O14;
  output [2:0]O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output [4:0]O23;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_strm_tvalid;
  input I1;
  input [0:0]Q;
  input [6:0]I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input p_32_out;
  input hold_ff_q;
  input sig_child_qual_first_of_2;
  input I10;
  input I11;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;

  wire [3:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [6:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [0:0]O2;
  wire O20;
  wire O21;
  wire O22;
  wire [4:0]O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire sig_child_qual_first_of_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0_fifo_generator_v12_0__parameterized1 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O2),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_xfer_address(sig_xfer_address));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module axi_dma_0_sync_fifo_fg__parameterized2
   (sig_data_fifo_data_out,
    DOBDO,
    O1,
    p_1_in,
    O2,
    O3,
    I5,
    I4,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    p_4_out,
    S0,
    p_0_in5_in,
    I2);
  output [36:0]sig_data_fifo_data_out;
  output [0:0]DOBDO;
  output O1;
  output p_1_in;
  output O2;
  output O3;
  output [2:0]I5;
  output [2:0]I4;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I1;
  input p_4_out;
  input S0;
  input p_0_in5_in;
  input [2:0]I2;

  wire [5:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire [2:0]I2;
  wire [2:0]I4;
  wire [2:0]I5;
  wire O1;
  wire O2;
  wire O3;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire p_1_in;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [36:0]sig_data_fifo_data_out;

axi_dma_0_fifo_generator_v12_0__parameterized2 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module axi_dma_0_updn_cntr
   (Q,
    O7,
    DI,
    S,
    I1,
    I6,
    I7,
    I4,
    I8,
    SR,
    E,
    m_axi_mm2s_aclk);
  output [1:0]Q;
  output O7;
  input [1:0]DI;
  input [1:0]S;
  input [2:0]I1;
  input I6;
  input I7;
  input I4;
  input I8;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [1:0]DI;
  wire [0:0]E;
  wire [2:0]I1;
  wire I4;
  wire I6;
  wire I7;
  wire I8;
  wire O7;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire \n_0_count[3]_i_3 ;
  wire \n_0_count[3]_i_6 ;
  wire \n_0_count[6]_i_3 ;
  wire \n_0_count[6]_i_4 ;
  wire \n_0_count[6]_i_5 ;
  wire \n_0_count_reg[0] ;
  wire \n_0_count_reg[3] ;
  wire \n_0_count_reg[3]_i_1 ;
  wire n_0_sig_ok_to_post_rd_addr_i_2;
  wire n_0_sig_ok_to_post_rd_addr_i_6;
  wire \n_1_count_reg[3]_i_1 ;
  wire \n_2_count_reg[3]_i_1 ;
  wire \n_2_count_reg[6]_i_2 ;
  wire \n_3_count_reg[3]_i_1 ;
  wire \n_3_count_reg[6]_i_2 ;
  wire \n_4_count_reg[3]_i_1 ;
  wire \n_5_count_reg[3]_i_1 ;
  wire \n_5_count_reg[6]_i_2 ;
  wire \n_6_count_reg[3]_i_1 ;
  wire \n_6_count_reg[6]_i_2 ;
  wire \n_7_count_reg[3]_i_1 ;
  wire \n_7_count_reg[6]_i_2 ;
  wire [2:0]sig_wrcnt_mblen_slice;
  wire [3:2]\NLW_count_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[6]_i_2_O_UNCONNECTED ;

LUT2 #(
    .INIT(4'h9)) 
     \count[3]_i_3 
       (.I0(Q[1]),
        .I1(\n_0_count_reg[3] ),
        .O(\n_0_count[3]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \count[3]_i_6 
       (.I0(\n_0_count_reg[0] ),
        .O(\n_0_count[3]_i_6 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[6]_i_3 
       (.I0(sig_wrcnt_mblen_slice[1]),
        .I1(sig_wrcnt_mblen_slice[2]),
        .O(\n_0_count[6]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[6]_i_4 
       (.I0(sig_wrcnt_mblen_slice[0]),
        .I1(sig_wrcnt_mblen_slice[1]),
        .O(\n_0_count[6]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[6]_i_5 
       (.I0(\n_0_count_reg[3] ),
        .I1(sig_wrcnt_mblen_slice[0]),
        .O(\n_0_count[6]_i_5 ));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_7_count_reg[3]_i_1 ),
        .Q(\n_0_count_reg[0] ),
        .R(SR));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_6_count_reg[3]_i_1 ),
        .Q(Q[0]),
        .R(SR));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_5_count_reg[3]_i_1 ),
        .Q(Q[1]),
        .R(SR));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_4_count_reg[3]_i_1 ),
        .Q(\n_0_count_reg[3] ),
        .R(SR));
CARRY4 \count_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_count_reg[3]_i_1 ,\n_1_count_reg[3]_i_1 ,\n_2_count_reg[3]_i_1 ,\n_3_count_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI({Q[1],DI,\n_0_count_reg[0] }),
        .O({\n_4_count_reg[3]_i_1 ,\n_5_count_reg[3]_i_1 ,\n_6_count_reg[3]_i_1 ,\n_7_count_reg[3]_i_1 }),
        .S({\n_0_count[3]_i_3 ,S,\n_0_count[3]_i_6 }));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_7_count_reg[6]_i_2 ),
        .Q(sig_wrcnt_mblen_slice[0]),
        .R(SR));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_6_count_reg[6]_i_2 ),
        .Q(sig_wrcnt_mblen_slice[1]),
        .R(SR));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_5_count_reg[6]_i_2 ),
        .Q(sig_wrcnt_mblen_slice[2]),
        .R(SR));
CARRY4 \count_reg[6]_i_2 
       (.CI(\n_0_count_reg[3]_i_1 ),
        .CO({\NLW_count_reg[6]_i_2_CO_UNCONNECTED [3:2],\n_2_count_reg[6]_i_2 ,\n_3_count_reg[6]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sig_wrcnt_mblen_slice[0],\n_0_count_reg[3] }),
        .O({\NLW_count_reg[6]_i_2_O_UNCONNECTED [3],\n_5_count_reg[6]_i_2 ,\n_6_count_reg[6]_i_2 ,\n_7_count_reg[6]_i_2 }),
        .S({1'b0,\n_0_count[6]_i_3 ,\n_0_count[6]_i_4 ,\n_0_count[6]_i_5 }));
LUT6 #(
    .INIT(64'h0000000000800000)) 
     sig_ok_to_post_rd_addr_i_1
       (.I0(n_0_sig_ok_to_post_rd_addr_i_2),
        .I1(I6),
        .I2(I7),
        .I3(I4),
        .I4(I8),
        .I5(n_0_sig_ok_to_post_rd_addr_i_6),
        .O(O7));
LUT6 #(
    .INIT(64'hFFF9FF6F6FFFF6FF)) 
     sig_ok_to_post_rd_addr_i_2
       (.I0(sig_wrcnt_mblen_slice[2]),
        .I1(I1[2]),
        .I2(I1[1]),
        .I3(I1[0]),
        .I4(sig_wrcnt_mblen_slice[1]),
        .I5(sig_wrcnt_mblen_slice[0]),
        .O(n_0_sig_ok_to_post_rd_addr_i_2));
LUT6 #(
    .INIT(64'h80C0E0F0F8FCFE00)) 
     sig_ok_to_post_rd_addr_i_6
       (.I0(sig_wrcnt_mblen_slice[0]),
        .I1(sig_wrcnt_mblen_slice[1]),
        .I2(sig_wrcnt_mblen_slice[2]),
        .I3(I1[0]),
        .I4(I1[1]),
        .I5(I1[2]),
        .O(n_0_sig_ok_to_post_rd_addr_i_6));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module axi_dma_0_updn_cntr__parameterized0
   (O2,
    O3,
    O1,
    O5,
    O6,
    D,
    O11,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_strm_tvalid,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I10,
    I11,
    I12,
    p_14_out,
    SR,
    m_axi_s2mm_aclk);
  output [0:0]O2;
  output O3;
  output O1;
  output O5;
  output O6;
  output [3:0]D;
  output O11;
  input [0:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_strm_tvalid;
  input I1;
  input [0:0]Q;
  input [6:0]I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I10;
  input I11;
  input I12;
  input p_14_out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire [3:0]D;
  wire [0:0]DIBDI;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [6:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O11;
  wire [0:0]O2;
  wire O3;
  wire O5;
  wire O6;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_0_count[0]_i_1 ;
  wire \n_0_count[1]_i_1 ;
  wire \n_0_count[2]_i_1 ;
  wire \n_0_sig_byte_cntr[6]_i_4 ;
  wire \n_0_sig_byte_cntr[6]_i_6 ;
  wire p_14_out;
  wire [2:0]raw_data_count_int;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_strm_tvalid;

LUT4 #(
    .INIT(16'hFF80)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_10__0 
       (.I0(raw_data_count_int[1]),
        .I1(raw_data_count_int[0]),
        .I2(raw_data_count_int[2]),
        .I3(I5),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT4 #(
    .INIT(16'h4BB4)) 
     \count[0]_i_1 
       (.I0(I12),
        .I1(I8),
        .I2(p_14_out),
        .I3(raw_data_count_int[0]),
        .O(\n_0_count[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT5 #(
    .INIT(32'hBADF4520)) 
     \count[1]_i_1 
       (.I0(raw_data_count_int[0]),
        .I1(I12),
        .I2(I8),
        .I3(p_14_out),
        .I4(raw_data_count_int[1]),
        .O(\n_0_count[1]_i_1 ));
LUT6 #(
    .INIT(64'hEFEEF7FF10110800)) 
     \count[2]_i_1 
       (.I0(raw_data_count_int[0]),
        .I1(raw_data_count_int[1]),
        .I2(I12),
        .I3(I8),
        .I4(p_14_out),
        .I5(raw_data_count_int[2]),
        .O(\n_0_count[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_count[0]_i_1 ),
        .Q(raw_data_count_int[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_count[1]_i_1 ),
        .Q(raw_data_count_int[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\n_0_count[2]_i_1 ),
        .Q(raw_data_count_int[2]),
        .R(SR));
LUT6 #(
    .INIT(64'h3F3B3B3B3B3B3B3B)) 
     \sig_burst_dbeat_cntr[3]_i_1 
       (.I0(DIBDI),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(O3),
        .I3(sig_strm_tvalid),
        .I4(I1),
        .I5(Q),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT3 #(
    .INIT(8'h2D)) 
     \sig_byte_cntr[3]_i_1 
       (.I0(I2[3]),
        .I1(O1),
        .I2(I10),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT4 #(
    .INIT(16'h0B04)) 
     \sig_byte_cntr[4]_i_1 
       (.I0(I10),
        .I1(I2[3]),
        .I2(O1),
        .I3(I2[4]),
        .O(D[1]));
LUT6 #(
    .INIT(64'h00007F7700008088)) 
     \sig_byte_cntr[5]_i_1 
       (.I0(I2[3]),
        .I1(I2[4]),
        .I2(I11),
        .I3(\n_0_sig_byte_cntr[6]_i_6 ),
        .I4(O1),
        .I5(I2[5]),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT5 #(
    .INIT(32'h7F000000)) 
     \sig_byte_cntr[6]_i_11 
       (.I0(raw_data_count_int[1]),
        .I1(raw_data_count_int[0]),
        .I2(raw_data_count_int[2]),
        .I3(I8),
        .I4(sig_strm_tvalid),
        .O(O6));
LUT6 #(
    .INIT(64'h0000BFBB00004044)) 
     \sig_byte_cntr[6]_i_3 
       (.I0(\n_0_sig_byte_cntr[6]_i_4 ),
        .I1(I2[5]),
        .I2(I11),
        .I3(\n_0_sig_byte_cntr[6]_i_6 ),
        .I4(O1),
        .I5(I2[6]),
        .O(D[3]));
LUT3 #(
    .INIT(8'hBF)) 
     \sig_byte_cntr[6]_i_4 
       (.I0(O1),
        .I1(I2[3]),
        .I2(I2[4]),
        .O(\n_0_sig_byte_cntr[6]_i_4 ));
LUT5 #(
    .INIT(32'hFF0DFFFF)) 
     \sig_byte_cntr[6]_i_6 
       (.I0(I3),
        .I1(I4),
        .I2(O5),
        .I3(O1),
        .I4(I2[2]),
        .O(\n_0_sig_byte_cntr[6]_i_6 ));
LUT6 #(
    .INIT(64'h0000000008888888)) 
     \sig_byte_cntr[6]_i_7 
       (.I0(sig_strm_tvalid),
        .I1(I8),
        .I2(raw_data_count_int[2]),
        .I3(raw_data_count_int[0]),
        .I4(raw_data_count_int[1]),
        .I5(I5),
        .O(O1));
LUT6 #(
    .INIT(64'h000000000000D000)) 
     \sig_byte_cntr[6]_i_8 
       (.I0(O6),
        .I1(I5),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I6),
        .I5(I7),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT3 #(
    .INIT(8'h80)) 
     sig_eop_sent_reg_i_5
       (.I0(raw_data_count_int[2]),
        .I1(raw_data_count_int[0]),
        .I2(raw_data_count_int[1]),
        .O(O11));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_dma_0_wr_bin_cntr
   (Q,
    O1,
    SR,
    E,
    m_axi_s2mm_aclk);
  output [6:0]Q;
  output [6:0]O1;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [6:0]O1;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_0_gcc0.gc0.count[6]_i_2__0 ;
  wire [6:0]plusOp__2;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__2[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__2[1]));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__2[2]));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__2[3]));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gcc0.gc0.count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp__2[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gcc0.gc0.count[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__2[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\n_0_gcc0.gc0.count[6]_i_2__0 ),
        .I2(Q[5]),
        .O(plusOp__2[6]));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gcc0.gc0.count[6]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\n_0_gcc0.gc0.count[6]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(O1[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(O1[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(O1[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(O1[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(O1[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(O1[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(O1[6]),
        .R(SR));
(* counter = "25" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .Q(Q[0]),
        .S(SR));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__2[1]),
        .Q(Q[1]),
        .R(SR));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__2[2]),
        .Q(Q[2]),
        .R(SR));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__2[3]),
        .Q(Q[3]),
        .R(SR));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__2[4]),
        .Q(Q[4]),
        .R(SR));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__2[5]),
        .Q(Q[5]),
        .R(SR));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__2[6]),
        .Q(Q[6]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_dma_0_wr_bin_cntr_13
   (Q,
    O2,
    O3,
    I1,
    I2,
    SR,
    p_3_out_0,
    m_axi_mm2s_aclk);
  output [6:0]Q;
  output O2;
  output [6:0]O3;
  input I1;
  input [5:0]I2;
  input [0:0]SR;
  input p_3_out_0;
  input m_axi_mm2s_aclk;

  wire I1;
  wire [5:0]I2;
  wire O2;
  wire [6:0]O3;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire \n_0_gcc0.gc0.count[6]_i_2 ;
  wire n_0_ram_full_i_i_6;
  wire n_0_ram_full_i_i_7;
  wire p_3_out_0;
  wire [6:0]plusOp__0;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc0.count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__0[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gcc0.gc0.count[5]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__0[5]));
LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc0.count[6]_i_1 
       (.I0(\n_0_gcc0.gc0.count[6]_i_2 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[6]),
        .O(plusOp__0[6]));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gcc0.gc0.count[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\n_0_gcc0.gc0.count[6]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(Q[0]),
        .Q(O3[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(Q[1]),
        .Q(O3[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(Q[2]),
        .Q(O3[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(Q[3]),
        .Q(O3[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(Q[4]),
        .Q(O3[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(Q[5]),
        .Q(O3[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(Q[6]),
        .Q(O3[6]),
        .R(SR));
(* counter = "19" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(plusOp__0[0]),
        .Q(Q[0]),
        .S(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(plusOp__0[1]),
        .Q(Q[1]),
        .R(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(plusOp__0[2]),
        .Q(Q[2]),
        .R(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(plusOp__0[3]),
        .Q(Q[3]),
        .R(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(plusOp__0[4]),
        .Q(Q[4]),
        .R(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(plusOp__0[5]),
        .Q(Q[5]),
        .R(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_3_out_0),
        .D(plusOp__0[6]),
        .Q(Q[6]),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFFFF28AAAA28)) 
     ram_full_i_i_3
       (.I0(I1),
        .I1(O3[2]),
        .I2(I2[1]),
        .I3(O3[3]),
        .I4(I2[2]),
        .I5(n_0_ram_full_i_i_6),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFFFFF28AAAA28)) 
     ram_full_i_i_6
       (.I0(I1),
        .I1(O3[1]),
        .I2(I2[0]),
        .I3(O3[4]),
        .I4(I2[3]),
        .I5(n_0_ram_full_i_i_7),
        .O(n_0_ram_full_i_i_6));
LUT5 #(
    .INIT(32'h6FF60000)) 
     ram_full_i_i_7
       (.I0(I2[4]),
        .I1(O3[5]),
        .I2(I2[5]),
        .I3(O3[6]),
        .I4(I1),
        .O(n_0_ram_full_i_i_7));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_dma_0_wr_bin_cntr_19
   (ram_empty_i_reg0,
    Q,
    O1,
    O2,
    O15,
    p_3_out,
    I1,
    p_18_out,
    I2,
    I5,
    I6,
    I7,
    I4,
    m_axi_sg_aclk);
  output ram_empty_i_reg0;
  output [1:0]Q;
  output O1;
  output [6:0]O2;
  output O15;
  input p_3_out;
  input I1;
  input p_18_out;
  input I2;
  input [4:0]I5;
  input I6;
  input [4:0]I7;
  input [0:0]I4;
  input m_axi_sg_aclk;

  wire I1;
  wire I2;
  wire [0:0]I4;
  wire [4:0]I5;
  wire I6;
  wire [4:0]I7;
  wire O1;
  wire O15;
  wire [6:0]O2;
  wire [1:0]Q;
  wire m_axi_sg_aclk;
  wire \n_0_gcc0.gc0.count[6]_i_2__1 ;
  wire n_0_ram_empty_i_i_3__2;
  wire n_0_ram_empty_i_i_5__1;
  wire p_18_out;
  wire p_3_out;
  wire [6:0]p_8_out;
  wire [6:0]plusOp__2;
  wire ram_empty_i_reg0;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__2 
       (.I0(p_8_out[0]),
        .O(plusOp__2[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__2 
       (.I0(p_8_out[0]),
        .I1(Q[0]),
        .O(plusOp__2[1]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1__2 
       (.I0(p_8_out[2]),
        .I1(Q[0]),
        .I2(p_8_out[0]),
        .O(plusOp__2[2]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[3]_i_1__1 
       (.I0(Q[1]),
        .I1(p_8_out[0]),
        .I2(Q[0]),
        .I3(p_8_out[2]),
        .O(plusOp__2[3]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gcc0.gc0.count[4]_i_1__1 
       (.I0(p_8_out[4]),
        .I1(p_8_out[2]),
        .I2(Q[0]),
        .I3(p_8_out[0]),
        .I4(Q[1]),
        .O(plusOp__2[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gcc0.gc0.count[5]_i_1__1 
       (.I0(p_8_out[5]),
        .I1(Q[1]),
        .I2(p_8_out[0]),
        .I3(Q[0]),
        .I4(p_8_out[2]),
        .I5(p_8_out[4]),
        .O(plusOp__2[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[6]_i_1__1 
       (.I0(p_8_out[6]),
        .I1(\n_0_gcc0.gc0.count[6]_i_2__1 ),
        .I2(p_8_out[5]),
        .O(plusOp__2[6]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gcc0.gc0.count[6]_i_2__1 
       (.I0(p_8_out[4]),
        .I1(p_8_out[2]),
        .I2(Q[0]),
        .I3(p_8_out[0]),
        .I4(Q[1]),
        .O(\n_0_gcc0.gc0.count[6]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(p_8_out[0]),
        .Q(O2[0]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(Q[0]),
        .Q(O2[1]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(p_8_out[2]),
        .Q(O2[2]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(Q[1]),
        .Q(O2[3]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(p_8_out[4]),
        .Q(O2[4]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(p_8_out[5]),
        .Q(O2[5]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(p_8_out[6]),
        .Q(O2[6]),
        .R(I4));
(* counter = "32" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(plusOp__2[0]),
        .Q(p_8_out[0]),
        .S(I4));
(* counter = "32" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(plusOp__2[1]),
        .Q(Q[0]),
        .R(I4));
(* counter = "32" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(plusOp__2[2]),
        .Q(p_8_out[2]),
        .R(I4));
(* counter = "32" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(plusOp__2[3]),
        .Q(Q[1]),
        .R(I4));
(* counter = "32" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(plusOp__2[4]),
        .Q(p_8_out[4]),
        .R(I4));
(* counter = "32" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(plusOp__2[5]),
        .Q(p_8_out[5]),
        .R(I4));
(* counter = "32" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_3_out),
        .D(plusOp__2[6]),
        .Q(p_8_out[6]),
        .R(I4));
LUT6 #(
    .INIT(64'hFFD0D0D0D0D0D0D0)) 
     ram_empty_i_i_1__1
       (.I0(p_3_out),
        .I1(I1),
        .I2(p_18_out),
        .I3(n_0_ram_empty_i_i_3__2),
        .I4(I2),
        .I5(n_0_ram_empty_i_i_5__1),
        .O(ram_empty_i_reg0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_i_i_3__2
       (.I0(O2[2]),
        .I1(I7[2]),
        .I2(O2[1]),
        .I3(I7[1]),
        .I4(I7[0]),
        .I5(O2[0]),
        .O(n_0_ram_empty_i_i_3__2));
LUT6 #(
    .INIT(64'h0000900900000000)) 
     ram_empty_i_i_5__1
       (.I0(O2[4]),
        .I1(I7[3]),
        .I2(O2[6]),
        .I3(I7[4]),
        .I4(p_3_out),
        .I5(I6),
        .O(n_0_ram_empty_i_i_5__1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_full_i_i_2__2
       (.I0(p_8_out[5]),
        .I1(I5[3]),
        .I2(p_8_out[0]),
        .I3(I5[0]),
        .I4(I5[2]),
        .I5(p_8_out[4]),
        .O(O15));
LUT6 #(
    .INIT(64'h0000900900000000)) 
     ram_full_i_i_4__1
       (.I0(p_8_out[6]),
        .I1(I5[4]),
        .I2(p_8_out[2]),
        .I3(I5[1]),
        .I4(I6),
        .I5(p_3_out),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_dma_0_wr_bin_cntr__parameterized0
   (O2,
    O15,
    O14,
    SR,
    E,
    m_axi_s2mm_aclk);
  output O2;
  output [2:0]O15;
  input [2:0]O14;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O2;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_0_gcc0.gc0.count[0]_i_1__1 ;
  wire \n_0_gcc0.gc0.count[1]_i_1__1 ;
  wire \n_0_gcc0.gc0.count[2]_i_1__1 ;
  wire [2:0]p_8_out;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__1 
       (.I0(p_8_out[0]),
        .O(\n_0_gcc0.gc0.count[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__1 
       (.I0(p_8_out[1]),
        .I1(p_8_out[0]),
        .O(\n_0_gcc0.gc0.count[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1__1 
       (.I0(p_8_out[2]),
        .I1(p_8_out[0]),
        .I2(p_8_out[1]),
        .O(\n_0_gcc0.gc0.count[2]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_8_out[0]),
        .Q(O15[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_8_out[1]),
        .Q(O15[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_8_out[2]),
        .Q(O15[2]),
        .R(SR));
FDSE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_gcc0.gc0.count[0]_i_1__1 ),
        .Q(p_8_out[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_gcc0.gc0.count[1]_i_1__1 ),
        .Q(p_8_out[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_gcc0.gc0.count[2]_i_1__1 ),
        .Q(p_8_out[2]),
        .R(SR));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_full_i_i_2
       (.I0(p_8_out[0]),
        .I1(O14[0]),
        .I2(O14[1]),
        .I3(p_8_out[1]),
        .I4(O14[2]),
        .I5(p_8_out[2]),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_dma_0_wr_logic
   (p_0_out,
    ram_empty_i_reg0,
    O8,
    Q,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    I4,
    ram_full_comb,
    m_axi_sg_aclk,
    I1,
    p_18_out,
    I2,
    I8,
    sof_ftch_desc,
    m_axi_sg_rvalid,
    out,
    ch2_ftch_active,
    I3,
    I5,
    I6,
    I7);
  output p_0_out;
  output ram_empty_i_reg0;
  output O8;
  output [1:0]Q;
  output O1;
  output [6:0]O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  input [0:0]I4;
  input ram_full_comb;
  input m_axi_sg_aclk;
  input I1;
  input p_18_out;
  input I2;
  input [0:0]I8;
  input sof_ftch_desc;
  input m_axi_sg_rvalid;
  input [1:0]out;
  input ch2_ftch_active;
  input I3;
  input [4:0]I5;
  input I6;
  input [4:0]I7;

  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire [4:0]I5;
  wire I6;
  wire [4:0]I7;
  wire [0:0]I8;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [6:0]O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire ch2_ftch_active;
  wire m_axi_sg_aclk;
  wire m_axi_sg_rvalid;
  wire [1:0]out;
  wire p_0_out;
  wire p_18_out;
  wire p_3_out;
  wire ram_empty_i_reg0;
  wire ram_full_comb;
  wire sof_ftch_desc;

axi_dma_0_wr_status_flags_ss_18 \gwss.wsts 
       (.I3(I3),
        .I4(I4),
        .I8(I8),
        .O1(p_0_out),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(O2[6]),
        .ch2_ftch_active(ch2_ftch_active),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .out(out),
        .p_3_out(p_3_out),
        .ram_full_comb(ram_full_comb),
        .sof_ftch_desc(sof_ftch_desc));
axi_dma_0_wr_bin_cntr_19 wpntr
       (.I1(I1),
        .I2(I2),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .O1(O1),
        .O15(O15),
        .O2(O2),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_18_out(p_18_out),
        .p_3_out(p_3_out),
        .ram_empty_i_reg0(ram_empty_i_reg0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_dma_0_wr_logic__parameterized0
   (p_1_in,
    Q,
    O1,
    SR,
    ram_full_comb,
    m_axi_s2mm_aclk,
    E);
  output p_1_in;
  output [6:0]Q;
  output [6:0]O1;
  input [0:0]SR;
  input ram_full_comb;
  input m_axi_s2mm_aclk;
  input [0:0]E;

  wire [0:0]E;
  wire [6:0]O1;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_1_in;
  wire ram_full_comb;

axi_dma_0_wr_status_flags_ss \gwss.wsts 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_in(p_1_in),
        .ram_full_comb(ram_full_comb));
axi_dma_0_wr_bin_cntr wpntr
       (.E(E),
        .O1(O1),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_dma_0_wr_logic__parameterized0_11
   (O1,
    Q,
    O2,
    O3,
    SR,
    ram_full_comb,
    m_axi_mm2s_aclk,
    I1,
    p_3_out_0);
  output O1;
  output [6:0]Q;
  output O2;
  output [6:0]O3;
  input [0:0]SR;
  input ram_full_comb;
  input m_axi_mm2s_aclk;
  input [5:0]I1;
  input p_3_out_0;

  wire [5:0]I1;
  wire O1;
  wire O2;
  wire [6:0]O3;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire p_3_out_0;
  wire ram_full_comb;

axi_dma_0_wr_status_flags_ss_12 \gwss.wsts 
       (.O1(O1),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_comb(ram_full_comb));
axi_dma_0_wr_bin_cntr_13 wpntr
       (.I1(O1),
        .I2(I1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_3_out_0(p_3_out_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_dma_0_wr_logic__parameterized1
   (O1,
    E,
    O2,
    O15,
    SR,
    ram_full_comb,
    m_axi_s2mm_aclk,
    I8,
    O14);
  output O1;
  output [0:0]E;
  output O2;
  output [2:0]O15;
  input [0:0]SR;
  input ram_full_comb;
  input m_axi_s2mm_aclk;
  input I8;
  input [2:0]O14;

  wire [0:0]E;
  wire I8;
  wire O1;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O2;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire ram_full_comb;

axi_dma_0_wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.E(E),
        .I8(I8),
        .O1(O1),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_comb(ram_full_comb));
axi_dma_0_wr_bin_cntr__parameterized0 wpntr
       (.E(E),
        .O14(O14),
        .O15(O15),
        .O2(O2),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_dma_0_wr_status_flags_ss
   (p_1_in,
    SR,
    ram_full_comb,
    m_axi_s2mm_aclk);
  output p_1_in;
  input [0:0]SR;
  input ram_full_comb;
  input m_axi_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_1_in;
  wire ram_full_comb;

(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(p_1_in),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_dma_0_wr_status_flags_ss_12
   (O1,
    SR,
    ram_full_comb,
    m_axi_mm2s_aclk);
  output O1;
  input [0:0]SR;
  input ram_full_comb;
  input m_axi_mm2s_aclk;

  wire O1;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire ram_full_comb;

(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(O1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_dma_0_wr_status_flags_ss_18
   (O1,
    p_3_out,
    O8,
    O3,
    O4,
    O5,
    O6,
    O7,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    I4,
    ram_full_comb,
    m_axi_sg_aclk,
    I8,
    sof_ftch_desc,
    m_axi_sg_rvalid,
    out,
    ch2_ftch_active,
    I3,
    Q);
  output O1;
  output p_3_out;
  output O8;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  input [0:0]I4;
  input ram_full_comb;
  input m_axi_sg_aclk;
  input [0:0]I8;
  input sof_ftch_desc;
  input m_axi_sg_rvalid;
  input [1:0]out;
  input ch2_ftch_active;
  input I3;
  input [0:0]Q;

  wire I3;
  wire [0:0]I4;
  wire [0:0]I8;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire ch2_ftch_active;
  wire m_axi_sg_aclk;
  wire m_axi_sg_rvalid;
  wire [1:0]out;
  wire p_3_out;
  wire ram_full_comb;
  wire sof_ftch_desc;

LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_0_2_i_4
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O3));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_12_14_i_4
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O11));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_15_17_i_4
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O10));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_18_20_i_4
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O9));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_21_23_i_4
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O7));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_24_26_i_4
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O6));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_27_29_i_4
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O5));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_30_32_i_3
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O4));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_3_5_i_4
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O14));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_6_8_i_4
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O13));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_9_11_i_4
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O12));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_0_2_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O16));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_12_14_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O20));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_15_17_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O21));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_18_20_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O22));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_21_23_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O23));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_24_26_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O24));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_27_29_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O25));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_30_32_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O26));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_3_5_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O17));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_6_8_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O18));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_9_11_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(I8),
        .I3(O1),
        .I4(Q),
        .O(O19));
LUT6 #(
    .INIT(64'h1101110100001101)) 
     \TLAST_GEN.sof_ftch_desc_i_5 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(ch2_ftch_active),
        .I3(I3),
        .I4(I8),
        .I5(O1),
        .O(O8));
LUT4 #(
    .INIT(16'h4000)) 
     \gcc0.gc0.count_d1[6]_i_1 
       (.I0(O1),
        .I1(I8),
        .I2(sof_ftch_desc),
        .I3(m_axi_sg_rvalid),
        .O(p_3_out));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(O1),
        .R(I4));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_dma_0_wr_status_flags_ss__parameterized0
   (O1,
    E,
    SR,
    ram_full_comb,
    m_axi_s2mm_aclk,
    I8);
  output O1;
  output [0:0]E;
  input [0:0]SR;
  input ram_full_comb;
  input m_axi_s2mm_aclk;
  input I8;

  wire [0:0]E;
  wire I8;
  wire O1;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire ram_full_comb;

LUT2 #(
    .INIT(4'h2)) 
     RAM_reg_0_7_0_5_i_1
       (.I0(I8),
        .I1(O1),
        .O(E));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(O1),
        .R(SR));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
