{
  "Lexer": {
    "__init__": [
      "self",
      "tokens",
      "flags"
    ],
    "run": [
      "self",
      "text",
      "start"
    ]
  },
  "Inout": {
    "verilog_type": [
      "self"
    ]
  },
  "ComponentVIRT": {
    "__init__": [
      "self",
      "name",
      "comp",
      "input_net",
      "output_net"
    ],
    "verilog_declare": [
      "self"
    ],
    "is_virtual": [
      "self"
    ]
  },
  "Associable": {
    "__init__": [
      "self",
      "associated_with"
    ],
    "associated_with": [
      "self"
    ],
    "is_associated": [
      "self"
    ],
    "associate": [
      "self",
      "associate_with"
    ]
  },
  "G1in1out": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "out"
    ]
  },
  "G2in1out": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "out"
    ]
  },
  "Gxin1out": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "inNum",
      "out",
      "inArr",
      "nameFormat"
    ],
    "addInputs": [
      "self",
      "inNum",
      "inArr",
      "nameFormat"
    ]
  },
  "Gxinxout": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "inNum",
      "inArr",
      "inNameFormat",
      "outNum",
      "outArr",
      "outNameFormat"
    ],
    "addOutputs": [
      "self",
      "outNum",
      "outArr",
      "nameFormat"
    ]
  },
  "Nmos": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "source",
      "drain",
      "gateIn",
      "bulk"
    ]
  },
  "Pmos": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "source",
      "drain",
      "gateIn",
      "bulk"
    ]
  },
  "Inverter": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "out"
    ]
  },
  "Buffer": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "out"
    ]
  },
  "Delay": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "out"
    ]
  },
  "Dff": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "out1",
      "out2"
    ]
  },
  "And": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "out"
    ]
  },
  "And3": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "out"
    ]
  },
  "And4": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "in4",
      "out"
    ]
  },
  "Andx": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "inNum",
      "out",
      "inArr",
      "nameFormat"
    ]
  },
  "Or": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "out"
    ]
  },
  "Or3": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "out"
    ]
  },
  "Or4": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "in4",
      "out"
    ]
  },
  "Orx": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "inNum",
      "out",
      "inArr",
      "nameFormat"
    ]
  },
  "Xor": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "out"
    ]
  },
  "Xor3": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "out"
    ]
  },
  "Xor4": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "in4",
      "out"
    ]
  },
  "Xorx": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "inNum",
      "out",
      "inArr",
      "nameFormat"
    ]
  },
  "Nand": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "out"
    ]
  },
  "Nand3": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "out"
    ]
  },
  "Nand4": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "in4",
      "out"
    ]
  },
  "Nandx": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "inNum",
      "out",
      "inArr",
      "nameFormat"
    ]
  },
  "Nor": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "out"
    ]
  },
  "Nor3": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "out"
    ]
  },
  "Nor4": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "in4",
      "out"
    ]
  },
  "Norx": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "inNum",
      "out",
      "inArr",
      "nameFormat"
    ]
  },
  "Ao21": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "out",
      "andG",
      "orG"
    ]
  },
  "Ao211": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "in4",
      "out",
      "andG",
      "orG"
    ]
  },
  "Ao221": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "in4",
      "in5",
      "out",
      "andG",
      "orG"
    ]
  },
  "Aoi21": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "out",
      "aoG",
      "andG",
      "orG",
      "invG"
    ]
  },
  "Aoi211": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "in4",
      "out",
      "aoG",
      "andG",
      "orG",
      "invG"
    ]
  },
  "Aoi221": {
    "__defaultName": [],
    "__init__": [
      "self",
      "name",
      "in1",
      "in2",
      "in3",
      "in4",
      "in5",
      "out",
      "aoG",
      "andG",
      "orG",
      "invG"
    ]
  },
  "get_spectre_tokens": [],
  "spectre2slm_file": [
    "fname",
    "top_cell_name",
    "is_std_cell",
    "implicit_instance"
  ],
  "spectre2slm": [
    "text",
    "top_cell_name",
    "is_std_cell",
    "implicit_instance"
  ],
  "Net": {
    "__init__": [
      "self",
      "name",
      "bus"
    ],
    "is_part_of_bus": [
      "self"
    ],
    "bus": [
      "self"
    ],
    "verilog_type": [
      "self"
    ],
    "verilog_declare": [
      "self"
    ],
    "is_name_valid": [
      "name"
    ],
    "__lt__": [
      "self",
      "other"
    ]
  },
  "Input": {
    "verilog_type": [
      "self"
    ]
  },
  "GNet": {
    "verilog_type": [
      "self"
    ],
    "verilog_declare": [
      "self"
    ],
    "is_name_valid": [
      "name"
    ]
  },
  "Component": {
    "HIERARCHICAL_SEPARATOR": [],
    "PIN_SEPARATOR": [],
    "VIRTUAL_COMP_NAME": [],
    "COLLISION_NAME": [],
    "__global_components": [],
    "__count_UC_nets": [],
    "__count_VIRT_comps": [],
    "__count_collision": [],
    "all_components": [],
    "save": [
      "filename"
    ],
    "load": [
      "filename"
    ],
    "get_component_by_name": [
      "comp_name"
    ],
    "delete_component_by_name": [
      "comp_name"
    ],
    "delete_component": [
      "comp"
    ],
    "delete_all_components": [],
    "__init__": [
      "self",
      "name",
      "original"
    ],
    "is_virtual": [
      "self"
    ],
    "get_pin": [
      "self",
      "pin_name"
    ],
    "get_pins": [
      "self",
      "filter",
      "name_regex"
    ],
    "get_pins_ordered": [
      "self",
      "filter",
      "name_regex"
    ],
    "pin_names": [
      "self"
    ],
    "get_pinbus": [
      "self",
      "pinbus_name"
    ],
    "get_pinbusses": [
      "self",
      "filter",
      "name_regex"
    ],
    "pinbus_names": [
      "self"
    ],
    "add_pin": [
      "self",
      "pin"
    ],
    "add_pinbus": [
      "self",
      "pinbus",
      "msb2lsb_declaration"
    ],
    "set_param": [
      "self",
      "key",
      "param",
      "value"
    ],
    "get_param": [
      "self",
      "key",
      "param"
    ],
    "get_params": [
      "self",
      "key"
    ],
    "set_spice_param": [
      "self",
      "param",
      "value"
    ],
    "get_spice_param": [
      "self",
      "param"
    ],
    "get_spice_params": [
      "self"
    ],
    "get_net": [
      "self",
      "net_name"
    ],
    "get_nets": [
      "self",
      "filter",
      "name_regex"
    ],
    "net_names": [
      "self"
    ],
    "get_netbus": [
      "self",
      "netbus_name"
    ],
    "get_netbusses": [
      "self",
      "filter",
      "name_regex"
    ],
    "netbus_names": [
      "self"
    ],
    "get_net_connectivity": [
      "self",
      "net"
    ],
    "add_net": [
      "self",
      "net"
    ],
    "add_netbus": [
      "self",
      "netbus"
    ],
    "subcomponent_names": [
      "self"
    ],
    "get_subcomponent": [
      "self",
      "inst_name"
    ],
    "get_subcomponents": [
      "self",
      "filter",
      "inst_name_regex"
    ],
    "get_descendants_hierarchy": [
      "self",
      "filter"
    ],
    "get_descendants": [
      "self",
      "inclusive",
      "filter",
      "dev_name_regex"
    ],
    "add_component": [
      "self",
      "component",
      "instance_name"
    ],
    "add_subcomponent": [
      "self",
      "component",
      "instance_name"
    ],
    "remove_subcomponent": [
      "self",
      "instance_name"
    ],
    "remove_subcomponents": [
      "self"
    ],
    "connect": [
      "self",
      "net",
      "pin_str"
    ],
    "disconnect": [
      "self",
      "pin"
    ],
    "disconnect_bus": [
      "self",
      "pinbus_str"
    ],
    "connect_bus": [
      "self",
      "netbus",
      "pinbus_str"
    ],
    "connect_nets": [
      "self",
      "input_net",
      "output_net"
    ],
    "connect_netbusses": [
      "self",
      "input_netbus",
      "output_netbus"
    ],
    "__2net": [
      "self",
      "net"
    ],
    "__2netbus": [
      "self",
      "netbus"
    ],
    "__2pin": [
      "self",
      "pin"
    ],
    "__2pinbus": [
      "self",
      "pinbus"
    ],
    "count_instances": [
      "self"
    ],
    "copy": [
      "self",
      "copy_name"
    ],
    "deepcopy": [
      "self",
      "copy_name"
    ],
    "set_dont_uniq": [
      "self",
      "val"
    ],
    "get_dont_uniq": [
      "self"
    ],
    "set_dont_write_verilog": [
      "self",
      "val"
    ],
    "get_dont_write_verilog": [
      "self"
    ],
    "set_is_physical": [
      "self",
      "val"
    ],
    "get_is_physical": [
      "self"
    ],
    "set_is_sequential": [
      "self",
      "val"
    ],
    "get_is_sequential": [
      "self"
    ],
    "uniq": [
      "self",
      "count",
      "numbering"
    ],
    "verilog_port_list": [
      "self"
    ],
    "__is_inst_bus_connected_any": [
      "self",
      "inst",
      "inst_bus"
    ],
    "legalize": [
      "self"
    ],
    "check_multidriven": [
      "self"
    ],
    "check_duplicate_names": [
      "self"
    ],
    "check_pins_nets_names_asymmetry": [
      "self"
    ],
    "check_if_instances_not_exist": [
      "self"
    ],
    "check_self_instantiations": [
      "self"
    ],
    "connect_half_unconnected_pinbusses": [
      "self"
    ],
    "hilomap": [
      "self",
      "tiehi",
      "tielo",
      "inst_per_comp"
    ],
    "print_verilog": [
      "self",
      "include_descendants",
      "filter"
    ],
    "write_verilog_to_file": [
      "self",
      "path",
      "append",
      "include_descendants",
      "filter"
    ],
    "write_verilog": [
      "self"
    ],
    "print_spectre": [
      "self"
    ],
    "write_spectre_to_file": [
      "self",
      "path"
    ],
    "write_spectre": [
      "self"
    ],
    "line_wrap": [
      "line",
      "line_width",
      "endl"
    ],
    "minimize_concat": [
      "concat"
    ],
    "get_connected": [
      "self",
      "pin"
    ],
    "all_connected": [
      "self",
      "net_str"
    ],
    "all_fan_in": [
      "self",
      "net_str",
      "output_type",
      "visited"
    ],
    "all_fan_out": [
      "self",
      "net_str",
      "output_type",
      "visited"
    ],
    "add_verilog_code": [
      "self",
      "code"
    ],
    "get_verilog_code": [
      "self"
    ],
    "add_spectre_code": [
      "self",
      "code"
    ],
    "get_spectre_code": [
      "self"
    ],
    "flatten": [
      "self",
      "flatten_separator"
    ],
    "connectivity_paths": [
      "self",
      "prefix",
      "dicts"
    ],
    "graph": [
      "self",
      "subgraph",
      "name",
      "dict_pins",
      "full_graph",
      "view",
      "path"
    ]
  },
  "Object": {
    "is_name_valid": [
      "name"
    ],
    "__init__": [
      "self",
      "name"
    ],
    "get_object_name": [
      "self"
    ],
    "set_object_name": [
      "self",
      "name"
    ],
    "get_property": [
      "self",
      "property"
    ],
    "set_property": [
      "self",
      "property",
      "value"
    ],
    "get_properties": [
      "self",
      "filter",
      "name_regex"
    ],
    "filter_objects": [
      "objects",
      "name_regex",
      "filter"
    ],
    "__str__": [
      "self"
    ]
  },
  "slm_sort": [
    "pattern",
    "addition",
    "is_object",
    "ignore_error"
  ],
  "Pin": {
    "__init__": [
      "self",
      "name",
      "bus",
      "is_virtual",
      "associated_comp",
      "associated_pin"
    ],
    "is_part_of_bus": [
      "self"
    ],
    "bus": [
      "self"
    ],
    "verilog_port_list": [
      "self"
    ],
    "verilog_declare": [
      "self"
    ],
    "verilog_type": [
      "self"
    ],
    "is_virtual": [
      "self"
    ],
    "get_associated_comp": [
      "self"
    ],
    "get_associated_pin": [
      "self"
    ],
    "is_name_valid": [
      "name"
    ],
    "__lt__": [
      "self",
      "other"
    ]
  },
  "Bus": {
    "__init__": [
      "self",
      "bit_type",
      "name",
      "width",
      "associate_with",
      "signed"
    ],
    "get_name": [
      "self"
    ],
    "get_object_name": [
      "self"
    ],
    "msb": [
      "self"
    ],
    "lsb": [
      "self"
    ],
    "width": [
      "self"
    ],
    "get_width": [
      "self"
    ],
    "indices": [
      "self"
    ],
    "set_bit": [
      "self",
      "i",
      "obj"
    ],
    "verilog_type": [
      "self"
    ],
    "verilog_port_list": [
      "self",
      "p"
    ],
    "verilog_declare": [
      "self",
      "p"
    ],
    "get_bit": [
      "self",
      "i"
    ],
    "all_bits": [
      "self",
      "msb2lsb_order"
    ],
    "is_signed": [
      "self"
    ],
    "signedness_declare": [
      "self"
    ],
    "get_property": [
      "self",
      "property"
    ],
    "set_property": [
      "self",
      "property",
      "value"
    ],
    "get_properties": [
      "self"
    ],
    "__str__": [
      "self"
    ]
  },
  "group_type": {
    "guide": [],
    "region": [],
    "fence": []
  },
  "inst_place_type": {
    "fixed": [],
    "placed": []
  },
  "ComponentXY": {
    "__init__": [
      "self",
      "name",
      "original"
    ],
    "add_component": [
      "self",
      "component",
      "instance_name",
      "xcoord",
      "ycoord",
      "xmin",
      "ymin",
      "xmax",
      "ymax",
      "fixed_OR_placed",
      "group_type"
    ],
    "add_subcomponent": [
      "self",
      "component",
      "instance_name",
      "xcoord",
      "ycoord",
      "xmin",
      "ymin",
      "xmax",
      "ymax",
      "fixed_OR_placed",
      "group_type"
    ],
    "get_position": [
      "self",
      "inst"
    ],
    "set_position": [
      "self",
      "instance_name",
      "xcoord",
      "ycoord",
      "xmin",
      "ymin",
      "xmax",
      "ymax",
      "fixed_OR_placed",
      "group_type"
    ],
    "set_component_dimensions": [
      "self",
      "width",
      "height"
    ],
    "get_component_dimensions": [
      "self"
    ],
    "calc_component_dimensions": [
      "self"
    ],
    "get_positions_dict": [
      "self"
    ],
    "get_pin_positions_dict": [
      "self"
    ],
    "get_positions_recursive": [
      "self",
      "path",
      "xmin",
      "ymin",
      "xmax",
      "ymax",
      "fixed_OR_placed",
      "group_type"
    ],
    "set_pin_position": [
      "self",
      "pin_name",
      "xcoord",
      "ycoord",
      "side",
      "layer"
    ],
    "write_tcl_placement_commands": [
      "self",
      "tool",
      "put_placed_inst_in_comment"
    ],
    "write_pin_tcl_placement_commands": [
      "self"
    ],
    "write_floorPlan_tcl_commands": [
      "self",
      "tech_site"
    ],
    "write_addStripe_tcl_commands": [
      "self",
      "welltap_width",
      "min_stripe_spacing",
      "min_stripe_width"
    ]
  },
  "mode": [],
  "in_name": [],
  "input_file": [],
  "dev_name": [],
  "Lefs": [],
  "sequentials": [],
  "lib_name": [],
  "lib_file": [],
  "out_name": [],
  "output_file": [],
  "temp_line": [],
  "temp_name": [],
  "Group": {
    "__global_groups": [],
    "get_group_by_name": [
      "group_name"
    ],
    "__init__": [
      "self",
      "name"
    ],
    "set_group_dimensions": [
      "self",
      "width",
      "height"
    ],
    "get_group_dimensions": [
      "self"
    ],
    "get_position": [
      "self"
    ],
    "get_place_type": [
      "self"
    ],
    "write_tcl_group_definitions_commands": [
      "self"
    ]
  },
  "Output": {
    "verilog_type": [
      "self"
    ]
  },
  "get_verilog_tokens": [
    "is_std_cell",
    "instances"
  ],
  "verilog2slm_file": [
    "fname",
    "is_std_cell",
    "implicit_wire",
    "implicit_instance",
    "verbose"
  ],
  "verilog2slm": [
    "text",
    "is_std_cell",
    "implicit_wire",
    "implicit_instance",
    "verbose"
  ],
  "check_escape": [
    "name"
  ],
  "get_nets": [
    "action",
    "groups",
    "comp"
  ]
}