# 4-Stage Pipelined Processor (Verilog)

## Description
This project implements a simple 4-stage pipelined processor using Verilog HDL.
The processor is verified through simulation using a testbench.

## Pipeline Stages
1. Instruction Fetch (IF)
2. Instruction Decode (ID)
3. Execute (EX)
4. Write Back (WB)

## Files
- pipelined_processor.v : Processor design
- pipelined_processor_tb.v : Testbench

## Tools Used
- Verilog HDL
- EDA Playground

## Simulation
Verified using EDA Playground simulations.

## EDA Playground Link
https://www.edaplayground.com/x/h2dc
