@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":15:0:15:5|Found inferred clock top|clk which controls 21 sequential elements including OneSecondPeriodPulseInstance.count[19:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
