
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010585                       # Number of seconds simulated
sim_ticks                                 10585153854                       # Number of ticks simulated
final_tick                               537687216762                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151960                       # Simulator instruction rate (inst/s)
host_op_rate                                   191788                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 198800                       # Simulator tick rate (ticks/s)
host_mem_usage                               67340388                       # Number of bytes of host memory used
host_seconds                                 53245.32                       # Real time elapsed on the host
sim_insts                                  8091178063                       # Number of instructions simulated
sim_ops                                   10211814305                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       188928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       188544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       196224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       321536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       109568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       132736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       323840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       320896                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1817856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       635008                       # Number of bytes written to this memory
system.physmem.bytes_written::total            635008                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1476                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1473                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1533                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2512                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          856                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1037                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2530                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2507                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14202                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4961                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4961                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       423234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17848394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       411142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17812117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       338587                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18537662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       423234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     30376129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       386957                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10351101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       483696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     12539827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       447419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     30593792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       447419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     30315667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               171736380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       423234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       411142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       338587                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       423234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       386957                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       483696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       447419                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       447419                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3361689                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59990436                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59990436                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59990436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       423234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17848394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       411142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17812117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       338587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18537662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       423234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     30376129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       386957                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10351101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       483696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     12539827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       447419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     30593792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       447419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     30315667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              231726816                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25384063                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2074372                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1701612                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205408                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       857191                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          810034                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212368                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9082                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19805663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11793106                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2074372                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1022402                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2594127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         584273                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        602764                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1222267                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23378145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20784018     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          280480      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          324856      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178353      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208372      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          112751      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           76798      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          200197      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1212320      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23378145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081719                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464587                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19645135                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       766746                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2573156                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19666                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        373436                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335918                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2155                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14396463                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11284                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        373436                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19676089                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         257869                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       422685                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2563109                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        84951                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14386364                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         21636                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        40080                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19990242                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66990790                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66990790                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025517                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2964722                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3739                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2076                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           230570                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1377592                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       747721                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19741                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165477                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14361363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3747                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13554691                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18952                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1823036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4243733                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          406                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23378145                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579802                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269210                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17665816     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2297971      9.83%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234636      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       854928      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       746913      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381747      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91480      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59835      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44819      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23378145                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3327     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13042     43.95%     55.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13309     44.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11343615     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       211958      1.56%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1255552      9.26%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       741908      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13554691                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533984                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29678                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002190                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50536157                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16188282                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13326450                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13584369                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34187                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248853                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17178                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        373436                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         209141                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14103                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14365132                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6423                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1377592                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       747721                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2079                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10002                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118584                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115767                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       234351                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13352439                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1178245                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202252                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1919904                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1867746                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741659                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526017                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13326740                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13326450                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7922677                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20753221                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524993                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381756                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2096555                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206438                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23004709                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533312                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.352152                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17992414     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324306     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       974887      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584449      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405453      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       260889      1.13%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136972      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109544      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       215795      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23004709                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859282                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128739                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       215795                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37154088                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29103930                       # The number of ROB writes
system.switch_cpus0.timesIdled                 305878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2005918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.538406                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.538406                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.393948                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.393948                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60235085                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18495766                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13433965                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25384063                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2067655                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1696146                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205503                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       856702                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          809885                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          212137                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9157                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19823036                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11766443                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2067655                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1022022                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2590463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         580845                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        610232                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1223192                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       204143                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23395744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.965484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20805281     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          279653      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          326383      1.40%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          178595      0.76%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          208396      0.89%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          112175      0.48%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           77144      0.33%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          199696      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1208421      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23395744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081455                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463537                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19660982                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       775643                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2569868                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19380                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        369865                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       334533                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2148                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14364618                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11303                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        369865                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19691366                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         210415                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       479851                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2560109                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        84132                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14355134                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         21340                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        39774                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19953385                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     66855404                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     66855404                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17035036                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2918349                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3869                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2209                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           227920                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1371215                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       746607                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19207                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       163971                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14331571                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3879                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13543601                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        16755                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1788285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4139691                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          536                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23395744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578892                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268272                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17684897     75.59%     75.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2300936      9.83%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1233944      5.27%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       852497      3.64%     94.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       745426      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       381573      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        91977      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60097      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        44397      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23395744                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3248     11.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12929     43.77%     54.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13360     45.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11337189     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       212236      1.57%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1659      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1251427      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       741090      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13543601                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533547                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              29537                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002181                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50529238                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16123866                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13318957                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13573138                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        34910                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       241848                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        15667                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        369865                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         163629                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13144                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14335470                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5974                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1371215                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       746607                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2209                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9208                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119343                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114847                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       234190                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13342560                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1175820                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       201041                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1916692                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1866330                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            740872                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525627                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13319167                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13318957                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7922360                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20744258                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524698                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381906                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10005529                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12275537                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2060018                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206595                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23025879                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533119                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.352081                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18011694     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2325090     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       974936      4.23%     92.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       584133      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       406006      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       261525      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       137005      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       109423      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       216067      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23025879                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10005529                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12275537                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1860307                       # Number of memory references committed
system.switch_cpus1.commit.loads              1129367                       # Number of loads committed
system.switch_cpus1.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1756775                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11066998                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249756                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       216067                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37145302                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29040989                       # The number of ROB writes
system.switch_cpus1.timesIdled                 306561                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1988319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10005529                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12275537                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10005529                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.537004                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.537004                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394166                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394166                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60199215                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18486216                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13406237                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                25384063                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1928479                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1726670                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       154249                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1288675                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1272659                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          112122                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4562                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20466479                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10969195                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1928479                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1384781                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2444629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         509313                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        285439                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1238581                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       151101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23550775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.520225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.759702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21106146     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          378413      1.61%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          184069      0.78%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          372607      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          114147      0.48%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          346656      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           53050      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           86323      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          909364      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23550775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075972                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432129                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20207642                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       549267                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2439584                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2009                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        352272                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       177578                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1956                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12229641                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4604                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        352272                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20237142                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         328815                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       132607                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2412804                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        87129                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12211475                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9427                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        70405                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     15960312                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     55280084                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     55280084                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     12900269                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3060027                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1591                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          809                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           184958                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2240172                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       347976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3190                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        79490                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12146907                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11357640                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7474                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2222386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4579672                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23550775                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482262                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.092970                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18568658     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1551414      6.59%     85.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1686854      7.16%     92.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       976610      4.15%     96.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       492938      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       124057      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       143940      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3421      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2883      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23550775                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          18646     57.52%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7539     23.26%     80.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         6229     19.22%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8882418     78.21%     78.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        86430      0.76%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2043373     17.99%     96.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       344635      3.03%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11357640                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.447432                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              32414                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002854                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46305943                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14370927                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11067287                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      11390054                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8896                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       458440                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         9647                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        352272                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         212399                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        10619                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12148511                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          479                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2240172                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       347976                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          806                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3981                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       103584                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        59819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       163403                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11215573                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2015374                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       142067                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2359979                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1707679                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            344605                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.441835                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11070040                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11067287                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6707015                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14455450                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.435994                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.463978                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8832601                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      9908995                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2239939                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1579                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       153100                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23198503                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.427139                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.299625                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19528597     84.18%     84.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1428108      6.16%     90.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       931689      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       289789      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       491164      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        92669      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        59102      0.25%     98.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        53551      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       323834      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23198503                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8832601                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       9908995                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2120058                       # Number of memory references committed
system.switch_cpus2.commit.loads              1781729                       # Number of loads committed
system.switch_cpus2.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1523745                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          8648680                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       120467                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       323834                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35023577                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           24650407                       # The number of ROB writes
system.switch_cpus2.timesIdled                 458446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1833288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8832601                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              9908995                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8832601                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.873906                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.873906                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.347959                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.347959                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        52192299                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       14383517                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13048082                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1578                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                25384063                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1984983                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1790411                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       106612                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       746064                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          707017                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          109210                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4608                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     21017840                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12491167                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1984983                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       816227                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2468529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         334857                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        446675                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1208822                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       106984                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     24158689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.606763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.936313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21690160     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           87715      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          180600      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           74843      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          408863      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          364157      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           70468      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          148943      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1132940      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     24158689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078198                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.492087                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20902771                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       563320                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2459457                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         7738                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        225398                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       174757                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14649272                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1517                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        225398                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20925013                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         386990                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       108325                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2446089                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        66867                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14641066                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         27370                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        24814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          402                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     17203641                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     68956397                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     68956397                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15220840                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         1982765                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1707                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          866                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           173094                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3449210                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1743085                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        15735                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        84428                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14610209                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1712                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14035094                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7324                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1148263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      2765021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     24158689                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580954                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.378697                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19176667     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1487488      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1226002      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       529079      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       672119      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       650125      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       369625      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        29158      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        18426      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     24158689                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35543     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        276849     86.40%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8020      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8812007     62.79%     62.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       122678      0.87%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          840      0.01%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3360652     23.94%     87.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1738917     12.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14035094                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.552910                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             320412                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022829                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     52556612                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15760553                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13913684                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14355506                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        25307                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       137237                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          370                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11295                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1244                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        225398                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         350982                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        17787                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14611933                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          179                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3449210                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1743085                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          866                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         12108                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          370                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        61206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        63449                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       124655                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13935650                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3348953                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        99443                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             5087717                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1825281                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1738764                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548992                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13914206                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13913684                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7516928                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14822945                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.548127                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507114                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11293491                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13271989                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1341188                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1695                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       108697                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23933291                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.554541                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378398                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19122728     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1754008      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       823494      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       814351      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       221468      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       947466      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        70869      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        51732      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       127175      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23933291                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11293491                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13271989                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               5043762                       # Number of memory references committed
system.switch_cpus3.commit.loads              3311973                       # Number of loads committed
system.switch_cpus3.commit.membars                846                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1752453                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11802395                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       128647                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       127175                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            38419254                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29451816                       # The number of ROB writes
system.switch_cpus3.timesIdled                 462951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1225374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11293491                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13271989                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11293491                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.247672                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.247672                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.444905                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.444905                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68878540                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16168809                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17428955                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1692                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                25384063                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2308049                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1921246                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       211236                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       880659                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          842166                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          248023                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9889                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20064586                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12656477                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2308049                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1090189                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2638060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         589216                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        626732                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1247512                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       201830                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23705427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.656275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.032334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21067367     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          162006      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          203797      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          324303      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          136146      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          175154      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          202710      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           93385      0.39%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1340559      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23705427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090925                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498599                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19946630                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       756385                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2625308                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1332                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        375770                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       351530                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      15470705                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1615                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        375770                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19967540                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          64908                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       634352                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2605681                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        57169                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      15374383                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8237                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        39619                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     21470344                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     71487398                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     71487398                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17938363                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3531976                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3723                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1944                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           201349                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1441905                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       752523                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8612                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       169703                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          15010839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3739                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         14390288                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        14921                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1841452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3760396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          146                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23705427                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607046                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.327921                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17609251     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2778672     11.72%     86.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1138412      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       637025      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       862543      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       266200      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       261907      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       140233      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        11184      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23705427                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          99437     78.99%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13582     10.79%     89.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12864     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     12122512     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       196613      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1779      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1319373      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       750011      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      14390288                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.566902                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             125883                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008748                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     52626807                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16856120                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     14014648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14516171                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10924                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       275885                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11490                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        375770                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          49612                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6334                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     15014582                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11429                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1441905                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       752523                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1944                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5520                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       124121                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       119437                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       243558                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     14139820                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1297877                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       250468                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2047794                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1999869                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            749917                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.557035                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              14014746                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             14014648                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8394643                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         22546583                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.552104                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372324                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10436406                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12860082                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2154549                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3593                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       212827                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23329657                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.551233                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.371573                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17886157     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2759074     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1001574      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       498849      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       456320      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       191806      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       189878      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        90257      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       255742      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23329657                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10436406                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12860082                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1907053                       # Number of memory references committed
system.switch_cpus4.commit.loads              1166020                       # Number of loads committed
system.switch_cpus4.commit.membars               1792                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1864058                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11578227                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       265558                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       255742                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            38088468                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           30405047                       # The number of ROB writes
system.switch_cpus4.timesIdled                 306516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1678636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10436406                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12860082                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10436406                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.432261                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.432261                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.411140                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.411140                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        63617269                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       19582160                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14306637                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3590                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                25384063                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2104502                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1721662                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       206536                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       864800                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          826489                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          217359                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9452                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20238894                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11769051                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2104502                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1043848                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2455917                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         565435                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        427576                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1239540                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       206578                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23478596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.958933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21022679     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          114661      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          181922      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          245824      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          252725      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          214651      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          120204      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          177277      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1148653      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23478596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082906                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463639                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20034038                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       634454                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2451403                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2752                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        355947                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       346472                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14438405                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1535                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        355947                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20089551                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         131150                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       377704                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2399390                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       124852                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14432368                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         16767                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        54527                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     20138119                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     67138600                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     67138600                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17429264                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2708855                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3578                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1862                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           376549                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1351256                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       731704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8573                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       281311                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14413300                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3592                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13679024                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2012                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1610212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3861350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23478596                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582617                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.267982                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17608100     75.00%     75.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2479563     10.56%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1237237      5.27%     90.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       877328      3.74%     94.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       698251      2.97%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       288630      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       182144      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        94759      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        12584      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23478596                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2829     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          8414     37.02%     49.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11485     50.53%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11503284     84.09%     84.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       204138      1.49%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1714      0.01%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1240661      9.07%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       729227      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13679024                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.538882                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              22728                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50861384                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16027167                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13470939                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13701752                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        28084                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       218639                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11159                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        355947                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         103031                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12184                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14416917                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         5906                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1351256                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       731704                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1864                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         10334                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       119202                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       116631                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       235833                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13488146                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1166720                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       190878                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1895881                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1916696                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            729161                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.531363                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13471093                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13470939                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7733325                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20838215                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.530685                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371113                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10160789                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12503173                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1913747                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       208919                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23122649                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.540733                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.377374                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17923347     77.51%     77.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2611007     11.29%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       954184      4.13%     92.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       457558      1.98%     94.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       427488      1.85%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       223188      0.97%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       166800      0.72%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        88184      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       270893      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23122649                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10160789                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12503173                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1853162                       # Number of memory references committed
system.switch_cpus5.commit.loads              1132617                       # Number of loads committed
system.switch_cpus5.commit.membars               1726                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1803133                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11265160                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       257524                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       270893                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37268598                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29189805                       # The number of ROB writes
system.switch_cpus5.timesIdled                 308211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1905467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10160789                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12503173                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10160789                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.498237                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.498237                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400282                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400282                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60706877                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18763891                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13386112                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3456                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                25384063                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1985120                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1790372                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       106187                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       750904                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          706805                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          109368                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4628                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     21017640                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12492639                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1985120                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       816173                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2469012                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         333812                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        447418                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1208445                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       106543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24159085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.606842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.936385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21690073     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           87959      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          180196      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           74708      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          409534      1.70%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          364614      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           70243      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          148459      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1133299      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24159085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078203                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.492145                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20903702                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       562933                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2459968                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7709                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        224768                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       174912                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14651481                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1500                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        224768                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20925397                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         386836                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       109501                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2447145                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        65431                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14643156                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27256                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        24291                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          125                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17203538                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     68967985                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     68967985                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15227188                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1976331                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1716                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          876                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           169534                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3451389                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1744301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        15997                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        85456                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14611801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1721                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14039150                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7299                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1146361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2753587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24159085                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581113                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378836                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19176732     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1485449      6.15%     85.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1227291      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       529909      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       672249      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       650306      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       369616      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        29094      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18439      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24159085                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35518     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        277150     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         8029      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8812353     62.77%     62.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       122812      0.87%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          840      0.01%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3363080     23.96%     87.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1740065     12.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14039150                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.553069                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             320697                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022843                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52565381                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15760244                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13918091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14359847                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25741                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       137042                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          364                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11330                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1243                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        224768                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         350614                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        17761                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14613539                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3451389                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1744301                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          875                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         12103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          364                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        60628                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        63462                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       124090                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13940007                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3351724                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        99143                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5091615                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1826213                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1739891                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549164                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13918599                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13918091                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7519082                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14821809                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548300                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507299                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11299282                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13278561                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1336280                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1695                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       108293                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23934317                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.554792                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.378687                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19122153     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1753778      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       824085      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       814550      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       221724      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       948061      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        71065      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        51836      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       127065      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23934317                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11299282                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13278561                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               5047311                       # Number of memory references committed
system.switch_cpus6.commit.loads              3314340                       # Number of loads committed
system.switch_cpus6.commit.membars                846                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1753280                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11808181                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       128662                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       127065                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38422054                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29454494                       # The number of ROB writes
system.switch_cpus6.timesIdled                 462659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1224978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11299282                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13278561                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11299282                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.246520                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.246520                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445133                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445133                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        68903834                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16170916                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17434358                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1692                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                25384063                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1984605                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1790557                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       106719                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       745268                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          706205                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          109329                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4658                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     21020271                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12490854                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1984605                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       815534                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2467708                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         335145                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        447730                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1208922                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       107052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     24161550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.936319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21693842     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           87465      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          180022      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           74510      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          408802      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          364256      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           70528      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          149175      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1132950      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     24161550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078183                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.492075                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20904730                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       564893                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2458604                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         7727                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        225591                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       174266                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14648976                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1521                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        225591                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20927261                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         388496                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       108224                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2444973                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        66998                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14640438                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         27213                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        25055                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          198                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     17205095                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     68953770                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     68953770                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15217876                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         1987219                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1705                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          864                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           174670                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3449035                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1742822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        15751                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        84836                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14608937                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         14033589                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7342                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1150930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      2767055                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     24161550                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580823                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.378588                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     19180292     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1487164      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1225066      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       530196      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       671904      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       649591      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       369799      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        28964      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        18574      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     24161550                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          35608     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        276892     86.39%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         8022      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8811046     62.79%     62.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       122527      0.87%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          840      0.01%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3360417     23.95%     87.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1738759     12.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      14033589                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.552850                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             320522                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022840                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     52556592                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15761948                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13910948                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14354111                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        25195                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       137257                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          372                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11149                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1244                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        225591                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         352422                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        17929                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14610663                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3449035                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1742822                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          865                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         12283                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          372                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        61424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        63628                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       125052                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13932905                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3348748                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       100684                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             5087349                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1824591                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1738601                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548884                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13911453                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13910948                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7515926                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14821801                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.548019                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507086                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11291771                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13269843                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1342188                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1695                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       108791                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23935959                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554389                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378224                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     19126056     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1753831      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       823663      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       813824      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       221342      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       947409      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        71069      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        51733      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       127032      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23935959                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11291771                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13269843                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               5043451                       # Number of memory references committed
system.switch_cpus7.commit.loads              3311778                       # Number of loads committed
system.switch_cpus7.commit.membars                846                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1752137                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11800451                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       128593                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       127032                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            38420919                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29449677                       # The number of ROB writes
system.switch_cpus7.timesIdled                 462923                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1222513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11291771                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13269843                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11291771                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.248014                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.248014                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.444837                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.444837                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        68865463                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16167172                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       17428321                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1692                       # number of misc regfile writes
system.l2.replacements                          14203                       # number of replacements
system.l2.tagsinuse                      32765.130697                       # Cycle average of tags in use
system.l2.total_refs                          1859531                       # Total number of references to valid blocks.
system.l2.sampled_refs                          46969                       # Sample count of references to valid blocks.
system.l2.avg_refs                          39.590602                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           333.055464                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.906363                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    726.331777                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.155106                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    719.219371                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     21.528038                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    754.425358                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     27.733336                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1231.745243                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     29.308535                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    403.310647                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     30.613045                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    486.610939                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     28.540742                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1244.264153                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.394153                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1230.561453                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2958.781130                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2921.961248                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3724.304283                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3885.069107                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1830.454124                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2358.659018                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3829.480815                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3901.717249                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010164                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000882                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.022166                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000859                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.021949                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000657                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.023023                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000846                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.037590                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000894                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.012308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000934                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.014850                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000871                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.037972                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000928                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.037554                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.090295                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.089171                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.113657                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.118563                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.055861                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.071981                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.116866                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.119071                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999912                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4170                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4172                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4023                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         5565                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2918                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         3081                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5569                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         5564                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   35072                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13816                       # number of Writeback hits
system.l2.Writeback_hits::total                 13816                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    97                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4185                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4187                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4029                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5574                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2934                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         3099                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5578                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         5573                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35169                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4185                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4187                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4029                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5574                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2934                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         3099                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5578                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         5573                       # number of overall hits
system.l2.overall_hits::total                   35169                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1474                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1471                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1533                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2512                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          856                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1037                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2530                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2507                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14198                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1476                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1473                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1533                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          856                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1037                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2530                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2507                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14202                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1476                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1473                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1533                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2512                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          856                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1037                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2530                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2507                       # number of overall misses
system.l2.overall_misses::total                 14202                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5211935                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    223733920                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5132759                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    221872557                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4157315                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    231242445                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5267332                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    380553909                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4786238                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    129295319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6173536                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    157690977                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5550767                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    383118137                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5556937                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    381976438                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2151320521                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       281398                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       270687                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        552085                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5211935                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    224015318                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5132759                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    222143244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4157315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    231242445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5267332                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    380553909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4786238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    129295319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6173536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    157690977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5550767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    383118137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5556937                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    381976438                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2151872606                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5211935                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    224015318                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5132759                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    222143244                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4157315                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    231242445                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5267332                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    380553909                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4786238                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    129295319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6173536                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    157690977                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5550767                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    383118137                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5556937                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    381976438                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2151872606                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5644                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5643                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         8077                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3774                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         4118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8099                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         8071                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               49270                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13816                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13816                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5661                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5660                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         5562                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         8086                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3790                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         4136                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8108                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         8080                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49371                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5661                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5660                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         5562                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         8086                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3790                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         4136                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8108                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         8080                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49371                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.261162                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.260677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.275918                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.311007                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.941176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.226815                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.251821                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.312384                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.310618                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.288167                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.039604                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.260731                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.260247                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.275620                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.310660                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.941176                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.225858                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.250725                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.312037                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.310272                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.287659                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.260731                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.260247                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.275620                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.310660                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.941176                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.225858                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.250725                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.312037                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.310272                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.287659                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148912.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151786.919946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150963.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150831.106050                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148475.535714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150843.082192                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150495.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151494.390525                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149569.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151045.933411                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154338.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152064.587271                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150020.729730                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151430.093676                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150187.486486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152363.956123                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151522.786378                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       140699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 135343.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138021.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148912.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151771.895664                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150963.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150810.077393                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148475.535714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150843.082192                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150495.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151494.390525                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149569.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151045.933411                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154338.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152064.587271                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150020.729730                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151430.093676                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150187.486486                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152363.956123                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151518.983664                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148912.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151771.895664                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150963.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150810.077393                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148475.535714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150843.082192                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150495.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151494.390525                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149569.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151045.933411                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154338.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152064.587271                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150020.729730                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151430.093676                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150187.486486                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152363.956123                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151518.983664                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4961                       # number of writebacks
system.l2.writebacks::total                      4961                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1474                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1471                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1533                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          856                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1037                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2530                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2507                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14198                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14202                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14202                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3175250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    137882328                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3154934                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    136182659                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2527878                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    141901770                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3230710                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    234289116                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2918198                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     79441256                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3847663                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     97304255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3397474                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    235821178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3405347                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    236028211                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1324508227                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       165214                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       154887                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       320101                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3175250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    138047542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3154934                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    136337546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2527878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    141901770                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3230710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    234289116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2918198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     79441256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3847663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     97304255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3397474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    235821178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3405347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    236028211                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1324828328                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3175250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    138047542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3154934                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    136337546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2527878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    141901770                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3230710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    234289116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2918198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     79441256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3847663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     97304255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3397474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    235821178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3405347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    236028211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1324828328                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.261162                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.275918                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.311007                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.226815                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.251821                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.312384                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.310618                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.288167                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.039604                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.260731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.260247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.275620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.310660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.941176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.225858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.250725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.312037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.310272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.287659                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.260731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.260247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.275620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.310660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.941176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.225858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.250725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.312037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.310272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.287659                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90721.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93542.963365                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92792.176471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92578.286200                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90281.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92564.755382                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        92306                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93267.960191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91193.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92805.205607                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 96191.575000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93832.454195                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91823.621622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93209.951779                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92036.405405                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94147.670921                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93288.366460                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        82607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 77443.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80025.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90721.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93528.144986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92792.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92557.736592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90281.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92564.755382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        92306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93267.960191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91193.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92805.205607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 96191.575000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93832.454195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91823.621622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93209.951779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92036.405405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94147.670921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93284.630897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90721.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93528.144986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92792.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92557.736592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90281.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92564.755382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        92306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93267.960191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91193.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92805.205607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 96191.575000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93832.454195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91823.621622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93209.951779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92036.405405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94147.670921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93284.630897                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               511.870444                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230315                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932877.055985                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.870444                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047869                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.820305                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1222223                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1222223                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1222223                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1222223                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1222223                       # number of overall hits
system.cpu0.icache.overall_hits::total        1222223                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.cpu0.icache.overall_misses::total           44                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6884378                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6884378                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6884378                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6884378                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6884378                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6884378                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1222267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1222267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1222267                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1222267                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1222267                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1222267                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156463.136364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156463.136364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156463.136364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156463.136364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156463.136364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156463.136364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5687143                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5687143                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5687143                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5687143                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5687143                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5687143                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157976.194444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157976.194444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157976.194444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157976.194444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157976.194444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157976.194444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5661                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158374571                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5917                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26766.025182                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.731448                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.268552                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.881763                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.118237                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       860453                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         860453                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726499                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726499                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1691                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1586952                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1586952                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1586952                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1586952                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19540                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19540                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          455                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          455                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19995                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19995                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19995                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19995                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2294673025                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2294673025                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     53534725                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     53534725                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2348207750                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2348207750                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2348207750                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2348207750                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       879993                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       879993                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1606947                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1606947                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1606947                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1606947                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022205                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022205                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000626                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000626                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012443                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012443                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012443                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012443                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 117434.648158                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 117434.648158                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 117658.736264                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 117658.736264                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 117439.747437                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 117439.747437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 117439.747437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 117439.747437                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2310                       # number of writebacks
system.cpu0.dcache.writebacks::total             2310                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13896                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13896                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          438                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          438                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14334                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14334                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14334                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14334                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5644                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5644                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5661                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5661                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5661                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5661                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    516027245                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    516027245                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1299785                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1299785                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    517327030                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    517327030                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    517327030                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    517327030                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006414                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006414                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91429.348866                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91429.348866                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 76457.941176                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76457.941176                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91384.389684                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91384.389684                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91384.389684                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91384.389684                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.154993                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001231239                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1936617.483559                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.154993                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.046723                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819159                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1223147                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1223147                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1223147                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1223147                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1223147                       # number of overall hits
system.cpu1.icache.overall_hits::total        1223147                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6994484                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6994484                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6994484                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6994484                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6994484                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6994484                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1223192                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1223192                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1223192                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1223192                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1223192                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1223192                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 155432.977778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155432.977778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 155432.977778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155432.977778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 155432.977778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155432.977778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5640711                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5640711                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5640711                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5640711                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5640711                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5640711                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161163.171429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161163.171429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161163.171429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161163.171429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161163.171429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161163.171429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5660                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158371944                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5916                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26770.105477                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.275446                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.724554                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.879982                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.120018                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       857345                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         857345                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       726895                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        726895                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1774                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1774                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1670                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1584240                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1584240                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1584240                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1584240                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19247                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19247                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          453                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          453                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19700                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19700                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19700                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19700                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2252050238                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2252050238                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     52836522                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     52836522                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2304886760                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2304886760                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2304886760                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2304886760                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       876592                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       876592                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       727348                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       727348                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1603940                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1603940                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1603940                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1603940                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021957                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021957                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000623                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000623                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012282                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012282                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012282                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012282                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 117007.857744                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 117007.857744                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 116636.913907                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116636.913907                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 116999.327919                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116999.327919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 116999.327919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116999.327919                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2271                       # number of writebacks
system.cpu1.dcache.writebacks::total             2271                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13604                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13604                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          436                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          436                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14040                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14040                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14040                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14040                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5643                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5643                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5660                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5660                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5660                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5660                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    515073441                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    515073441                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1286924                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1286924                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    516360365                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    516360365                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    516360365                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    516360365                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003529                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003529                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003529                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003529                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91276.526847                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91276.526847                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75701.411765                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75701.411765                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91229.746466                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91229.746466                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91229.746466                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91229.746466                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               549.104162                       # Cycle average of tags in use
system.cpu2.icache.total_refs               919935727                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1654560.660072                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    22.773272                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.330890                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.036496                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843479                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.879975                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1238544                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1238544                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1238544                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1238544                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1238544                       # number of overall hits
system.cpu2.icache.overall_hits::total        1238544                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.cpu2.icache.overall_misses::total           37                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5566729                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5566729                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5566729                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5566729                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5566729                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5566729                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1238581                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1238581                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1238581                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1238581                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1238581                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1238581                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150452.135135                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150452.135135                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150452.135135                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150452.135135                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150452.135135                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150452.135135                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4473811                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4473811                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4473811                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4473811                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4473811                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4473811                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154269.344828                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154269.344828                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154269.344828                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154269.344828                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154269.344828                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154269.344828                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5562                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205255081                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5818                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35279.319526                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   192.369984                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    63.630016                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.751445                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.248555                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1847238                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1847238                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       336705                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        336705                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          795                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          795                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          789                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          789                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2183943                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2183943                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2183943                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2183943                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18938                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18938                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18968                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18968                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18968                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18968                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1919965532                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1919965532                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2624967                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2624967                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1922590499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1922590499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1922590499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1922590499                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1866176                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1866176                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       336735                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       336735                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2202911                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2202911                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2202911                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2202911                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010148                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010148                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000089                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008610                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008610                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008610                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008610                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101381.641778                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101381.641778                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 87498.900000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87498.900000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101359.684679                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101359.684679                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101359.684679                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101359.684679                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          760                       # number of writebacks
system.cpu2.dcache.writebacks::total              760                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13382                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13382                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13406                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13406                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13406                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13406                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5556                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5556                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5562                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5562                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5562                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5562                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    512877243                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    512877243                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       426528                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       426528                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    513303771                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    513303771                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    513303771                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    513303771                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002525                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002525                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92310.518898                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92310.518898                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        71088                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        71088                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92287.625135                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92287.625135                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92287.625135                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92287.625135                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               570.294216                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1030791556                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1780296.297064                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    28.552606                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.741609                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.045757                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868176                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.913933                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1208775                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1208775                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1208775                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1208775                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1208775                       # number of overall hits
system.cpu3.icache.overall_hits::total        1208775                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7404937                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7404937                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7404937                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7404937                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7404937                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7404937                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1208822                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1208822                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1208822                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1208822                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1208822                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1208822                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157551.851064                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157551.851064                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157551.851064                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157551.851064                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157551.851064                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157551.851064                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5838283                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5838283                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5838283                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5838283                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5838283                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5838283                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162174.527778                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162174.527778                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162174.527778                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162174.527778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162174.527778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162174.527778                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  8086                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               406436581                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  8342                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              48721.719132                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.085990                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.914010                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.433930                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.566070                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3160602                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3160602                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1730041                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1730041                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          848                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          848                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          846                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          846                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      4890643                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4890643                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      4890643                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4890643                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        28329                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        28329                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           29                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        28358                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         28358                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        28358                       # number of overall misses
system.cpu3.dcache.overall_misses::total        28358                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3063203185                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3063203185                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2418061                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2418061                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3065621246                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3065621246                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3065621246                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3065621246                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3188931                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3188931                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1730070                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1730070                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      4919001                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4919001                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      4919001                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4919001                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008884                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008884                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005765                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005765                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005765                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005765                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 108129.591055                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108129.591055                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 83381.413793                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83381.413793                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 108104.282601                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 108104.282601                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 108104.282601                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108104.282601                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2201                       # number of writebacks
system.cpu3.dcache.writebacks::total             2201                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        20252                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        20252                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        20272                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        20272                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        20272                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        20272                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         8077                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         8077                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         8086                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         8086                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         8086                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         8086                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    793204691                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    793204691                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       639513                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       639513                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    793844204                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    793844204                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    793844204                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    793844204                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001644                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001644                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 98205.359787                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98205.359787                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        71057                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        71057                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 98175.142716                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98175.142716                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 98175.142716                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98175.142716                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               486.313222                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1003036427                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2051199.237219                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    31.313222                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.050181                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.779348                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1247469                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1247469                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1247469                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1247469                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1247469                       # number of overall hits
system.cpu4.icache.overall_hits::total        1247469                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           43                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           43                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           43                       # number of overall misses
system.cpu4.icache.overall_misses::total           43                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6573671                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6573671                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6573671                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6573671                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6573671                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6573671                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1247512                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1247512                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1247512                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1247512                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1247512                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1247512                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000034                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000034                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 152876.069767                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 152876.069767                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 152876.069767                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 152876.069767                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 152876.069767                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 152876.069767                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5248518                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5248518                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5248518                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5248518                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5248518                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5248518                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 154368.176471                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 154368.176471                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 154368.176471                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 154368.176471                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 154368.176471                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 154368.176471                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3790                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148771805                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4046                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              36770.095156                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   219.868782                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    36.131218                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.858862                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.141138                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       993801                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         993801                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       737340                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        737340                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1911                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1911                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1795                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1795                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1731141                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1731141                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1731141                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1731141                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9708                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9708                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           65                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9773                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9773                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9773                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9773                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    944774175                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    944774175                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      5908238                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      5908238                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    950682413                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    950682413                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    950682413                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    950682413                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1003509                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1003509                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       737405                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       737405                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1795                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1795                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1740914                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1740914                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1740914                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1740914                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009674                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009674                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000088                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000088                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005614                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005614                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005614                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005614                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 97319.136279                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 97319.136279                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 90895.969231                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 90895.969231                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 97276.415942                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 97276.415942                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 97276.415942                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 97276.415942                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          871                       # number of writebacks
system.cpu4.dcache.writebacks::total              871                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5934                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5934                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           49                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5983                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5983                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5983                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5983                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3774                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3774                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           16                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3790                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3790                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3790                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3790                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    330652705                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    330652705                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1165862                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1165862                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    331818567                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    331818567                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    331818567                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    331818567                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002177                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002177                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002177                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002177                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 87613.329359                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87613.329359                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 72866.375000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 72866.375000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 87551.073087                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 87551.073087                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 87551.073087                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 87551.073087                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               507.554745                       # Cycle average of tags in use
system.cpu5.icache.total_refs               999935325                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1934110.880077                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    32.554745                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.052171                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.813389                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1239490                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1239490                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1239490                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1239490                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1239490                       # number of overall hits
system.cpu5.icache.overall_hits::total        1239490                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7899383                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7899383                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7899383                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7899383                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7899383                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7899383                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1239540                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1239540                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1239540                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1239540                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1239540                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1239540                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 157987.660000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 157987.660000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 157987.660000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 157987.660000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 157987.660000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 157987.660000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6764161                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6764161                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6764161                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6764161                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6764161                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6764161                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 161051.452381                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 161051.452381                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 161051.452381                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 161051.452381                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 161051.452381                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 161051.452381                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4136                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               152469677                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4392                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              34715.318078                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   223.243984                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    32.756016                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.872047                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.127953                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       853363                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         853363                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       717124                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        717124                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1836                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1836                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1728                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1728                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1570487                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1570487                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1570487                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1570487                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        13217                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        13217                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          105                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        13322                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         13322                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        13322                       # number of overall misses
system.cpu5.dcache.overall_misses::total        13322                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1459714366                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1459714366                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8751722                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8751722                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1468466088                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1468466088                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1468466088                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1468466088                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       866580                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       866580                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       717229                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       717229                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1583809                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1583809                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1583809                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1583809                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015252                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015252                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000146                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000146                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008411                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008411                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008411                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008411                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 110442.185519                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 110442.185519                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 83349.733333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83349.733333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 110228.650953                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 110228.650953                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 110228.650953                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 110228.650953                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          896                       # number of writebacks
system.cpu5.dcache.writebacks::total              896                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         9099                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         9099                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           87                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         9186                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         9186                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         9186                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         9186                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4118                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4118                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4136                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4136                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4136                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4136                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    371636843                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    371636843                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1202010                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1202010                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    372838853                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    372838853                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    372838853                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    372838853                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002611                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002611                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002611                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002611                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90246.926421                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90246.926421                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66778.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66778.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 90144.790377                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 90144.790377                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 90144.790377                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 90144.790377                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               571.526020                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1030791176                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1774167.256454                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.164564                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.361457                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048341                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867566                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.915907                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1208395                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1208395                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1208395                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1208395                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1208395                       # number of overall hits
system.cpu6.icache.overall_hits::total        1208395                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7745040                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7745040                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7745040                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7745040                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7745040                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7745040                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1208445                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1208445                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1208445                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1208445                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1208445                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1208445                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 154900.800000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 154900.800000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 154900.800000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 154900.800000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 154900.800000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 154900.800000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6154484                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6154484                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6154484                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6154484                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6154484                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6154484                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161960.105263                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161960.105263                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161960.105263                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161960.105263                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161960.105263                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161960.105263                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8108                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               406440032                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8364                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              48593.978001                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.087856                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.912144                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433937                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566063                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3162867                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3162867                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1731223                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1731223                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          852                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          852                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          846                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          846                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4894090                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4894090                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4894090                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4894090                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        28392                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        28392                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           29                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        28421                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         28421                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        28421                       # number of overall misses
system.cpu6.dcache.overall_misses::total        28421                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   3076091165                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   3076091165                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2463627                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2463627                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   3078554792                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   3078554792                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   3078554792                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   3078554792                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3191259                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3191259                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1731252                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1731252                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4922511                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4922511                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4922511                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4922511                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008897                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008897                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005774                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005774                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005774                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005774                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 108343.588511                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 108343.588511                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84952.655172                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84952.655172                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 108319.721051                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 108319.721051                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 108319.721051                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 108319.721051                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2258                       # number of writebacks
system.cpu6.dcache.writebacks::total             2258                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        20293                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        20293                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        20313                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        20313                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        20313                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        20313                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8099                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8099                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8108                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8108                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8108                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8108                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    796882612                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    796882612                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       655090                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       655090                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    797537702                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    797537702                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    797537702                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    797537702                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001647                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001647                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001647                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001647                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 98392.716632                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 98392.716632                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72787.777778                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72787.777778                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 98364.294771                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 98364.294771                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 98364.294771                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 98364.294771                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     3                       # number of replacements
system.cpu7.icache.tagsinuse               571.869772                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1030791654                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1774168.079174                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.327330                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   540.542442                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.050204                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.866254                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.916458                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1208873                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1208873                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1208873                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1208873                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1208873                       # number of overall hits
system.cpu7.icache.overall_hits::total        1208873                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7690353                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7690353                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7690353                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7690353                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7690353                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7690353                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1208922                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1208922                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1208922                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1208922                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1208922                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1208922                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 156945.979592                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 156945.979592                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 156945.979592                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 156945.979592                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 156945.979592                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 156945.979592                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6193237                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6193237                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6193237                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6193237                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6193237                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6193237                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 162979.921053                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 162979.921053                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 162979.921053                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 162979.921053                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 162979.921053                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 162979.921053                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  8080                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               406436351                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  8336                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              48756.759957                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.090076                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.909924                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.433946                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.566054                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3160487                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3160487                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1729925                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1729925                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          849                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          849                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          846                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          846                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      4890412                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4890412                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      4890412                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4890412                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        28403                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        28403                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           29                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        28432                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         28432                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        28432                       # number of overall misses
system.cpu7.dcache.overall_misses::total        28432                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   3075358262                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   3075358262                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2476671                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2476671                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   3077834933                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   3077834933                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   3077834933                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   3077834933                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3188890                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3188890                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1729954                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1729954                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      4918844                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4918844                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      4918844                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4918844                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008907                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008907                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000017                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005780                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005780                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005780                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005780                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 108275.825159                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 108275.825159                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85402.448276                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85402.448276                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 108252.494830                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 108252.494830                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 108252.494830                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 108252.494830                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2249                       # number of writebacks
system.cpu7.dcache.writebacks::total             2249                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        20332                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        20332                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           20                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        20352                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        20352                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        20352                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        20352                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         8071                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         8071                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         8080                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         8080                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         8080                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         8080                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    794545223                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    794545223                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       648380                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       648380                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    795193603                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    795193603                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    795193603                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    795193603                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001643                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001643                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001643                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001643                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 98444.458308                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 98444.458308                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72042.222222                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72042.222222                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 98415.049876                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 98415.049876                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 98415.049876                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 98415.049876                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
