#define MCON_MASK1                     0x3f00

#define LOCATION_OF_BANK_NO_2          0X00
#define LOCATION_OF_LENGTH1            0X01
#define LOCATION_OF_ADDRS1             0X02
#define LOCATION_OF_DATA1              0X03
#define CONST_32K                      32768
#define CONST_64K                      65536
#define TWO_BYTE_ZERO                  0X0000

#define BOOTX_DOWNLOAD_ERROR           0x10
#define DSP_REG_WR_RD_ERROR            0x20
#define RTS_CTS_NOT_OFF                0x40
#define TIMEOUT_ERROR                  0x80

#define DSP_32K_MEM_WR_RD_ERROR1       0x01
#define READ_BACK_ALL_FFFF             0x02
#define DSP_32K_MEM_WR_RD_ERROR2       0x04
#define DSP_32K_MEM_WR_RD_ERROR3       0x08



#define CONST_BANK5                    0x05
#define B5CF_MappedTo_CS3                   0x00C0


#define STUCK_COUNT_LIMIT              500
#define PLL_30MHz                      0x21
#define PLL_34MHz                      0x26
#define RESET_DSP_AND_BOOT_FROM_0800   0x08
#define RESET_DSP_AND_BOOT_FROM_FFFF   0x00
#define KILL_DSP_RES_N                 0x01
#define CP_DNLD_ENABLE_FLAG                 0x0a
#define CP_RESET_AND_RUN_BOOT_CODE        0x09


#define BOOTX_BANK_ADRS_LO                0xe8
#define BOOTX_BANK_ADRS_HI                0xe9
#define BOOTX_ADRS_LO                       0xea
#define BOOTX_ADRS_HI                       0xeb
#define BOOTX_DATA_LO                       0xec
#define BOOTX_DATA_HI                       0xed
#define BOOTX_SEMAPHORE_ADRS_LO          0xee
#define BOOTX_SEMAPHORE_ADRS_HI          0xef

#define WRITE_SEMAPHORE_HI             0x00
#define WRITE_SEMAPHORE_LO             0x55
#define READ_SEMAPHORE_HI              0x00
#define READ_SEMAPHORE_LO              0x88
#define OK_SEMAPHORE_HI                0x00
#define OK_SEMAPHORE_LO                0xAA
#define DSP_ONE_W_STATE_FOR_8000_FFFF  0x2490


#define WCON_REG                           0x0010
#define BCON_REG                           0x0011
#define CCON_REG                           0x0012
#define UPLD_DNLD_REGIS_F8                 0xf8
#define UPLD_DNLD_REGIS_F9                 0xf9
#define UPLD_DNLD_DATA_REGIS                0xfa
#define CP_CONTROL_REGISTER                 0xfc

#define PLL_FREQ_SEL_REG                   0xfb
#define CLK_SEL_STAT_REG                   0xfd

#define DATA_PORT_FA ((volatile ubyte *) COM_RAM + UPLD_DNLD_DATA_REGIS)
#define CLK_SEL_STAT_PORT ((volatile ubyte *) COM_RAM + CLK_SEL_STAT_REG)

#define PORT_e8_bank_adrs_lo ((volatile ubyte *)COM_RAM + BOOTX_BANK_ADRS_LO)
#define PORT_e9_bank_adrs_hi ((volatile ubyte *)COM_RAM + BOOTX_BANK_ADRS_HI)
#define PORT_ea_addr_lo ((volatile ubyte *)COM_RAM + BOOTX_ADRS_LO)
#define PORT_eb_addr_hi ((volatile ubyte *)COM_RAM + BOOTX_ADRS_HI)
#define PORT_ec_data_lo ((volatile ubyte *)COM_RAM + BOOTX_DATA_LO)
#define PORT_ed_data_hi ((volatile ubyte *)COM_RAM + BOOTX_DATA_HI)
#define PORT_ee_semph_adr_lo ((volatile ubyte *)COM_RAM + BOOTX_SEMAPHORE_ADRS_LO)
#define PORT_ef_semph_adr_hi ((volatile ubyte *)COM_RAM + BOOTX_SEMAPHORE_ADRS_HI)


#define NUMERIC_FORM       0
#define VERBOSE_FORM       1
#define STORED_NUM         2
#define UNFORMATTED        3
