ARM GAS  /tmp/ccRd9bVQ.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/gpio.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_GPIO_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB65:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccRd9bVQ.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  27              		.loc 1 43 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 84B0     		sub	sp, sp, #16
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  35              		.loc 1 46 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 46 3 view .LVU2
  38              		.loc 1 46 3 view .LVU3
  39 0002 134B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00402 		orr	r2, r2, #4
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 46 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00402 		and	r2, r2, #4
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 46 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 46 3 view .LVU6
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  51              		.loc 1 47 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 47 3 view .LVU8
  54              		.loc 1 47 3 view .LVU9
  55 0016 9A69     		ldr	r2, [r3, #24]
  56 0018 42F00802 		orr	r2, r2, #8
  57 001c 9A61     		str	r2, [r3, #24]
  58              		.loc 1 47 3 view .LVU10
  59 001e 9A69     		ldr	r2, [r3, #24]
  60 0020 02F00802 		and	r2, r2, #8
  61 0024 0192     		str	r2, [sp, #4]
  62              		.loc 1 47 3 view .LVU11
  63 0026 019A     		ldr	r2, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 47 3 view .LVU12
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  66              		.loc 1 48 3 view .LVU13
  67              	.LBB4:
ARM GAS  /tmp/ccRd9bVQ.s 			page 3


  68              		.loc 1 48 3 view .LVU14
  69              		.loc 1 48 3 view .LVU15
  70 0028 9A69     		ldr	r2, [r3, #24]
  71 002a 42F01002 		orr	r2, r2, #16
  72 002e 9A61     		str	r2, [r3, #24]
  73              		.loc 1 48 3 view .LVU16
  74 0030 9A69     		ldr	r2, [r3, #24]
  75 0032 02F01002 		and	r2, r2, #16
  76 0036 0292     		str	r2, [sp, #8]
  77              		.loc 1 48 3 view .LVU17
  78 0038 029A     		ldr	r2, [sp, #8]
  79              	.LBE4:
  80              		.loc 1 48 3 view .LVU18
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  81              		.loc 1 49 3 view .LVU19
  82              	.LBB5:
  83              		.loc 1 49 3 view .LVU20
  84              		.loc 1 49 3 view .LVU21
  85 003a 9A69     		ldr	r2, [r3, #24]
  86 003c 42F02002 		orr	r2, r2, #32
  87 0040 9A61     		str	r2, [r3, #24]
  88              		.loc 1 49 3 view .LVU22
  89 0042 9B69     		ldr	r3, [r3, #24]
  90 0044 03F02003 		and	r3, r3, #32
  91 0048 0393     		str	r3, [sp, #12]
  92              		.loc 1 49 3 view .LVU23
  93 004a 039B     		ldr	r3, [sp, #12]
  94              	.LBE5:
  95              		.loc 1 49 3 view .LVU24
  50:Core/Src/gpio.c **** 
  51:Core/Src/gpio.c **** }
  96              		.loc 1 51 1 is_stmt 0 view .LVU25
  97 004c 04B0     		add	sp, sp, #16
  98              	.LCFI1:
  99              		.cfi_def_cfa_offset 0
 100              		@ sp needed
 101 004e 7047     		bx	lr
 102              	.L4:
 103              		.align	2
 104              	.L3:
 105 0050 00100240 		.word	1073876992
 106              		.cfi_endproc
 107              	.LFE65:
 109              		.text
 110              	.Letext0:
 111              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 112              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 113              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
ARM GAS  /tmp/ccRd9bVQ.s 			page 4


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccRd9bVQ.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccRd9bVQ.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccRd9bVQ.s:105    .text.MX_GPIO_Init:00000050 $d

NO UNDEFINED SYMBOLS
