$date
	Fri Jun 03 21:18:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_NE_Dff_gatelevel $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clock $end
$scope module NE_DFF $end
$var wire 1 # D $end
$var wire 1 $ clock $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' x1 $end
$var wire 1 ( w3 $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$scope module SR1 $end
$var wire 1 ' Q $end
$var wire 1 ( Qb $end
$var wire 1 & R $end
$var wire 1 $ S $end
$upscope $end
$scope module SR2 $end
$var wire 1 " Q $end
$var wire 1 ! Qb $end
$var wire 1 ( R $end
$var wire 1 % S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
0$
0#
x"
x!
$end
#20
1$
#30
0%
0(
#40
1&
0$
#50
0'
x(
#55
1#
#60
1(
1$
#65
0&
#70
0"
0(
#80
1!
x"
1'
0$
#90
0"
x!
1%
#97
0#
#100
x"
0!
1$
#110
1"
0%
#120
1&
0$
#130
0'
#137
1#
#140
1(
1$
#147
0&
#150
0"
0(
#160
1!
1"
1'
0$
#165
0#
#170
0"
0!
1%
#180
1"
1$
#190
0%
#195
1#
#200
0$
#210
1%
#220
1$
#230
0%
#240
0$
#250
1%
#255
0#
#260
1$
#270
0%
#280
1&
0$
#290
0'
#300
1(
1$
#310
0"
0(
#320
1!
1"
0$
