--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cnc2.twx
cnc2.ncd -o cnc2.twr cnc2.pcf -ucf cnc2.ucf

Design file:              cnc2.ncd
Physical constraint file: cnc2.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 590066539 paths analyzed, 16805 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.646ns.
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_2 (SLICE_X7Y59.C6), 372195 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.649ns (Levels of Logic = 9)
  Clock Path Skew:      0.038ns (0.612 - 0.574)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X14Y55.B4      net (fanout=17)       1.978   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X14Y55.B       Tilo                  0.205   RemoteIO_Partition_1/IOLink/Transmitter_Controller/m_PhyOutEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable1
    SLICE_X7Y55.A4       net (fanout=1)        0.865   DDA_Partition_1/Controller/m_DistributorEnable
    SLICE_X7Y55.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y27.B3       net (fanout=423)      3.353   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y27.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y23.B2       net (fanout=1)        1.068   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X8Y23.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.BMUX     Tcinb                 0.268   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y55.C1       net (fanout=276)      3.428   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y55.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X14Y59.C4      net (fanout=6)        1.175   DDA_Partition_1/m_DDA_Sync
    SLICE_X14Y59.C       Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<4>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X7Y59.C6       net (fanout=4)        0.726   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X7Y59.CLK      Tas                   0.322   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<2>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_xor<2>12
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_2
    -------------------------------------------------  ---------------------------
    Total                                     15.649ns (2.971ns logic, 12.678ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_7 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.597ns (Levels of Logic = 9)
  Clock Path Skew:      0.038ns (0.612 - 0.574)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_7 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_7
    SLICE_X14Y55.B3      net (fanout=17)       1.926   DDA_Partition_1/m_DDATimeBase<7>
    SLICE_X14Y55.B       Tilo                  0.205   RemoteIO_Partition_1/IOLink/Transmitter_Controller/m_PhyOutEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable1
    SLICE_X7Y55.A4       net (fanout=1)        0.865   DDA_Partition_1/Controller/m_DistributorEnable
    SLICE_X7Y55.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y27.B3       net (fanout=423)      3.353   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y27.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y23.B2       net (fanout=1)        1.068   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X8Y23.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.BMUX     Tcinb                 0.268   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y55.C1       net (fanout=276)      3.428   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y55.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X14Y59.C4      net (fanout=6)        1.175   DDA_Partition_1/m_DDA_Sync
    SLICE_X14Y59.C       Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<4>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X7Y59.C6       net (fanout=4)        0.726   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X7Y59.CLK      Tas                   0.322   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<2>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_xor<2>12
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_2
    -------------------------------------------------  ---------------------------
    Total                                     15.597ns (2.971ns logic, 12.626ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.581ns (Levels of Logic = 9)
  Clock Path Skew:      0.038ns (0.612 - 0.574)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X14Y55.B4      net (fanout=17)       1.978   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X14Y55.B       Tilo                  0.205   RemoteIO_Partition_1/IOLink/Transmitter_Controller/m_PhyOutEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable1
    SLICE_X7Y55.A4       net (fanout=1)        0.865   DDA_Partition_1/Controller/m_DistributorEnable
    SLICE_X7Y55.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y27.B3       net (fanout=423)      3.353   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y27.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y23.B2       net (fanout=1)        1.068   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X8Y23.COUT     Topcyb                0.312   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi5
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.BMUX     Tcinb                 0.268   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y55.C1       net (fanout=276)      3.428   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y55.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X14Y59.C4      net (fanout=6)        1.175   DDA_Partition_1/m_DDA_Sync
    SLICE_X14Y59.C       Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<4>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X7Y59.C6       net (fanout=4)        0.726   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X7Y59.CLK      Tas                   0.322   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<2>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_xor<2>12
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_2
    -------------------------------------------------  ---------------------------
    Total                                     15.581ns (2.903ns logic, 12.678ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_5 (SLICE_X19Y59.A4), 372195 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.444ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.576 - 0.574)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X14Y55.B4      net (fanout=17)       1.978   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X14Y55.B       Tilo                  0.205   RemoteIO_Partition_1/IOLink/Transmitter_Controller/m_PhyOutEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable1
    SLICE_X7Y55.A4       net (fanout=1)        0.865   DDA_Partition_1/Controller/m_DistributorEnable
    SLICE_X7Y55.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y27.B3       net (fanout=423)      3.353   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y27.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y23.B2       net (fanout=1)        1.068   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X8Y23.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.BMUX     Tcinb                 0.268   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y55.C1       net (fanout=276)      3.428   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y55.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X14Y59.C4      net (fanout=6)        1.175   DDA_Partition_1/m_DDA_Sync
    SLICE_X14Y59.C       Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<4>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X19Y59.A4      net (fanout=4)        0.521   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X19Y59.CLK     Tas                   0.322   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>14
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_5
    -------------------------------------------------  ---------------------------
    Total                                     15.444ns (2.971ns logic, 12.473ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_7 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.392ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.576 - 0.574)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_7 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_7
    SLICE_X14Y55.B3      net (fanout=17)       1.926   DDA_Partition_1/m_DDATimeBase<7>
    SLICE_X14Y55.B       Tilo                  0.205   RemoteIO_Partition_1/IOLink/Transmitter_Controller/m_PhyOutEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable1
    SLICE_X7Y55.A4       net (fanout=1)        0.865   DDA_Partition_1/Controller/m_DistributorEnable
    SLICE_X7Y55.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y27.B3       net (fanout=423)      3.353   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y27.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y23.B2       net (fanout=1)        1.068   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X8Y23.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.BMUX     Tcinb                 0.268   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y55.C1       net (fanout=276)      3.428   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y55.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X14Y59.C4      net (fanout=6)        1.175   DDA_Partition_1/m_DDA_Sync
    SLICE_X14Y59.C       Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<4>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X19Y59.A4      net (fanout=4)        0.521   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X19Y59.CLK     Tas                   0.322   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>14
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_5
    -------------------------------------------------  ---------------------------
    Total                                     15.392ns (2.971ns logic, 12.421ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.376ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.576 - 0.574)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X14Y55.B4      net (fanout=17)       1.978   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X14Y55.B       Tilo                  0.205   RemoteIO_Partition_1/IOLink/Transmitter_Controller/m_PhyOutEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable1
    SLICE_X7Y55.A4       net (fanout=1)        0.865   DDA_Partition_1/Controller/m_DistributorEnable
    SLICE_X7Y55.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y27.B3       net (fanout=423)      3.353   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y27.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y23.B2       net (fanout=1)        1.068   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X8Y23.COUT     Topcyb                0.312   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi5
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.BMUX     Tcinb                 0.268   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y55.C1       net (fanout=276)      3.428   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y55.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X14Y59.C4      net (fanout=6)        1.175   DDA_Partition_1/m_DDA_Sync
    SLICE_X14Y59.C       Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<4>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X19Y59.A4      net (fanout=4)        0.521   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X19Y59.CLK     Tas                   0.322   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>14
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_5
    -------------------------------------------------  ---------------------------
    Total                                     15.376ns (2.903ns logic, 12.473ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_3 (SLICE_X14Y59.B4), 372195 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.240ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.576 - 0.574)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X14Y55.B4      net (fanout=17)       1.978   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X14Y55.B       Tilo                  0.205   RemoteIO_Partition_1/IOLink/Transmitter_Controller/m_PhyOutEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable1
    SLICE_X7Y55.A4       net (fanout=1)        0.865   DDA_Partition_1/Controller/m_DistributorEnable
    SLICE_X7Y55.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y27.B3       net (fanout=423)      3.353   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y27.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y23.B2       net (fanout=1)        1.068   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X8Y23.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.BMUX     Tcinb                 0.268   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y55.C1       net (fanout=276)      3.428   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y55.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X14Y59.C4      net (fanout=6)        1.175   DDA_Partition_1/m_DDA_Sync
    SLICE_X14Y59.C       Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<4>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X14Y59.B4      net (fanout=4)        0.298   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X14Y59.CLK     Tas                   0.341   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<4>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_xor<3>11
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_3
    -------------------------------------------------  ---------------------------
    Total                                     15.240ns (2.990ns logic, 12.250ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_7 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.188ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.576 - 0.574)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_7 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_7
    SLICE_X14Y55.B3      net (fanout=17)       1.926   DDA_Partition_1/m_DDATimeBase<7>
    SLICE_X14Y55.B       Tilo                  0.205   RemoteIO_Partition_1/IOLink/Transmitter_Controller/m_PhyOutEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable1
    SLICE_X7Y55.A4       net (fanout=1)        0.865   DDA_Partition_1/Controller/m_DistributorEnable
    SLICE_X7Y55.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y27.B3       net (fanout=423)      3.353   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y27.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y23.B2       net (fanout=1)        1.068   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X8Y23.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.BMUX     Tcinb                 0.268   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y55.C1       net (fanout=276)      3.428   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y55.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X14Y59.C4      net (fanout=6)        1.175   DDA_Partition_1/m_DDA_Sync
    SLICE_X14Y59.C       Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<4>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X14Y59.B4      net (fanout=4)        0.298   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X14Y59.CLK     Tas                   0.341   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<4>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_xor<3>11
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_3
    -------------------------------------------------  ---------------------------
    Total                                     15.188ns (2.990ns logic, 12.198ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.172ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.576 - 0.574)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X14Y55.B4      net (fanout=17)       1.978   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X14Y55.B       Tilo                  0.205   RemoteIO_Partition_1/IOLink/Transmitter_Controller/m_PhyOutEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable1
    SLICE_X7Y55.A4       net (fanout=1)        0.865   DDA_Partition_1/Controller/m_DistributorEnable
    SLICE_X7Y55.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y27.B3       net (fanout=423)      3.353   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y27.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y28.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y23.B2       net (fanout=1)        1.068   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X8Y23.COUT     Topcyb                0.312   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi5
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y24.BMUX     Tcinb                 0.268   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y55.C1       net (fanout=276)      3.428   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y55.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>3
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X14Y59.C4      net (fanout=6)        1.175   DDA_Partition_1/m_DDA_Sync
    SLICE_X14Y59.C       Tilo                  0.205   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<4>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X14Y59.B4      net (fanout=4)        0.298   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X14Y59.CLK     Tas                   0.341   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<4>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/Mcount_m_CommittedCount_xor<3>11
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount_3
    -------------------------------------------------  ---------------------------
    Total                                     15.172ns (2.922ns logic, 12.250ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X16Y60.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.BQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1
    SLICE_X16Y60.D2      net (fanout=34)       0.414   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<1>
    SLICE_X16Y60.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-0.095ns logic, 0.414ns route)
                                                       (-29.8% logic, 129.8% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (SLICE_X16Y60.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.BQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1
    SLICE_X16Y60.D2      net (fanout=34)       0.414   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<1>
    SLICE_X16Y60.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-0.095ns logic, 0.414ns route)
                                                       (-29.8% logic, 129.8% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (SLICE_X16Y60.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.BQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1
    SLICE_X16Y60.D2      net (fanout=34)       0.414   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<1>
    SLICE_X16Y60.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-0.095ns logic, 0.414ns route)
                                                       (-29.8% logic, 129.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X0Y17.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB/CLK
  Location pin: SLICE_X0Y17.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.646|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 590066539 paths, 0 nets, and 21431 connections

Design statistics:
   Minimum period:  15.646ns{1}   (Maximum frequency:  63.914MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:31:55 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



