/* Generated by Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "top.sv:24.1-57.10" *)
module lunarlander(hz100, reset, in, ss7, ss6, ss5, ss3, ss2, ss1, ss0, red, green);
  (* src = "top.sv:40.40-40.45" *)
  wire [15:0] alt_n;
  (* hdlname = "calc alt_c adder bcd0 adder1 ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.alt_c.adder.bcd0.adder1.ci ;
  (* hdlname = "calc alt_c adder bcd0 adder1 fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.alt_c.adder.bcd0.adder1.fa0.ci ;
  (* hdlname = "calc alt_c adder bcd0 ci" *)
  (* src = "top.sv:218.15-218.17" *)
  wire \calc.alt_c.adder.bcd0.ci ;
  (* hdlname = "calc alt_c adder bcd0 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.alt_c.adder.bcd0.corrected.b ;
  (* hdlname = "calc alt_c adder bcd0 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.alt_c.adder.bcd0.corrected.c1 ;
  (* hdlname = "calc alt_c adder bcd0 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.alt_c.adder.bcd0.corrected.ci ;
  (* hdlname = "calc alt_c adder bcd0 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.alt_c.adder.bcd0.corrected.fa0.b ;
  (* hdlname = "calc alt_c adder bcd0 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.alt_c.adder.bcd0.corrected.fa0.ci ;
  (* hdlname = "calc alt_c adder bcd0 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.alt_c.adder.bcd0.corrected.fa0.co ;
  (* hdlname = "calc alt_c adder bcd0 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.alt_c.adder.bcd0.corrected.fa1.ci ;
  (* hdlname = "calc alt_c adder bcd0 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.alt_c.adder.bcd0.corrected.fa3.b ;
  (* hdlname = "calc alt_c adder bcd1 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.alt_c.adder.bcd1.corrected.b ;
  (* hdlname = "calc alt_c adder bcd1 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.alt_c.adder.bcd1.corrected.c1 ;
  (* hdlname = "calc alt_c adder bcd1 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.alt_c.adder.bcd1.corrected.ci ;
  (* hdlname = "calc alt_c adder bcd1 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.alt_c.adder.bcd1.corrected.fa0.b ;
  (* hdlname = "calc alt_c adder bcd1 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.alt_c.adder.bcd1.corrected.fa0.ci ;
  (* hdlname = "calc alt_c adder bcd1 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.alt_c.adder.bcd1.corrected.fa0.co ;
  (* hdlname = "calc alt_c adder bcd1 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.alt_c.adder.bcd1.corrected.fa1.ci ;
  (* hdlname = "calc alt_c adder bcd1 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.alt_c.adder.bcd1.corrected.fa3.b ;
  (* hdlname = "calc alt_c adder bcd2 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.alt_c.adder.bcd2.corrected.b ;
  (* hdlname = "calc alt_c adder bcd2 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.alt_c.adder.bcd2.corrected.c1 ;
  (* hdlname = "calc alt_c adder bcd2 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.alt_c.adder.bcd2.corrected.ci ;
  (* hdlname = "calc alt_c adder bcd2 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.alt_c.adder.bcd2.corrected.fa0.b ;
  (* hdlname = "calc alt_c adder bcd2 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.alt_c.adder.bcd2.corrected.fa0.ci ;
  (* hdlname = "calc alt_c adder bcd2 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.alt_c.adder.bcd2.corrected.fa0.co ;
  (* hdlname = "calc alt_c adder bcd2 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.alt_c.adder.bcd2.corrected.fa1.ci ;
  (* hdlname = "calc alt_c adder bcd2 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.alt_c.adder.bcd2.corrected.fa3.b ;
  (* hdlname = "calc alt_c adder bcd3 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.alt_c.adder.bcd3.corrected.b ;
  (* hdlname = "calc alt_c adder bcd3 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.alt_c.adder.bcd3.corrected.c1 ;
  (* hdlname = "calc alt_c adder bcd3 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.alt_c.adder.bcd3.corrected.ci ;
  (* hdlname = "calc alt_c adder bcd3 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.alt_c.adder.bcd3.corrected.fa0.b ;
  (* hdlname = "calc alt_c adder bcd3 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.alt_c.adder.bcd3.corrected.fa0.ci ;
  (* hdlname = "calc alt_c adder bcd3 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.alt_c.adder.bcd3.corrected.fa0.co ;
  (* hdlname = "calc alt_c adder bcd3 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.alt_c.adder.bcd3.corrected.fa1.ci ;
  (* hdlname = "calc alt_c adder bcd3 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.alt_c.adder.bcd3.corrected.fa3.b ;
  (* hdlname = "calc alt_c adder ci" *)
  (* src = "top.sv:239.15-239.17" *)
  wire \calc.alt_c.adder.ci ;
  (* hdlname = "calc alt_c op" *)
  (* src = "top.sv:273.9-273.11" *)
  wire \calc.alt_c.op ;
  (* hdlname = "calc alt_n" *)
  (* src = "top.sv:147.23-147.28" *)
  wire [15:0] \calc.alt_n ;
  (* hdlname = "calc fuel_c adder b" *)
  (* src = "top.sv:238.25-238.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \calc.fuel_c.adder.b ;
  (* hdlname = "calc fuel_c adder bcd0 adder1 b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \calc.fuel_c.adder.bcd0.adder1.b ;
  (* hdlname = "calc fuel_c adder bcd0 adder1 ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.fuel_c.adder.bcd0.adder1.ci ;
  (* hdlname = "calc fuel_c adder bcd0 adder1 fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  (* unused_bits = "0" *)
  wire \calc.fuel_c.adder.bcd0.adder1.fa0.b ;
  (* hdlname = "calc fuel_c adder bcd0 adder1 fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.fuel_c.adder.bcd0.adder1.fa0.ci ;
  (* hdlname = "calc fuel_c adder bcd0 adder1 fa1 b" *)
  (* src = "top.sv:194.18-194.19" *)
  (* unused_bits = "0" *)
  wire \calc.fuel_c.adder.bcd0.adder1.fa1.b ;
  (* hdlname = "calc fuel_c adder bcd0 adder1 fa2 b" *)
  (* src = "top.sv:194.18-194.19" *)
  (* unused_bits = "0" *)
  wire \calc.fuel_c.adder.bcd0.adder1.fa2.b ;
  (* hdlname = "calc fuel_c adder bcd0 adder1 fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  (* unused_bits = "0" *)
  wire \calc.fuel_c.adder.bcd0.adder1.fa3.b ;
  (* hdlname = "calc fuel_c adder bcd0 b" *)
  (* src = "top.sv:217.21-217.22" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \calc.fuel_c.adder.bcd0.b ;
  (* hdlname = "calc fuel_c adder bcd0 ci" *)
  (* src = "top.sv:218.15-218.17" *)
  wire \calc.fuel_c.adder.bcd0.ci ;
  (* hdlname = "calc fuel_c adder bcd0 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.fuel_c.adder.bcd0.corrected.b ;
  (* hdlname = "calc fuel_c adder bcd0 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.fuel_c.adder.bcd0.corrected.c1 ;
  (* hdlname = "calc fuel_c adder bcd0 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.fuel_c.adder.bcd0.corrected.ci ;
  (* hdlname = "calc fuel_c adder bcd0 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd0.corrected.fa0.b ;
  (* hdlname = "calc fuel_c adder bcd0 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.fuel_c.adder.bcd0.corrected.fa0.ci ;
  (* hdlname = "calc fuel_c adder bcd0 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.fuel_c.adder.bcd0.corrected.fa0.co ;
  (* hdlname = "calc fuel_c adder bcd0 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.fuel_c.adder.bcd0.corrected.fa1.ci ;
  (* hdlname = "calc fuel_c adder bcd0 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd0.corrected.fa3.b ;
  (* hdlname = "calc fuel_c adder bcd1 adder1 b" *)
  (* src = "top.sv:202.24-202.25" *)
  wire [3:0] \calc.fuel_c.adder.bcd1.adder1.b ;
  (* hdlname = "calc fuel_c adder bcd1 adder1 fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd1.adder1.fa0.b ;
  (* hdlname = "calc fuel_c adder bcd1 adder1 fa1 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd1.adder1.fa1.b ;
  (* hdlname = "calc fuel_c adder bcd1 adder1 fa2 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd1.adder1.fa2.b ;
  (* hdlname = "calc fuel_c adder bcd1 adder1 fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd1.adder1.fa3.b ;
  (* hdlname = "calc fuel_c adder bcd1 b" *)
  (* src = "top.sv:217.21-217.22" *)
  wire [3:0] \calc.fuel_c.adder.bcd1.b ;
  (* hdlname = "calc fuel_c adder bcd1 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.fuel_c.adder.bcd1.corrected.b ;
  (* hdlname = "calc fuel_c adder bcd1 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.fuel_c.adder.bcd1.corrected.c1 ;
  (* hdlname = "calc fuel_c adder bcd1 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.fuel_c.adder.bcd1.corrected.ci ;
  (* hdlname = "calc fuel_c adder bcd1 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd1.corrected.fa0.b ;
  (* hdlname = "calc fuel_c adder bcd1 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.fuel_c.adder.bcd1.corrected.fa0.ci ;
  (* hdlname = "calc fuel_c adder bcd1 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.fuel_c.adder.bcd1.corrected.fa0.co ;
  (* hdlname = "calc fuel_c adder bcd1 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.fuel_c.adder.bcd1.corrected.fa1.ci ;
  (* hdlname = "calc fuel_c adder bcd1 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd1.corrected.fa3.b ;
  (* hdlname = "calc fuel_c adder bcd2 adder1 b" *)
  (* src = "top.sv:202.24-202.25" *)
  wire [3:0] \calc.fuel_c.adder.bcd2.adder1.b ;
  (* hdlname = "calc fuel_c adder bcd2 adder1 fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd2.adder1.fa0.b ;
  (* hdlname = "calc fuel_c adder bcd2 adder1 fa1 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd2.adder1.fa1.b ;
  (* hdlname = "calc fuel_c adder bcd2 adder1 fa2 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd2.adder1.fa2.b ;
  (* hdlname = "calc fuel_c adder bcd2 adder1 fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd2.adder1.fa3.b ;
  (* hdlname = "calc fuel_c adder bcd2 b" *)
  (* src = "top.sv:217.21-217.22" *)
  wire [3:0] \calc.fuel_c.adder.bcd2.b ;
  (* hdlname = "calc fuel_c adder bcd2 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.fuel_c.adder.bcd2.corrected.b ;
  (* hdlname = "calc fuel_c adder bcd2 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.fuel_c.adder.bcd2.corrected.c1 ;
  (* hdlname = "calc fuel_c adder bcd2 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.fuel_c.adder.bcd2.corrected.ci ;
  (* hdlname = "calc fuel_c adder bcd2 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd2.corrected.fa0.b ;
  (* hdlname = "calc fuel_c adder bcd2 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.fuel_c.adder.bcd2.corrected.fa0.ci ;
  (* hdlname = "calc fuel_c adder bcd2 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.fuel_c.adder.bcd2.corrected.fa0.co ;
  (* hdlname = "calc fuel_c adder bcd2 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.fuel_c.adder.bcd2.corrected.fa1.ci ;
  (* hdlname = "calc fuel_c adder bcd2 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd2.corrected.fa3.b ;
  (* hdlname = "calc fuel_c adder bcd3 adder1 b" *)
  (* src = "top.sv:202.24-202.25" *)
  wire [3:0] \calc.fuel_c.adder.bcd3.adder1.b ;
  (* hdlname = "calc fuel_c adder bcd3 adder1 fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd3.adder1.fa0.b ;
  (* hdlname = "calc fuel_c adder bcd3 adder1 fa1 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd3.adder1.fa1.b ;
  (* hdlname = "calc fuel_c adder bcd3 adder1 fa2 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd3.adder1.fa2.b ;
  (* hdlname = "calc fuel_c adder bcd3 adder1 fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd3.adder1.fa3.b ;
  (* hdlname = "calc fuel_c adder bcd3 b" *)
  (* src = "top.sv:217.21-217.22" *)
  wire [3:0] \calc.fuel_c.adder.bcd3.b ;
  (* hdlname = "calc fuel_c adder bcd3 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.fuel_c.adder.bcd3.corrected.b ;
  (* hdlname = "calc fuel_c adder bcd3 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.fuel_c.adder.bcd3.corrected.c1 ;
  (* hdlname = "calc fuel_c adder bcd3 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.fuel_c.adder.bcd3.corrected.ci ;
  (* hdlname = "calc fuel_c adder bcd3 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd3.corrected.fa0.b ;
  (* hdlname = "calc fuel_c adder bcd3 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.fuel_c.adder.bcd3.corrected.fa0.ci ;
  (* hdlname = "calc fuel_c adder bcd3 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.fuel_c.adder.bcd3.corrected.fa0.co ;
  (* hdlname = "calc fuel_c adder bcd3 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.fuel_c.adder.bcd3.corrected.fa1.ci ;
  (* hdlname = "calc fuel_c adder bcd3 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.fuel_c.adder.bcd3.corrected.fa3.b ;
  (* hdlname = "calc fuel_c adder ci" *)
  (* src = "top.sv:239.15-239.17" *)
  wire \calc.fuel_c.adder.ci ;
  (* hdlname = "calc fuel_c b" *)
  (* src = "top.sv:272.19-272.20" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \calc.fuel_c.b ;
  (* hdlname = "calc fuel_c b_comp" *)
  (* src = "top.sv:276.16-276.22" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \calc.fuel_c.b_comp ;
  (* hdlname = "calc fuel_c b_final" *)
  (* src = "top.sv:277.16-277.23" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \calc.fuel_c.b_final ;
  (* hdlname = "calc fuel_c comp0 in" *)
  (* src = "top.sv:251.21-251.23" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \calc.fuel_c.comp0.in ;
  (* hdlname = "calc fuel_c comp0 out" *)
  (* src = "top.sv:252.22-252.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \calc.fuel_c.comp0.out ;
  (* hdlname = "calc fuel_c comp1 in" *)
  (* src = "top.sv:251.21-251.23" *)
  wire [3:0] \calc.fuel_c.comp1.in ;
  (* hdlname = "calc fuel_c comp1 out" *)
  (* src = "top.sv:252.22-252.25" *)
  wire [3:0] \calc.fuel_c.comp1.out ;
  (* hdlname = "calc fuel_c comp2 in" *)
  (* src = "top.sv:251.21-251.23" *)
  wire [3:0] \calc.fuel_c.comp2.in ;
  (* hdlname = "calc fuel_c comp2 out" *)
  (* src = "top.sv:252.22-252.25" *)
  wire [3:0] \calc.fuel_c.comp2.out ;
  (* hdlname = "calc fuel_c comp3 in" *)
  (* src = "top.sv:251.21-251.23" *)
  wire [3:0] \calc.fuel_c.comp3.in ;
  (* hdlname = "calc fuel_c comp3 out" *)
  (* src = "top.sv:252.22-252.25" *)
  wire [3:0] \calc.fuel_c.comp3.out ;
  (* hdlname = "calc fuel_c op" *)
  (* src = "top.sv:273.9-273.11" *)
  wire \calc.fuel_c.op ;
  (* hdlname = "calc fuel_n" *)
  (* src = "top.sv:147.37-147.43" *)
  wire [15:0] \calc.fuel_n ;
  (* hdlname = "calc thrust" *)
  (* src = "top.sv:146.38-146.44" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \calc.thrust ;
  (* hdlname = "calc vel_c_a adder b" *)
  (* src = "top.sv:238.25-238.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \calc.vel_c_a.adder.b ;
  (* hdlname = "calc vel_c_a adder bcd0 adder1 b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \calc.vel_c_a.adder.bcd0.adder1.b ;
  (* hdlname = "calc vel_c_a adder bcd0 adder1 ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.vel_c_a.adder.bcd0.adder1.ci ;
  (* hdlname = "calc vel_c_a adder bcd0 adder1 fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  (* unused_bits = "0" *)
  wire \calc.vel_c_a.adder.bcd0.adder1.fa0.b ;
  (* hdlname = "calc vel_c_a adder bcd0 adder1 fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_a.adder.bcd0.adder1.fa0.ci ;
  (* hdlname = "calc vel_c_a adder bcd0 adder1 fa1 b" *)
  (* src = "top.sv:194.18-194.19" *)
  (* unused_bits = "0" *)
  wire \calc.vel_c_a.adder.bcd0.adder1.fa1.b ;
  (* hdlname = "calc vel_c_a adder bcd0 adder1 fa2 b" *)
  (* src = "top.sv:194.18-194.19" *)
  (* unused_bits = "0" *)
  wire \calc.vel_c_a.adder.bcd0.adder1.fa2.b ;
  (* hdlname = "calc vel_c_a adder bcd0 adder1 fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  (* unused_bits = "0" *)
  wire \calc.vel_c_a.adder.bcd0.adder1.fa3.b ;
  (* hdlname = "calc vel_c_a adder bcd0 b" *)
  (* src = "top.sv:217.21-217.22" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \calc.vel_c_a.adder.bcd0.b ;
  (* hdlname = "calc vel_c_a adder bcd0 ci" *)
  (* src = "top.sv:218.15-218.17" *)
  wire \calc.vel_c_a.adder.bcd0.ci ;
  (* hdlname = "calc vel_c_a adder bcd0 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.vel_c_a.adder.bcd0.corrected.b ;
  (* hdlname = "calc vel_c_a adder bcd0 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.vel_c_a.adder.bcd0.corrected.c1 ;
  (* hdlname = "calc vel_c_a adder bcd0 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.vel_c_a.adder.bcd0.corrected.ci ;
  (* hdlname = "calc vel_c_a adder bcd0 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd0.corrected.fa0.b ;
  (* hdlname = "calc vel_c_a adder bcd0 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_a.adder.bcd0.corrected.fa0.ci ;
  (* hdlname = "calc vel_c_a adder bcd0 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.vel_c_a.adder.bcd0.corrected.fa0.co ;
  (* hdlname = "calc vel_c_a adder bcd0 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_a.adder.bcd0.corrected.fa1.ci ;
  (* hdlname = "calc vel_c_a adder bcd0 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd0.corrected.fa3.b ;
  (* hdlname = "calc vel_c_a adder bcd1 adder1 b" *)
  (* src = "top.sv:202.24-202.25" *)
  wire [3:0] \calc.vel_c_a.adder.bcd1.adder1.b ;
  (* hdlname = "calc vel_c_a adder bcd1 adder1 fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd1.adder1.fa0.b ;
  (* hdlname = "calc vel_c_a adder bcd1 adder1 fa1 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd1.adder1.fa1.b ;
  (* hdlname = "calc vel_c_a adder bcd1 adder1 fa2 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd1.adder1.fa2.b ;
  (* hdlname = "calc vel_c_a adder bcd1 adder1 fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd1.adder1.fa3.b ;
  (* hdlname = "calc vel_c_a adder bcd1 b" *)
  (* src = "top.sv:217.21-217.22" *)
  wire [3:0] \calc.vel_c_a.adder.bcd1.b ;
  (* hdlname = "calc vel_c_a adder bcd1 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.vel_c_a.adder.bcd1.corrected.b ;
  (* hdlname = "calc vel_c_a adder bcd1 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.vel_c_a.adder.bcd1.corrected.c1 ;
  (* hdlname = "calc vel_c_a adder bcd1 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.vel_c_a.adder.bcd1.corrected.ci ;
  (* hdlname = "calc vel_c_a adder bcd1 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd1.corrected.fa0.b ;
  (* hdlname = "calc vel_c_a adder bcd1 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_a.adder.bcd1.corrected.fa0.ci ;
  (* hdlname = "calc vel_c_a adder bcd1 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.vel_c_a.adder.bcd1.corrected.fa0.co ;
  (* hdlname = "calc vel_c_a adder bcd1 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_a.adder.bcd1.corrected.fa1.ci ;
  (* hdlname = "calc vel_c_a adder bcd1 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd1.corrected.fa3.b ;
  (* hdlname = "calc vel_c_a adder bcd2 adder1 b" *)
  (* src = "top.sv:202.24-202.25" *)
  wire [3:0] \calc.vel_c_a.adder.bcd2.adder1.b ;
  (* hdlname = "calc vel_c_a adder bcd2 adder1 fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd2.adder1.fa0.b ;
  (* hdlname = "calc vel_c_a adder bcd2 adder1 fa1 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd2.adder1.fa1.b ;
  (* hdlname = "calc vel_c_a adder bcd2 adder1 fa2 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd2.adder1.fa2.b ;
  (* hdlname = "calc vel_c_a adder bcd2 adder1 fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd2.adder1.fa3.b ;
  (* hdlname = "calc vel_c_a adder bcd2 b" *)
  (* src = "top.sv:217.21-217.22" *)
  wire [3:0] \calc.vel_c_a.adder.bcd2.b ;
  (* hdlname = "calc vel_c_a adder bcd2 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.vel_c_a.adder.bcd2.corrected.b ;
  (* hdlname = "calc vel_c_a adder bcd2 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.vel_c_a.adder.bcd2.corrected.c1 ;
  (* hdlname = "calc vel_c_a adder bcd2 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.vel_c_a.adder.bcd2.corrected.ci ;
  (* hdlname = "calc vel_c_a adder bcd2 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd2.corrected.fa0.b ;
  (* hdlname = "calc vel_c_a adder bcd2 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_a.adder.bcd2.corrected.fa0.ci ;
  (* hdlname = "calc vel_c_a adder bcd2 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.vel_c_a.adder.bcd2.corrected.fa0.co ;
  (* hdlname = "calc vel_c_a adder bcd2 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_a.adder.bcd2.corrected.fa1.ci ;
  (* hdlname = "calc vel_c_a adder bcd2 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd2.corrected.fa3.b ;
  (* hdlname = "calc vel_c_a adder bcd3 adder1 b" *)
  (* src = "top.sv:202.24-202.25" *)
  wire [3:0] \calc.vel_c_a.adder.bcd3.adder1.b ;
  (* hdlname = "calc vel_c_a adder bcd3 adder1 fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd3.adder1.fa0.b ;
  (* hdlname = "calc vel_c_a adder bcd3 adder1 fa1 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd3.adder1.fa1.b ;
  (* hdlname = "calc vel_c_a adder bcd3 adder1 fa2 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd3.adder1.fa2.b ;
  (* hdlname = "calc vel_c_a adder bcd3 adder1 fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd3.adder1.fa3.b ;
  (* hdlname = "calc vel_c_a adder bcd3 b" *)
  (* src = "top.sv:217.21-217.22" *)
  wire [3:0] \calc.vel_c_a.adder.bcd3.b ;
  (* hdlname = "calc vel_c_a adder bcd3 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.vel_c_a.adder.bcd3.corrected.b ;
  (* hdlname = "calc vel_c_a adder bcd3 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.vel_c_a.adder.bcd3.corrected.c1 ;
  (* hdlname = "calc vel_c_a adder bcd3 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.vel_c_a.adder.bcd3.corrected.ci ;
  (* hdlname = "calc vel_c_a adder bcd3 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd3.corrected.fa0.b ;
  (* hdlname = "calc vel_c_a adder bcd3 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_a.adder.bcd3.corrected.fa0.ci ;
  (* hdlname = "calc vel_c_a adder bcd3 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.vel_c_a.adder.bcd3.corrected.fa0.co ;
  (* hdlname = "calc vel_c_a adder bcd3 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_a.adder.bcd3.corrected.fa1.ci ;
  (* hdlname = "calc vel_c_a adder bcd3 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_a.adder.bcd3.corrected.fa3.b ;
  (* hdlname = "calc vel_c_a adder ci" *)
  (* src = "top.sv:239.15-239.17" *)
  wire \calc.vel_c_a.adder.ci ;
  (* hdlname = "calc vel_c_a b" *)
  (* src = "top.sv:272.19-272.20" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \calc.vel_c_a.b ;
  (* hdlname = "calc vel_c_a b_final" *)
  (* src = "top.sv:277.16-277.23" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \calc.vel_c_a.b_final ;
  (* hdlname = "calc vel_c_a comp0 in" *)
  (* src = "top.sv:251.21-251.23" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \calc.vel_c_a.comp0.in ;
  (* hdlname = "calc vel_c_a comp1 in" *)
  (* src = "top.sv:251.21-251.23" *)
  wire [3:0] \calc.vel_c_a.comp1.in ;
  (* hdlname = "calc vel_c_a comp2 in" *)
  (* src = "top.sv:251.21-251.23" *)
  wire [3:0] \calc.vel_c_a.comp2.in ;
  (* hdlname = "calc vel_c_a comp3 in" *)
  (* src = "top.sv:251.21-251.23" *)
  wire [3:0] \calc.vel_c_a.comp3.in ;
  (* hdlname = "calc vel_c_a op" *)
  (* src = "top.sv:273.9-273.11" *)
  wire \calc.vel_c_a.op ;
  (* hdlname = "calc vel_c_step adder b" *)
  (* src = "top.sv:238.25-238.26" *)
  wire [15:0] \calc.vel_c_step.adder.b ;
  (* hdlname = "calc vel_c_step adder bcd0 adder1 b" *)
  (* src = "top.sv:202.24-202.25" *)
  wire [3:0] \calc.vel_c_step.adder.bcd0.adder1.b ;
  (* hdlname = "calc vel_c_step adder bcd0 adder1 ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.vel_c_step.adder.bcd0.adder1.ci ;
  (* hdlname = "calc vel_c_step adder bcd0 adder1 fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd0.adder1.fa0.b ;
  (* hdlname = "calc vel_c_step adder bcd0 adder1 fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_step.adder.bcd0.adder1.fa0.ci ;
  (* hdlname = "calc vel_c_step adder bcd0 adder1 fa1 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd0.adder1.fa1.b ;
  (* hdlname = "calc vel_c_step adder bcd0 adder1 fa2 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd0.adder1.fa2.b ;
  (* hdlname = "calc vel_c_step adder bcd0 adder1 fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd0.adder1.fa3.b ;
  (* hdlname = "calc vel_c_step adder bcd0 b" *)
  (* src = "top.sv:217.21-217.22" *)
  wire [3:0] \calc.vel_c_step.adder.bcd0.b ;
  (* hdlname = "calc vel_c_step adder bcd0 ci" *)
  (* src = "top.sv:218.15-218.17" *)
  wire \calc.vel_c_step.adder.bcd0.ci ;
  (* hdlname = "calc vel_c_step adder bcd0 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.vel_c_step.adder.bcd0.corrected.b ;
  (* hdlname = "calc vel_c_step adder bcd0 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.vel_c_step.adder.bcd0.corrected.c1 ;
  (* hdlname = "calc vel_c_step adder bcd0 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.vel_c_step.adder.bcd0.corrected.ci ;
  (* hdlname = "calc vel_c_step adder bcd0 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd0.corrected.fa0.b ;
  (* hdlname = "calc vel_c_step adder bcd0 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_step.adder.bcd0.corrected.fa0.ci ;
  (* hdlname = "calc vel_c_step adder bcd0 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.vel_c_step.adder.bcd0.corrected.fa0.co ;
  (* hdlname = "calc vel_c_step adder bcd0 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_step.adder.bcd0.corrected.fa1.ci ;
  (* hdlname = "calc vel_c_step adder bcd0 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd0.corrected.fa3.b ;
  (* hdlname = "calc vel_c_step adder bcd1 adder1 b" *)
  (* src = "top.sv:202.24-202.25" *)
  wire [3:0] \calc.vel_c_step.adder.bcd1.adder1.b ;
  (* hdlname = "calc vel_c_step adder bcd1 adder1 fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd1.adder1.fa0.b ;
  (* hdlname = "calc vel_c_step adder bcd1 adder1 fa1 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd1.adder1.fa1.b ;
  (* hdlname = "calc vel_c_step adder bcd1 adder1 fa2 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd1.adder1.fa2.b ;
  (* hdlname = "calc vel_c_step adder bcd1 adder1 fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd1.adder1.fa3.b ;
  (* hdlname = "calc vel_c_step adder bcd1 b" *)
  (* src = "top.sv:217.21-217.22" *)
  wire [3:0] \calc.vel_c_step.adder.bcd1.b ;
  (* hdlname = "calc vel_c_step adder bcd1 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.vel_c_step.adder.bcd1.corrected.b ;
  (* hdlname = "calc vel_c_step adder bcd1 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.vel_c_step.adder.bcd1.corrected.c1 ;
  (* hdlname = "calc vel_c_step adder bcd1 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.vel_c_step.adder.bcd1.corrected.ci ;
  (* hdlname = "calc vel_c_step adder bcd1 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd1.corrected.fa0.b ;
  (* hdlname = "calc vel_c_step adder bcd1 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_step.adder.bcd1.corrected.fa0.ci ;
  (* hdlname = "calc vel_c_step adder bcd1 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.vel_c_step.adder.bcd1.corrected.fa0.co ;
  (* hdlname = "calc vel_c_step adder bcd1 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_step.adder.bcd1.corrected.fa1.ci ;
  (* hdlname = "calc vel_c_step adder bcd1 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd1.corrected.fa3.b ;
  (* hdlname = "calc vel_c_step adder bcd2 adder1 b" *)
  (* src = "top.sv:202.24-202.25" *)
  wire [3:0] \calc.vel_c_step.adder.bcd2.adder1.b ;
  (* hdlname = "calc vel_c_step adder bcd2 adder1 fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd2.adder1.fa0.b ;
  (* hdlname = "calc vel_c_step adder bcd2 adder1 fa1 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd2.adder1.fa1.b ;
  (* hdlname = "calc vel_c_step adder bcd2 adder1 fa2 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd2.adder1.fa2.b ;
  (* hdlname = "calc vel_c_step adder bcd2 adder1 fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd2.adder1.fa3.b ;
  (* hdlname = "calc vel_c_step adder bcd2 b" *)
  (* src = "top.sv:217.21-217.22" *)
  wire [3:0] \calc.vel_c_step.adder.bcd2.b ;
  (* hdlname = "calc vel_c_step adder bcd2 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.vel_c_step.adder.bcd2.corrected.b ;
  (* hdlname = "calc vel_c_step adder bcd2 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.vel_c_step.adder.bcd2.corrected.c1 ;
  (* hdlname = "calc vel_c_step adder bcd2 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.vel_c_step.adder.bcd2.corrected.ci ;
  (* hdlname = "calc vel_c_step adder bcd2 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd2.corrected.fa0.b ;
  (* hdlname = "calc vel_c_step adder bcd2 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_step.adder.bcd2.corrected.fa0.ci ;
  (* hdlname = "calc vel_c_step adder bcd2 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.vel_c_step.adder.bcd2.corrected.fa0.co ;
  (* hdlname = "calc vel_c_step adder bcd2 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_step.adder.bcd2.corrected.fa1.ci ;
  (* hdlname = "calc vel_c_step adder bcd2 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd2.corrected.fa3.b ;
  (* hdlname = "calc vel_c_step adder bcd3 adder1 b" *)
  (* src = "top.sv:202.24-202.25" *)
  wire [3:0] \calc.vel_c_step.adder.bcd3.adder1.b ;
  (* hdlname = "calc vel_c_step adder bcd3 adder1 fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd3.adder1.fa0.b ;
  (* hdlname = "calc vel_c_step adder bcd3 adder1 fa1 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd3.adder1.fa1.b ;
  (* hdlname = "calc vel_c_step adder bcd3 adder1 fa2 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd3.adder1.fa2.b ;
  (* hdlname = "calc vel_c_step adder bcd3 adder1 fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd3.adder1.fa3.b ;
  (* hdlname = "calc vel_c_step adder bcd3 b" *)
  (* src = "top.sv:217.21-217.22" *)
  wire [3:0] \calc.vel_c_step.adder.bcd3.b ;
  (* hdlname = "calc vel_c_step adder bcd3 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \calc.vel_c_step.adder.bcd3.corrected.b ;
  (* hdlname = "calc vel_c_step adder bcd3 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \calc.vel_c_step.adder.bcd3.corrected.c1 ;
  (* hdlname = "calc vel_c_step adder bcd3 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \calc.vel_c_step.adder.bcd3.corrected.ci ;
  (* hdlname = "calc vel_c_step adder bcd3 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd3.corrected.fa0.b ;
  (* hdlname = "calc vel_c_step adder bcd3 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_step.adder.bcd3.corrected.fa0.ci ;
  (* hdlname = "calc vel_c_step adder bcd3 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \calc.vel_c_step.adder.bcd3.corrected.fa0.co ;
  (* hdlname = "calc vel_c_step adder bcd3 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \calc.vel_c_step.adder.bcd3.corrected.fa1.ci ;
  (* hdlname = "calc vel_c_step adder bcd3 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \calc.vel_c_step.adder.bcd3.corrected.fa3.b ;
  (* hdlname = "calc vel_c_step adder ci" *)
  (* src = "top.sv:239.15-239.17" *)
  wire \calc.vel_c_step.adder.ci ;
  (* hdlname = "calc vel_c_step b" *)
  (* src = "top.sv:272.19-272.20" *)
  wire [15:0] \calc.vel_c_step.b ;
  (* hdlname = "calc vel_c_step b_comp" *)
  (* src = "top.sv:276.16-276.22" *)
  wire [15:0] \calc.vel_c_step.b_comp ;
  (* hdlname = "calc vel_c_step b_final" *)
  (* src = "top.sv:277.16-277.23" *)
  wire [15:0] \calc.vel_c_step.b_final ;
  (* hdlname = "calc vel_c_step comp0 in" *)
  (* src = "top.sv:251.21-251.23" *)
  wire [3:0] \calc.vel_c_step.comp0.in ;
  (* hdlname = "calc vel_c_step comp0 out" *)
  (* src = "top.sv:252.22-252.25" *)
  wire [3:0] \calc.vel_c_step.comp0.out ;
  (* hdlname = "calc vel_c_step comp1 in" *)
  (* src = "top.sv:251.21-251.23" *)
  wire [3:0] \calc.vel_c_step.comp1.in ;
  (* hdlname = "calc vel_c_step comp1 out" *)
  (* src = "top.sv:252.22-252.25" *)
  wire [3:0] \calc.vel_c_step.comp1.out ;
  (* hdlname = "calc vel_c_step comp2 in" *)
  (* src = "top.sv:251.21-251.23" *)
  wire [3:0] \calc.vel_c_step.comp2.in ;
  (* hdlname = "calc vel_c_step comp2 out" *)
  (* src = "top.sv:252.22-252.25" *)
  wire [3:0] \calc.vel_c_step.comp2.out ;
  (* hdlname = "calc vel_c_step comp3 in" *)
  (* src = "top.sv:251.21-251.23" *)
  wire [3:0] \calc.vel_c_step.comp3.in ;
  (* hdlname = "calc vel_c_step comp3 out" *)
  (* src = "top.sv:252.22-252.25" *)
  wire [3:0] \calc.vel_c_step.comp3.out ;
  (* hdlname = "calc vel_c_step op" *)
  (* src = "top.sv:273.9-273.11" *)
  wire \calc.vel_c_step.op ;
  (* hdlname = "calc vel_n" *)
  (* src = "top.sv:147.30-147.35" *)
  wire [15:0] \calc.vel_n ;
  (* hdlname = "clk clk" *)
  (* src = "top.sv:317.15-317.18" *)
  wire \clk.clk ;
  (* hdlname = "clk counter_n" *)
  (* src = "top.sv:321.24-321.33" *)
  wire [7:0] \clk.counter_n ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \clk.counter_n_SB_LUT4_O_1_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \clk.counter_n_SB_LUT4_O_3_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \clk.counter_n_SB_LUT4_O_4_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \clk.counter_n_SB_LUT4_O_5_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \clk.counter_n_SB_LUT4_O_6_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire \clk.counter_n_SB_LUT4_O_7_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \clk.counter_n_SB_LUT4_O_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \clk.counter_n_SB_LUT4_O_I3 ;
  (* hdlname = "clk hzX" *)
  (* src = "top.sv:319.16-319.19" *)
  wire \clk.hzX ;
  wire \clk.hzX_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \clk.hzX_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \clk.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 ;
  (* hdlname = "clk lim" *)
  (* src = "top.sv:318.21-318.24" *)
  wire [7:0] \clk.lim ;
  (* hdlname = "clk rst" *)
  (* src = "top.sv:317.20-317.23" *)
  wire \clk.rst ;
  (* hdlname = "cont add adder bcd0 adder1 ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \cont.add.adder.bcd0.adder1.ci ;
  (* hdlname = "cont add adder bcd0 adder1 fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \cont.add.adder.bcd0.adder1.fa0.ci ;
  (* hdlname = "cont add adder bcd0 ci" *)
  (* src = "top.sv:218.15-218.17" *)
  wire \cont.add.adder.bcd0.ci ;
  (* hdlname = "cont add adder bcd0 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.add.adder.bcd0.corrected.b ;
  (* hdlname = "cont add adder bcd0 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \cont.add.adder.bcd0.corrected.c1 ;
  (* hdlname = "cont add adder bcd0 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \cont.add.adder.bcd0.corrected.ci ;
  (* hdlname = "cont add adder bcd0 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \cont.add.adder.bcd0.corrected.fa0.b ;
  (* hdlname = "cont add adder bcd0 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \cont.add.adder.bcd0.corrected.fa0.ci ;
  (* hdlname = "cont add adder bcd0 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \cont.add.adder.bcd0.corrected.fa0.co ;
  (* hdlname = "cont add adder bcd0 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \cont.add.adder.bcd0.corrected.fa1.ci ;
  (* hdlname = "cont add adder bcd0 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \cont.add.adder.bcd0.corrected.fa3.b ;
  (* hdlname = "cont add adder bcd1 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.add.adder.bcd1.corrected.b ;
  (* hdlname = "cont add adder bcd1 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \cont.add.adder.bcd1.corrected.c1 ;
  (* hdlname = "cont add adder bcd1 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \cont.add.adder.bcd1.corrected.ci ;
  (* hdlname = "cont add adder bcd1 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \cont.add.adder.bcd1.corrected.fa0.b ;
  (* hdlname = "cont add adder bcd1 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \cont.add.adder.bcd1.corrected.fa0.ci ;
  (* hdlname = "cont add adder bcd1 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \cont.add.adder.bcd1.corrected.fa0.co ;
  (* hdlname = "cont add adder bcd1 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \cont.add.adder.bcd1.corrected.fa1.ci ;
  (* hdlname = "cont add adder bcd1 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \cont.add.adder.bcd1.corrected.fa3.b ;
  (* hdlname = "cont add adder bcd2 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.add.adder.bcd2.corrected.b ;
  (* hdlname = "cont add adder bcd2 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \cont.add.adder.bcd2.corrected.c1 ;
  (* hdlname = "cont add adder bcd2 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \cont.add.adder.bcd2.corrected.ci ;
  (* hdlname = "cont add adder bcd2 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \cont.add.adder.bcd2.corrected.fa0.b ;
  (* hdlname = "cont add adder bcd2 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \cont.add.adder.bcd2.corrected.fa0.ci ;
  (* hdlname = "cont add adder bcd2 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \cont.add.adder.bcd2.corrected.fa0.co ;
  (* hdlname = "cont add adder bcd2 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \cont.add.adder.bcd2.corrected.fa1.ci ;
  (* hdlname = "cont add adder bcd2 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \cont.add.adder.bcd2.corrected.fa3.b ;
  (* hdlname = "cont add adder bcd3 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cont.add.adder.bcd3.corrected.b ;
  (* hdlname = "cont add adder bcd3 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \cont.add.adder.bcd3.corrected.c1 ;
  (* hdlname = "cont add adder bcd3 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \cont.add.adder.bcd3.corrected.ci ;
  (* hdlname = "cont add adder bcd3 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \cont.add.adder.bcd3.corrected.fa0.b ;
  (* hdlname = "cont add adder bcd3 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \cont.add.adder.bcd3.corrected.fa0.ci ;
  (* hdlname = "cont add adder bcd3 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \cont.add.adder.bcd3.corrected.fa0.co ;
  (* hdlname = "cont add adder bcd3 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \cont.add.adder.bcd3.corrected.fa1.ci ;
  (* hdlname = "cont add adder bcd3 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \cont.add.adder.bcd3.corrected.fa3.b ;
  (* hdlname = "cont add adder ci" *)
  (* src = "top.sv:239.15-239.17" *)
  wire \cont.add.adder.ci ;
  (* hdlname = "cont add op" *)
  (* src = "top.sv:273.9-273.11" *)
  wire \cont.add.op ;
  (* hdlname = "cont clk" *)
  (* src = "top.sv:160.15-160.18" *)
  wire \cont.clk ;
  (* hdlname = "cont crash" *)
  (* src = "top.sv:162.22-162.27" *)
  wire \cont.crash ;
  (* hdlname = "cont land" *)
  (* src = "top.sv:162.16-162.20" *)
  wire \cont.land ;
  (* hdlname = "cont n_crash" *)
  (* src = "top.sv:166.9-166.16" *)
  wire \cont.n_crash ;
  (* hdlname = "cont n_land" *)
  (* src = "top.sv:166.18-166.24" *)
  wire \cont.n_land ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \cont.n_land_SB_LUT4_O_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cont.n_land_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* hdlname = "cont n_wen" *)
  (* src = "top.sv:166.26-166.31" *)
  wire \cont.n_wen ;
  (* hdlname = "cont rst" *)
  (* src = "top.sv:160.20-160.23" *)
  wire \cont.rst ;
  (* hdlname = "cont wen" *)
  (* src = "top.sv:162.29-162.32" *)
  wire \cont.wen ;
  (* src = "top.sv:37.37-37.42" *)
  wire crash;
  (* src = "top.sv:39.15-39.24" *)
  wire [3:0] disp_ctrl;
  (* hdlname = "display clk" *)
  (* src = "top.sv:66.15-66.18" *)
  wire \display.clk ;
  (* hdlname = "display crash" *)
  (* src = "top.sv:66.31-66.36" *)
  wire \display.crash ;
  (* hdlname = "display disp_ctrl" *)
  (* src = "top.sv:67.21-67.30" *)
  wire [3:0] \display.disp_ctrl ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \display.disp_ctrl_SB_DFFER_D_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \display.disp_ctrl_SB_LUT4_O_3_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \display.disp_ctrl_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \display.disp_ctrl_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* hdlname = "display green" *)
  (* src = "top.sv:70.21-70.26" *)
  wire \display.green ;
  (* hdlname = "display info" *)
  (* src = "top.sv:73.16-73.20" *)
  wire [55:0] \display.info ;
  (* hdlname = "display land" *)
  (* src = "top.sv:66.25-66.29" *)
  wire \display.land ;
  (* hdlname = "display negnum a" *)
  (* src = "top.sv:272.16-272.17" *)
  wire [15:0] \display.negnum.a ;
  (* hdlname = "display negnum adder a" *)
  (* src = "top.sv:238.22-238.23" *)
  wire [15:0] \display.negnum.adder.a ;
  (* hdlname = "display negnum adder bcd0 a" *)
  (* src = "top.sv:216.21-216.22" *)
  wire [3:0] \display.negnum.adder.bcd0.a ;
  (* hdlname = "display negnum adder bcd0 adder1 a" *)
  (* src = "top.sv:202.21-202.22" *)
  wire [3:0] \display.negnum.adder.bcd0.adder1.a ;
  (* hdlname = "display negnum adder bcd0 adder1 ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \display.negnum.adder.bcd0.adder1.ci ;
  (* hdlname = "display negnum adder bcd0 adder1 fa0 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd0.adder1.fa0.a ;
  (* hdlname = "display negnum adder bcd0 adder1 fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \display.negnum.adder.bcd0.adder1.fa0.ci ;
  (* hdlname = "display negnum adder bcd0 adder1 fa1 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd0.adder1.fa1.a ;
  (* hdlname = "display negnum adder bcd0 adder1 fa2 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd0.adder1.fa2.a ;
  (* hdlname = "display negnum adder bcd0 adder1 fa3 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd0.adder1.fa3.a ;
  (* hdlname = "display negnum adder bcd0 ci" *)
  (* src = "top.sv:218.15-218.17" *)
  wire \display.negnum.adder.bcd0.ci ;
  (* hdlname = "display negnum adder bcd0 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \display.negnum.adder.bcd0.corrected.b ;
  (* hdlname = "display negnum adder bcd0 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \display.negnum.adder.bcd0.corrected.c1 ;
  (* hdlname = "display negnum adder bcd0 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \display.negnum.adder.bcd0.corrected.ci ;
  (* hdlname = "display negnum adder bcd0 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \display.negnum.adder.bcd0.corrected.fa0.b ;
  (* hdlname = "display negnum adder bcd0 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \display.negnum.adder.bcd0.corrected.fa0.ci ;
  (* hdlname = "display negnum adder bcd0 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \display.negnum.adder.bcd0.corrected.fa0.co ;
  (* hdlname = "display negnum adder bcd0 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \display.negnum.adder.bcd0.corrected.fa1.ci ;
  (* hdlname = "display negnum adder bcd0 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \display.negnum.adder.bcd0.corrected.fa3.b ;
  (* hdlname = "display negnum adder bcd1 a" *)
  (* src = "top.sv:216.21-216.22" *)
  wire [3:0] \display.negnum.adder.bcd1.a ;
  (* hdlname = "display negnum adder bcd1 adder1 a" *)
  (* src = "top.sv:202.21-202.22" *)
  wire [3:0] \display.negnum.adder.bcd1.adder1.a ;
  (* hdlname = "display negnum adder bcd1 adder1 fa0 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd1.adder1.fa0.a ;
  (* hdlname = "display negnum adder bcd1 adder1 fa1 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd1.adder1.fa1.a ;
  (* hdlname = "display negnum adder bcd1 adder1 fa2 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd1.adder1.fa2.a ;
  (* hdlname = "display negnum adder bcd1 adder1 fa3 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd1.adder1.fa3.a ;
  (* hdlname = "display negnum adder bcd1 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \display.negnum.adder.bcd1.corrected.b ;
  (* hdlname = "display negnum adder bcd1 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \display.negnum.adder.bcd1.corrected.c1 ;
  (* hdlname = "display negnum adder bcd1 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \display.negnum.adder.bcd1.corrected.ci ;
  (* hdlname = "display negnum adder bcd1 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \display.negnum.adder.bcd1.corrected.fa0.b ;
  (* hdlname = "display negnum adder bcd1 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \display.negnum.adder.bcd1.corrected.fa0.ci ;
  (* hdlname = "display negnum adder bcd1 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \display.negnum.adder.bcd1.corrected.fa0.co ;
  (* hdlname = "display negnum adder bcd1 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \display.negnum.adder.bcd1.corrected.fa1.ci ;
  (* hdlname = "display negnum adder bcd1 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \display.negnum.adder.bcd1.corrected.fa3.b ;
  (* hdlname = "display negnum adder bcd2 a" *)
  (* src = "top.sv:216.21-216.22" *)
  wire [3:0] \display.negnum.adder.bcd2.a ;
  (* hdlname = "display negnum adder bcd2 adder1 a" *)
  (* src = "top.sv:202.21-202.22" *)
  wire [3:0] \display.negnum.adder.bcd2.adder1.a ;
  (* hdlname = "display negnum adder bcd2 adder1 fa0 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd2.adder1.fa0.a ;
  (* hdlname = "display negnum adder bcd2 adder1 fa1 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd2.adder1.fa1.a ;
  (* hdlname = "display negnum adder bcd2 adder1 fa2 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd2.adder1.fa2.a ;
  (* hdlname = "display negnum adder bcd2 adder1 fa3 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd2.adder1.fa3.a ;
  (* hdlname = "display negnum adder bcd2 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \display.negnum.adder.bcd2.corrected.b ;
  (* hdlname = "display negnum adder bcd2 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \display.negnum.adder.bcd2.corrected.c1 ;
  (* hdlname = "display negnum adder bcd2 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \display.negnum.adder.bcd2.corrected.ci ;
  (* hdlname = "display negnum adder bcd2 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \display.negnum.adder.bcd2.corrected.fa0.b ;
  (* hdlname = "display negnum adder bcd2 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \display.negnum.adder.bcd2.corrected.fa0.ci ;
  (* hdlname = "display negnum adder bcd2 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \display.negnum.adder.bcd2.corrected.fa0.co ;
  (* hdlname = "display negnum adder bcd2 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \display.negnum.adder.bcd2.corrected.fa1.ci ;
  (* hdlname = "display negnum adder bcd2 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \display.negnum.adder.bcd2.corrected.fa3.b ;
  (* hdlname = "display negnum adder bcd3 a" *)
  (* src = "top.sv:216.21-216.22" *)
  wire [3:0] \display.negnum.adder.bcd3.a ;
  (* hdlname = "display negnum adder bcd3 adder1 a" *)
  (* src = "top.sv:202.21-202.22" *)
  wire [3:0] \display.negnum.adder.bcd3.adder1.a ;
  (* hdlname = "display negnum adder bcd3 adder1 fa0 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd3.adder1.fa0.a ;
  (* hdlname = "display negnum adder bcd3 adder1 fa1 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd3.adder1.fa1.a ;
  (* hdlname = "display negnum adder bcd3 adder1 fa2 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd3.adder1.fa2.a ;
  (* hdlname = "display negnum adder bcd3 adder1 fa3 a" *)
  (* src = "top.sv:194.15-194.16" *)
  wire \display.negnum.adder.bcd3.adder1.fa3.a ;
  (* hdlname = "display negnum adder bcd3 corrected b" *)
  (* src = "top.sv:202.24-202.25" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \display.negnum.adder.bcd3.corrected.b ;
  (* hdlname = "display negnum adder bcd3 corrected c1" *)
  (* src = "top.sv:207.10-207.12" *)
  wire \display.negnum.adder.bcd3.corrected.c1 ;
  (* hdlname = "display negnum adder bcd3 corrected ci" *)
  (* src = "top.sv:203.15-203.17" *)
  wire \display.negnum.adder.bcd3.corrected.ci ;
  (* hdlname = "display negnum adder bcd3 corrected fa0 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \display.negnum.adder.bcd3.corrected.fa0.b ;
  (* hdlname = "display negnum adder bcd3 corrected fa0 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \display.negnum.adder.bcd3.corrected.fa0.ci ;
  (* hdlname = "display negnum adder bcd3 corrected fa0 co" *)
  (* src = "top.sv:195.19-195.21" *)
  wire \display.negnum.adder.bcd3.corrected.fa0.co ;
  (* hdlname = "display negnum adder bcd3 corrected fa1 ci" *)
  (* src = "top.sv:194.21-194.23" *)
  wire \display.negnum.adder.bcd3.corrected.fa1.ci ;
  (* hdlname = "display negnum adder bcd3 corrected fa3 b" *)
  (* src = "top.sv:194.18-194.19" *)
  wire \display.negnum.adder.bcd3.corrected.fa3.b ;
  (* hdlname = "display negnum adder ci" *)
  (* src = "top.sv:239.15-239.17" *)
  wire \display.negnum.adder.ci ;
  (* hdlname = "display negnum op" *)
  (* src = "top.sv:273.9-273.11" *)
  wire \display.negnum.op ;
  (* hdlname = "display num0 enable" *)
  (* src = "top.sv:350.12-350.18" *)
  wire \display.num0.enable ;
  (* hdlname = "display num0 out" *)
  (* src = "top.sv:351.22-351.25" *)
  wire [6:0] \display.num0.out ;
  (* hdlname = "display num1 out" *)
  (* src = "top.sv:351.22-351.25" *)
  wire [6:0] \display.num1.out ;
  (* hdlname = "display num2 out" *)
  (* src = "top.sv:351.22-351.25" *)
  wire [6:0] \display.num2.out ;
  (* hdlname = "display out" *)
  (* src = "top.sv:72.16-72.19" *)
  (* unused_bits = "24 25 26 27 28 29 30" *)
  wire [31:0] \display.out ;
  (* hdlname = "display red" *)
  (* src = "top.sv:70.16-70.19" *)
  wire \display.red ;
  (* hdlname = "display rst" *)
  (* src = "top.sv:66.20-66.23" *)
  wire \display.rst ;
  (* hdlname = "display ss0" *)
  (* src = "top.sv:69.52-69.55" *)
  wire [7:0] \display.ss0 ;
  (* hdlname = "display ss1" *)
  (* src = "top.sv:69.47-69.50" *)
  wire [7:0] \display.ss1 ;
  (* hdlname = "display ss2" *)
  (* src = "top.sv:69.42-69.45" *)
  wire [7:0] \display.ss2 ;
  (* hdlname = "display ss3" *)
  (* src = "top.sv:69.37-69.40" *)
  wire [7:0] \display.ss3 ;
  (* hdlname = "display ss5" *)
  (* src = "top.sv:69.32-69.35" *)
  wire [7:0] \display.ss5 ;
  (* hdlname = "display ss6" *)
  (* src = "top.sv:69.27-69.30" *)
  wire [7:0] \display.ss6 ;
  (* hdlname = "display ss7" *)
  (* src = "top.sv:69.22-69.25" *)
  wire [7:0] \display.ss7 ;
  (* hdlname = "display thrust" *)
  (* src = "top.sv:68.38-68.44" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \display.thrust ;
  (* src = "top.sv:37.27-37.29" *)
  wire en;
  (* src = "top.sv:40.54-40.60" *)
  wire [15:0] fuel_n;
  (* src = "top.sv:35.21-35.26" *)
  output green;
  wire green;
  (* src = "top.sv:31.15-31.20" *)
  input hz100;
  wire hz100;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] hz100_SB_DFFR_C_Q;
  (* src = "top.sv:32.22-32.24" *)
  input [19:0] in;
  wire [19:0] in;
  (* hdlname = "inp clk" *)
  (* src = "top.sv:288.15-288.18" *)
  wire \inp.clk ;
  (* hdlname = "inp keyclk" *)
  (* src = "top.sv:291.16-291.22" *)
  wire \inp.keyclk ;
  (* hdlname = "inp keyin" *)
  (* src = "top.sv:289.22-289.27" *)
  wire [19:0] \inp.keyin ;
  (* hdlname = "inp keyout" *)
  (* src = "top.sv:290.22-290.28" *)
  (* unused_bits = "4" *)
  wire [4:0] \inp.keyout ;
  (* hdlname = "inp press_state" *)
  (* src = "top.sv:301.15-301.26" *)
  wire [1:0] \inp.press_state ;
  wire \inp.press_state_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \inp.press_state_SB_DFFR_Q_D_SB_LUT4_O_I0 ;
  (* hdlname = "inp rst" *)
  (* src = "top.sv:288.20-288.23" *)
  wire \inp.rst ;
  (* src = "top.sv:37.17-37.25" *)
  wire keyclock;
  (* src = "top.sv:38.15-38.21" *)
  (* unused_bits = "4" *)
  wire [4:0] keyout;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] keyout_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] keyout_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] keyout_SB_LUT4_O_3_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] keyout_SB_LUT4_O_I2;
  (* src = "top.sv:37.31-37.35" *)
  wire land;
  (* hdlname = "mem alt_n" *)
  (* src = "top.sv:125.22-125.27" *)
  wire [15:0] \mem.alt_n ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_DFFER_D_5_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.alt_n_SB_LUT4_O_10_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_13_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_7_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 ;
  (* hdlname = "mem clk" *)
  (* src = "top.sv:124.15-124.18" *)
  wire \mem.clk ;
  (* hdlname = "mem fuel_n" *)
  (* src = "top.sv:125.36-125.42" *)
  wire [15:0] \mem.fuel_n ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_10_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_11_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_13_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_13_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_14_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_6_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_7_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_8_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_9_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O ;
  (* hdlname = "mem rst" *)
  (* src = "top.sv:124.20-124.23" *)
  wire \mem.rst ;
  (* hdlname = "mem thrust" *)
  (* src = "top.sv:126.39-126.45" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \mem.thrust ;
  (* hdlname = "mem thrust_n" *)
  (* src = "top.sv:125.44-125.52" *)
  wire [15:0] \mem.thrust_n ;
  (* hdlname = "mem vel_n" *)
  (* src = "top.sv:125.29-125.34" *)
  wire [15:0] \mem.vel_n ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_10_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_11_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_11_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_12_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_13_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_13_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_14_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_14_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_15_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_4_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_4_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_5_I0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_6_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_7_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_9_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* hdlname = "mem wen" *)
  (* src = "top.sv:124.25-124.28" *)
  wire \mem.wen ;
  (* src = "top.sv:35.16-35.19" *)
  output red;
  wire red;
  (* defaultvalue = 1'h1 *)
  (* src = "top.sv:172.3-183.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire red_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] red_SB_LUT4_I3_O;
  (* src = "top.sv:31.22-31.27" *)
  input reset;
  wire reset;
  (* src = "top.sv:34.37-34.40" *)
  output [7:0] ss0;
  wire [7:0] ss0;
  (* src = "top.sv:34.32-34.35" *)
  output [7:0] ss1;
  wire [7:0] ss1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_6_I3;
  (* src = "top.sv:34.27-34.30" *)
  output [7:0] ss2;
  wire [7:0] ss2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_6_I3;
  (* src = "top.sv:34.22-34.25" *)
  output [7:0] ss3;
  wire [7:0] ss3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_5_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_6_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_6_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_I0_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* src = "top.sv:33.32-33.35" *)
  output [7:0] ss5;
  wire [7:0] ss5;
  (* src = "top.sv:33.27-33.30" *)
  output [7:0] ss6;
  wire [7:0] ss6;
  (* src = "top.sv:33.22-33.25" *)
  output [7:0] ss7;
  wire [7:0] ss7;
  (* src = "top.sv:37.9-37.15" *)
  wire strobe;
  (* src = "top.sv:40.32-40.38" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] thrust;
  wire [3:0] thrust_n;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] thrust_n_SB_DFFER_D_Q;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] thrust_n_SB_DFFES_D_1_Q;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] thrust_n_SB_DFFES_D_Q;
  (* src = "top.sv:40.47-40.52" *)
  wire [15:0] vel_n;
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \clk.counter_n_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\clk.counter_n_SB_LUT4_O_I2 [1]),
    .I3(\clk.counter_n_SB_LUT4_O_I3 ),
    .O(\clk.counter_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \clk.counter_n_SB_LUT4_O_1  (
    .I0(\clk.hzX_SB_DFFER_Q_E [0]),
    .I1(1'h0),
    .I2(hz100_SB_DFFR_C_Q[3]),
    .I3(\clk.counter_n_SB_LUT4_O_1_I3 ),
    .O(\clk.counter_n [4])
  );
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \clk.counter_n_SB_LUT4_O_1_I3_SB_CARRY_CO  (
    .CI(\clk.counter_n_SB_LUT4_O_3_I3 ),
    .CO(\clk.counter_n_SB_LUT4_O_1_I3 ),
    .I0(1'h0),
    .I1(\clk.counter_n_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \clk.counter_n_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\clk.counter_n_SB_LUT4_O_I2 [3]),
    .I3(\clk.counter_n_SB_LUT4_O_7_I2 ),
    .O(\clk.counter_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \clk.counter_n_SB_LUT4_O_3  (
    .I0(\clk.hzX_SB_DFFER_Q_E [0]),
    .I1(1'h0),
    .I2(\clk.counter_n_SB_LUT4_O_I2 [0]),
    .I3(\clk.counter_n_SB_LUT4_O_3_I3 ),
    .O(\clk.counter_n [3])
  );
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \clk.counter_n_SB_LUT4_O_3_I3_SB_CARRY_CO  (
    .CI(\clk.counter_n_SB_LUT4_O_I3 ),
    .CO(\clk.counter_n_SB_LUT4_O_3_I3 ),
    .I0(1'h0),
    .I1(\clk.counter_n_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \clk.counter_n_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(hz100_SB_DFFR_C_Q[0]),
    .I3(\clk.counter_n_SB_LUT4_O_4_I3 ),
    .O(\clk.counter_n [7])
  );
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \clk.counter_n_SB_LUT4_O_4_I3_SB_CARRY_CO  (
    .CI(\clk.counter_n_SB_LUT4_O_6_I3 ),
    .CO(\clk.counter_n_SB_LUT4_O_4_I3 ),
    .I0(1'h0),
    .I1(hz100_SB_DFFR_C_Q[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \clk.counter_n_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(hz100_SB_DFFR_C_Q[2]),
    .I3(\clk.counter_n_SB_LUT4_O_5_I3 ),
    .O(\clk.counter_n [5])
  );
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \clk.counter_n_SB_LUT4_O_5_I3_SB_CARRY_CO  (
    .CI(\clk.counter_n_SB_LUT4_O_1_I3 ),
    .CO(\clk.counter_n_SB_LUT4_O_5_I3 ),
    .I0(1'h0),
    .I1(hz100_SB_DFFR_C_Q[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \clk.counter_n_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(hz100_SB_DFFR_C_Q[1]),
    .I3(\clk.counter_n_SB_LUT4_O_6_I3 ),
    .O(\clk.counter_n [6])
  );
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \clk.counter_n_SB_LUT4_O_6_I3_SB_CARRY_CO  (
    .CI(\clk.counter_n_SB_LUT4_O_5_I3 ),
    .CO(\clk.counter_n_SB_LUT4_O_6_I3 ),
    .I0(1'h0),
    .I1(hz100_SB_DFFR_C_Q[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \clk.counter_n_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\clk.counter_n_SB_LUT4_O_7_I2 ),
    .I3(\clk.hzX_SB_DFFER_Q_E [0]),
    .O(\clk.counter_n [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:323.3-332.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \clk.counter_n_SB_LUT4_O_7_I2_SB_DFFR_Q  (
    .C(hz100),
    .D(\clk.counter_n [0]),
    .Q(\clk.counter_n_SB_LUT4_O_7_I2 ),
    .R(reset)
  );
  (* src = "top.sv:341.21-341.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \clk.counter_n_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\clk.counter_n_SB_LUT4_O_7_I2 ),
    .CO(\clk.counter_n_SB_LUT4_O_I3 ),
    .I0(1'h0),
    .I1(\clk.counter_n_SB_LUT4_O_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:323.3-332.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \clk.hzX_SB_DFFER_Q  (
    .C(hz100),
    .D(\clk.hzX_SB_DFFER_Q_D ),
    .E(\clk.hzX_SB_DFFER_Q_E [0]),
    .Q(\clk.hzX ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \clk.hzX_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\clk.hzX ),
    .O(\clk.hzX_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \clk.hzX_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\clk.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 [0]),
    .I3(\clk.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 [1]),
    .O(\clk.hzX_SB_DFFER_Q_E [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) \clk.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\clk.counter_n_SB_LUT4_O_I2 [0]),
    .I1(\clk.counter_n_SB_LUT4_O_I2 [1]),
    .I2(\clk.counter_n_SB_LUT4_O_7_I2 ),
    .I3(\clk.counter_n_SB_LUT4_O_I2 [3]),
    .O(\clk.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \clk.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(hz100_SB_DFFR_C_Q[0]),
    .I1(hz100_SB_DFFR_C_Q[1]),
    .I2(hz100_SB_DFFR_C_Q[2]),
    .I3(hz100_SB_DFFR_C_Q[3]),
    .O(\clk.hzX_SB_DFFER_Q_E_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \cont.n_crash_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cont.n_land_SB_LUT4_O_I2 [1]),
    .I3(\cont.n_land_SB_LUT4_O_I3 ),
    .O(\cont.n_crash )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0f)
  ) \cont.n_land_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cont.n_land_SB_LUT4_O_I2 [1]),
    .I3(\cont.n_land_SB_LUT4_O_I3 ),
    .O(\cont.n_land )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \cont.n_land_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(1'h0),
    .E(\cont.wen ),
    .Q(\cont.n_land_SB_LUT4_O_I2 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \cont.n_land_SB_LUT4_O_I2_SB_DFFER_Q_1  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [15]),
    .E(\cont.wen ),
    .Q(\cont.n_land_SB_LUT4_O_I2 [1]),
    .R(reset)
  );
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .CO(\cont.n_land_SB_LUT4_O_I3 ),
    .I0(\cont.n_land_SB_LUT4_O_I2 [1]),
    .I1(1'h0)
  );
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .I0(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .I1(1'h1)
  );
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I1(1'h1)
  );
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [1]),
    .I1(1'h0)
  );
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I1(1'h0)
  );
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .I1(1'h1)
  );
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .I1(1'h1)
  );
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [1]),
    .I1(1'h0)
  );
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [1]),
    .I1(1'h1)
  );
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I1(1'h0)
  );
  (* src = "top.sv:170.20-170.32|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ),
    .CO(\cont.n_land_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I1(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) \cont.n_wen_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\cont.n_wen )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:184.3-190.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \cont.wen_SB_DFFR_Q  (
    .C(\clk.hzX ),
    .D(\cont.n_wen ),
    .Q(\cont.wen ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:303.3-310.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \display.clk_SB_DFFR_Q  (
    .C(hz100),
    .D(\inp.press_state [0]),
    .Q(\display.clk ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.3-92.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \display.disp_ctrl_SB_DFFER_D  (
    .C(\display.clk ),
    .D(\display.disp_ctrl [2]),
    .E(\display.disp_ctrl_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .Q(\display.disp_ctrl_SB_DFFER_D_Q [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.3-92.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \display.disp_ctrl_SB_DFFER_D_1  (
    .C(\display.clk ),
    .D(\display.disp_ctrl [1]),
    .E(\display.disp_ctrl_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .Q(\display.disp_ctrl_SB_DFFER_D_Q [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.3-92.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \display.disp_ctrl_SB_DFFER_D_2  (
    .C(\display.clk ),
    .D(\display.disp_ctrl [0]),
    .E(\display.disp_ctrl_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .Q(\display.disp_ctrl_SB_DFFER_D_Q [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.3-92.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \display.disp_ctrl_SB_DFFES_D  (
    .C(\display.clk ),
    .D(\display.disp_ctrl [3]),
    .E(\display.disp_ctrl_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .Q(\display.disp_ctrl_SB_DFFER_D_Q [0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \display.disp_ctrl_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(keyout[1]),
    .I3(\display.disp_ctrl_SB_LUT4_O_I3 [1]),
    .O(\display.disp_ctrl [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \display.disp_ctrl_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(keyout[1]),
    .I3(\display.disp_ctrl_SB_LUT4_O_3_I3 [1]),
    .O(\display.disp_ctrl [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \display.disp_ctrl_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(keyout[1]),
    .I3(\display.disp_ctrl_SB_LUT4_O_I3 [1]),
    .O(\display.disp_ctrl [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \display.disp_ctrl_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(keyout[1]),
    .I3(\display.disp_ctrl_SB_LUT4_O_3_I3 [1]),
    .O(\display.disp_ctrl [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \display.disp_ctrl_SB_LUT4_O_3_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(keyout[0]),
    .I3(\display.disp_ctrl_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\display.disp_ctrl_SB_LUT4_O_3_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \display.disp_ctrl_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(keyout[0]),
    .I3(\display.disp_ctrl_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\display.disp_ctrl_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) \display.disp_ctrl_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(keyout_SB_LUT4_O_3_I3[0]),
    .I2(keyout_SB_LUT4_O_3_I3[1]),
    .I3(keyout[3]),
    .O(\display.disp_ctrl_SB_LUT4_O_I3_SB_LUT4_O_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:172.3-183.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER green_SB_DFFER_Q (
    .C(\clk.hzX ),
    .D(\cont.n_land ),
    .E(red_SB_DFFER_Q_E),
    .Q(green),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:323.3-332.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C (
    .C(hz100),
    .D(\clk.counter_n [7]),
    .Q(hz100_SB_DFFR_C_Q[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:323.3-332.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_1 (
    .C(hz100),
    .D(\clk.counter_n [6]),
    .Q(hz100_SB_DFFR_C_Q[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:323.3-332.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_2 (
    .C(hz100),
    .D(\clk.counter_n [5]),
    .Q(hz100_SB_DFFR_C_Q[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:323.3-332.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_3 (
    .C(hz100),
    .D(\clk.counter_n [4]),
    .Q(hz100_SB_DFFR_C_Q[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:323.3-332.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_4 (
    .C(hz100),
    .D(\clk.counter_n [3]),
    .Q(\clk.counter_n_SB_LUT4_O_I2 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:323.3-332.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_5 (
    .C(hz100),
    .D(\clk.counter_n [2]),
    .Q(\clk.counter_n_SB_LUT4_O_I2 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:323.3-332.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR hz100_SB_DFFR_C_6 (
    .C(hz100),
    .D(\clk.counter_n [1]),
    .Q(\clk.counter_n_SB_LUT4_O_I2 [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:303.3-310.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \inp.press_state_SB_DFFR_Q  (
    .C(hz100),
    .D(\inp.press_state_SB_DFFR_Q_D ),
    .Q(\inp.press_state [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff7f)
  ) \inp.press_state_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\inp.press_state_SB_DFFR_Q_D_SB_LUT4_O_I0 [0]),
    .I1(keyout_SB_LUT4_O_3_I3[0]),
    .I2(keyout_SB_LUT4_O_3_I3[1]),
    .I3(keyout[3]),
    .O(\inp.press_state_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \inp.press_state_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(in[3]),
    .I1(in[2]),
    .I2(in[1]),
    .I3(in[0]),
    .O(\inp.press_state_SB_DFFR_Q_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) keyout_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(keyout_SB_LUT4_O_I2[0]),
    .I3(keyout_SB_LUT4_O_I2[1]),
    .O(keyout[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) keyout_SB_LUT4_O_1 (
    .I0(in[19]),
    .I1(in[17]),
    .I2(keyout_SB_LUT4_O_2_I3[2]),
    .I3(keyout_SB_LUT4_O_2_I3[3]),
    .O(keyout[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) keyout_SB_LUT4_O_2 (
    .I0(in[6]),
    .I1(in[2]),
    .I2(keyout_SB_LUT4_O_2_I2[2]),
    .I3(keyout_SB_LUT4_O_2_I3[3]),
    .O(keyout[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(in[19]),
    .I1(in[18]),
    .I2(in[14]),
    .I3(in[10]),
    .O(keyout_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(in[13]),
    .I1(in[9]),
    .I2(in[5]),
    .I3(in[1]),
    .O(keyout_SB_LUT4_O_2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_2_I3_SB_LUT4_O_1 (
    .I0(in[15]),
    .I1(in[11]),
    .I2(in[7]),
    .I3(in[3]),
    .O(keyout_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) keyout_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(keyout_SB_LUT4_O_I2[1]),
    .I3(keyout_SB_LUT4_O_3_I3[0]),
    .O(keyout[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_3_I3_SB_LUT4_O (
    .I0(in[19]),
    .I1(in[18]),
    .I2(in[17]),
    .I3(in[16]),
    .O(keyout_SB_LUT4_O_3_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_3_I3_SB_LUT4_O_1 (
    .I0(in[7]),
    .I1(in[6]),
    .I2(in[5]),
    .I3(in[4]),
    .O(keyout_SB_LUT4_O_3_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(in[11]),
    .I1(in[10]),
    .I2(in[9]),
    .I3(in[8]),
    .O(keyout_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(in[15]),
    .I1(in[14]),
    .I2(in[13]),
    .I3(in[12]),
    .O(keyout_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_DFFER_D  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [13]),
    .E(\cont.wen ),
    .Q(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_DFFER_D_1  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [12]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_DFFER_D_2  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [9]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_DFFER_D_3  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [5]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_DFFER_D_4  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [1]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_DFFER_D_5_Q [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_DFFER_D_5  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [0]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_DFFER_D_5_Q [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_DFFER_D_5_Q_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [1]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_DFFER_D_5_Q [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_DFFER_D_5_Q_SB_DFFER_Q_1  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [0]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_DFFER_D_5_Q [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \mem.alt_n_SB_DFFES_D  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [14]),
    .E(\cont.wen ),
    .Q(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \mem.alt_n_SB_DFFES_D_1  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [10]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \mem.alt_n_SB_DFFES_D_2  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [8]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I3(\mem.alt_n_SB_LUT4_O_10_I3 [1]),
    .O(\mem.alt_n [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c3)
  ) \mem.alt_n_SB_LUT4_O_10_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_10_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc030)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O [2]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6657)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7996)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\cont.n_land_SB_LUT4_O_I2 [0]),
    .I1(\cont.n_land_SB_LUT4_O_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef8e)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\cont.n_land_SB_LUT4_O_I2 [0]),
    .I1(\cont.n_land_SB_LUT4_O_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0fc)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\cont.n_land_SB_LUT4_O_I2 [0]),
    .I2(\cont.n_land_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h87e1)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h17e8)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I1(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I2(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .I3(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7771)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I1(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0107)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [1]),
    .I2(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I3(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he7f9)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I3(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h033f)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9666)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [2]),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I2 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he7f9)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [11]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_Q_1  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [11]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef8e)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0  (
    .I0(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7771)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h033f)
  ) \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_7_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cf)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [3]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [2]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3 [2]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he7f9)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [7]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_DFFER_Q_1  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [7]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef8e)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_I0  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7771)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_DFFER_D_5_Q [2]),
    .I1(\mem.alt_n_SB_DFFER_D_5_Q [3]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_7_I2 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_7_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_7_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_7_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf9e7)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(\mem.alt_n_SB_DFFER_D_5_Q [2]),
    .I1(\mem.alt_n_SB_DFFER_D_5_Q [3]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_DFFER_D_5_Q [0]),
    .I3(\mem.alt_n_SB_DFFER_D_5_Q [1]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h033f)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [4]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfed4)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [1]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccf)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [3]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9600)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0400)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_2  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h87e1)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [3]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [8]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .O(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_7_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_7_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_7_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf03f)
  ) \mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [3]),
    .I2(\mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [0]),
    .O(\mem.alt_n_SB_LUT4_O_7_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_7_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2 [2]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [3]),
    .I3(\mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_2_I3 [2]),
    .O(\mem.alt_n_SB_LUT4_O_7_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6900)
  ) \mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_DFFER_D_5_Q [2]),
    .I1(\mem.alt_n_SB_DFFER_D_5_Q [3]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [3]),
    .O(\mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_DFFER_D_5_Q [0]),
    .I3(\mem.alt_n_SB_DFFER_D_5_Q [1]),
    .O(\mem.alt_n_SB_LUT4_O_7_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h87e1)
  ) \mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [3]),
    .O(\mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.alt_n_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\mem.alt_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.alt_n_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2 [2]),
    .O(\mem.alt_n_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf03f)
  ) \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [3]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [3]),
    .I3(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2]),
    .O(\mem.alt_n_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h87e1)
  ) \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2 [1]),
    .O(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [10]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .O(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0107)
  ) \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .O(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [3]),
    .O(\mem.alt_n_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccf)
  ) \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [3]),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .I3(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .O(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [3]),
    .O(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [9]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [12]),
    .E(\cont.wen ),
    .Q(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [10]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_13_I0 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_DFFER_D_1  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [9]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_13_I0 [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \mem.fuel_n_SB_DFFES_D  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [11]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_13_I0 [0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0650)
  ) \mem.fuel_n_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_I2 [1]),
    .O(\mem.fuel_n [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c30)
  ) \mem.fuel_n_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.fuel_n [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_10_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.fuel_n_SB_LUT4_O_10_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_10_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \mem.fuel_n_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_11_I1 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_11_I1 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [12])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_11_I1_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [12]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_11_I1 [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.fuel_n_SB_LUT4_O_11_I1_SB_LUT4_I0  (
    .I0(\mem.fuel_n_SB_LUT4_O_11_I1 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \mem.fuel_n_SB_LUT4_O_11_I1_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_13_I0 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_13_I0 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_13_I0 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_13_I0 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_11_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \mem.fuel_n_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_13_I0 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I3 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ec)
  ) \mem.fuel_n_SB_LUT4_O_13  (
    .I0(\mem.fuel_n_SB_LUT4_O_13_I0 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_13_I1 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I3 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) \mem.fuel_n_SB_LUT4_O_13_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_13_I0 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_13_I0 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_13_I0 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_13_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_14_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6636)
  ) \mem.fuel_n_SB_LUT4_O_14_I2_SB_LUT4_O  (
    .I0(thrust_n_SB_DFFES_D_1_Q[0]),
    .I1(thrust_n_SB_DFFES_D_1_Q[1]),
    .I2(thrust_n_SB_DFFER_D_Q[0]),
    .I3(thrust_n_SB_DFFER_D_Q[1]),
    .O(\mem.fuel_n_SB_LUT4_O_14_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_13_I0 [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_13_I0 [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_11_I1 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_3_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9aa)
  ) \mem.fuel_n_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h009a)
  ) \mem.fuel_n_SB_LUT4_O_4  (
    .I0(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h002c)
  ) \mem.fuel_n_SB_LUT4_O_5  (
    .I0(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ef0)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I2 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [5]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_13_I0 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_13_I0 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0]),
    .I2(ss5[4]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_I3 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I2(ss6[3]),
    .I3(ss5[6]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O [1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .I2(ss5[4]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_O_I3 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(ss6[3]),
    .I3(ss5[6]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [8]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFER_Q_1  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [7]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFER_Q_2  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [6]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0  (
    .I0(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_13_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_7_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.fuel_n_SB_LUT4_O_7_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_7_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9679)
  ) \mem.fuel_n_SB_LUT4_O_8_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_8_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [2]),
    .O(\mem.fuel_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h695a)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0 [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c03)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [3]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_Q[0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(ss5[5]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I3(ss5[6]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFER_D_Q[0]),
    .I3(thrust_n_SB_DFFER_D_Q[1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f03)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb44b)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(thrust_n_SB_DFFES_D_Q[1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [1]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf0b)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2  (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(thrust_n_SB_DFFES_D_Q[1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_Q[1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2]),
    .I3(ss5[5]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(ss6[3]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf351)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc4)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4080)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cc8)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_1  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fa)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_2  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_2_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c00)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [3]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cont.n_land_SB_LUT4_O_I2 [1]),
    .I3(ss5[6]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(ss6[3]),
    .I2(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1]),
    .I3(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(ss6[3]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(ss6[3]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .I3(ss5[6]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_Q[0]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [0]),
    .I3(ss5[5]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_DFFER_D_5_Q [2]),
    .I2(\mem.alt_n_SB_DFFER_D_5_Q [3]),
    .I3(ss5[6]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [2]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFER_D_Q[0]),
    .I2(thrust_n_SB_DFFES_D_Q[0]),
    .I3(thrust_n_SB_DFFES_D_Q[1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2232)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(thrust_n_SB_DFFES_D_1_Q[0]),
    .I1(thrust_n_SB_DFFES_D_1_Q[1]),
    .I2(thrust_n_SB_DFFER_D_Q[0]),
    .I3(thrust_n_SB_DFFER_D_Q[1]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [4]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8eef)
  ) \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.fuel_n_SB_LUT4_O_9_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_13_I0 [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_13_I0 [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_13_I0 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [13]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_I2 [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_I2 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_I2 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(1'h0),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFER_Q_1  (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [14]),
    .E(\cont.wen ),
    .Q(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(\mem.fuel_n_SB_LUT4_O_13_I0 [2]),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_I2 [0]),
    .O(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0  (
    .I0(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0]),
    .I1(thrust_n_SB_DFFES_D_1_Q[1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [0]),
    .O(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_11_I1 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_11_I1 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \mem.vel_n_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \mem.vel_n_SB_LUT4_O_1  (
    .I0(\mem.vel_n_SB_LUT4_O_1_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.vel_n_SB_LUT4_O_10  (
    .I0(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_10_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0323)
  ) \mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2 [2]),
    .I1(\mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O_I1 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O_I1 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O_I1 [3]),
    .O(\mem.vel_n_SB_LUT4_O_10_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .O(\mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5411)
  ) \mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I1(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2 [3]),
    .O(\mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.vel_n_SB_LUT4_O_11  (
    .I0(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_11_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) \mem.vel_n_SB_LUT4_O_11_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I3(\mem.vel_n_SB_LUT4_O_11_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_11_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5ae5)
  ) \mem.vel_n_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_11_I1_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0888)
  ) \mem.vel_n_SB_LUT4_O_12  (
    .I0(\mem.vel_n_SB_LUT4_O_12_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h695a)
  ) \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_12_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf30f)
  ) \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h009a)
  ) \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2 [1]),
    .O(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc4)
  ) \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \mem.vel_n_SB_LUT4_O_13  (
    .I0(\mem.vel_n_SB_LUT4_O_13_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) \mem.vel_n_SB_LUT4_O_13_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_13_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_13_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heff7)
  ) \mem.vel_n_SB_LUT4_O_13_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_13_I0_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0888)
  ) \mem.vel_n_SB_LUT4_O_14  (
    .I0(\mem.vel_n_SB_LUT4_O_14_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) \mem.vel_n_SB_LUT4_O_14_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I3(\mem.vel_n_SB_LUT4_O_14_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_14_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6551)
  ) \mem.vel_n_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_14_I0_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0888)
  ) \mem.vel_n_SB_LUT4_O_15  (
    .I0(\mem.vel_n_SB_LUT4_O_15_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fc3)
  ) \mem.vel_n_SB_LUT4_O_15_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_1_Q[0]),
    .I2(\mem.alt_n_SB_DFFER_D_5_Q [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_15_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c0f)
  ) \mem.vel_n_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0888)
  ) \mem.vel_n_SB_LUT4_O_2  (
    .I0(\mem.vel_n_SB_LUT4_O_2_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88dc)
  ) \mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I1(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2 [1]),
    .O(\mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) \mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0888)
  ) \mem.vel_n_SB_LUT4_O_3  (
    .I0(\mem.vel_n_SB_LUT4_O_3_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf30f)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6000)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ),
    .I1(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I1 [2]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h690f)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ),
    .I1(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I1 [2]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2 [1]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ),
    .I3(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I1 [2]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3003)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I2 [2]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \mem.vel_n_SB_LUT4_O_4  (
    .I0(\mem.vel_n_SB_LUT4_O_4_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) \mem.vel_n_SB_LUT4_O_4_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_4_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_4_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc3c)
  ) \mem.vel_n_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_4_I0_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0888)
  ) \mem.vel_n_SB_LUT4_O_5  (
    .I0(\mem.vel_n_SB_LUT4_O_5_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6966)
  ) \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ),
    .I1(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I1 [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_5_I0 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [4]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0107)
  ) \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ),
    .I2(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [2]),
    .I3(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [3]),
    .O(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [6]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_DFFER_Q_1  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [6]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .O(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0313)
  ) \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_DFFER_D_5_Q [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_DFFER_D_5_Q [2]),
    .O(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \mem.vel_n_SB_LUT4_O_6  (
    .I0(\mem.vel_n_SB_LUT4_O_6_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb8b)
  ) \mem.vel_n_SB_LUT4_O_6_I0_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 [3]),
    .O(\mem.vel_n_SB_LUT4_O_6_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h96bf)
  ) \mem.vel_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0096)
  ) \mem.vel_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0888)
  ) \mem.vel_n_SB_LUT4_O_7  (
    .I0(\mem.vel_n_SB_LUT4_O_7_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfc0)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_7_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cf0)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0888)
  ) \mem.vel_n_SB_LUT4_O_8  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5c53)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [3]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2dd2)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3  (
    .I0(thrust_n_SB_DFFES_D_1_Q[0]),
    .I1(\mem.alt_n_SB_DFFER_D_5_Q [0]),
    .I2(thrust_n_SB_DFFES_D_Q[1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdf0d)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1  (
    .I0(thrust_n_SB_DFFES_D_1_Q[0]),
    .I1(\mem.alt_n_SB_DFFER_D_5_Q [0]),
    .I2(thrust_n_SB_DFFES_D_Q[1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f03)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_Q[0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d4b)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_DFFER_D_5_Q [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_DFFER_D_5_Q [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3d6f)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_DFFER_D_5_Q [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_DFFER_D_5_Q [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_Q[0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h56b9)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_DFFER_D_5_Q [0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_DFFER_D_5_Q [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [3]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [3]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.alt_n [2]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_DFFER_Q_1  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [2]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h077f)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_DFFER_D_5_Q [0]),
    .I1(\mem.alt_n_SB_DFFER_D_5_Q [1]),
    .I2(\mem.alt_n_SB_DFFER_D_5_Q [2]),
    .I3(\mem.alt_n_SB_DFFER_D_5_Q [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h009a)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ),
    .I2(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I1 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2bbf)
  ) \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(thrust_n_SB_DFFER_D_Q[0]),
    .I1(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(\clk.hzX ),
    .D(\mem.vel_n [5]),
    .E(\cont.wen ),
    .Q(\mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0222)
  ) \mem.vel_n_SB_LUT4_O_9  (
    .I0(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_9_I1 [1]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_9_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6000)
  ) \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [1]),
    .I1(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\cont.n_land_SB_LUT4_O_I2 [1]),
    .I2(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .I3(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf30f)
  ) \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\cont.n_land_SB_LUT4_O_I2 [1]),
    .I2(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .I3(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ef0)
  ) \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\cont.n_land_SB_LUT4_O_I2 [1]),
    .I1(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I3(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c00)
  ) \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [1]),
    .I2(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I3(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [3]),
    .O(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [1]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2 [1]),
    .O(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfdbf)
  ) \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \mem.vel_n_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3003)
  ) \mem.vel_n_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I3 [2]),
    .I3(\mem.vel_n_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\mem.vel_n_SB_LUT4_O_I0_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.vel_n_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:172.3-183.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER red_SB_DFFER_Q (
    .C(\clk.hzX ),
    .D(\cont.n_crash ),
    .E(red_SB_DFFER_Q_E),
    .Q(red),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha222)
  ) red_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(red_SB_LUT4_I3_O[0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(red_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) red_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(green),
    .I3(red),
    .O(red_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd3bf)
  ) ss0_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3]),
    .O(ss0[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebb3)
  ) ss0_SB_LUT4_O_1 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3]),
    .O(ss0[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3abb)
  ) ss0_SB_LUT4_O_2 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3]),
    .O(ss0[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7aad)
  ) ss0_SB_LUT4_O_3 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3]),
    .O(ss0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdfc7)
  ) ss0_SB_LUT4_O_4 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3]),
    .O(ss0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9f4e)
  ) ss0_SB_LUT4_O_5 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3]),
    .O(ss0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6bfe)
  ) ss0_SB_LUT4_O_6 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3]),
    .O(ss0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fe7)
  ) ss1_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]),
    .O(ss1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_6_I3[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_2_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5737)
  ) ss1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]),
    .O(ss1_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_3_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5eb5)
  ) ss1_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]),
    .O(ss1_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_4_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfbec)
  ) ss1_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]),
    .O(ss1_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_5_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfd68)
  ) ss1_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]),
    .O(ss1_SB_LUT4_O_5_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_6_I2[0]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d9f)
  ) ss1_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]),
    .O(ss1_SB_LUT4_O_6_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h73d7)
  ) ss1_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]),
    .O(ss1_SB_LUT4_O_6_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) ss1_SB_LUT4_O_6_I3_SB_LUT4_O_1 (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]),
    .O(ss1_SB_LUT4_O_6_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3dfb)
  ) ss2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]),
    .O(ss2[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_6_I3[0]),
    .I3(ss2_SB_LUT4_O_6_I3[1]),
    .O(ss2[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_2_I2[0]),
    .I3(ss2_SB_LUT4_O_6_I3[1]),
    .O(ss2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h517f)
  ) ss2_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]),
    .O(ss2_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_3_I2[0]),
    .I3(ss2_SB_LUT4_O_6_I3[1]),
    .O(ss2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h796d)
  ) ss2_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]),
    .O(ss2_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_4_I2[0]),
    .I3(ss2_SB_LUT4_O_6_I3[1]),
    .O(ss2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heff8)
  ) ss2_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]),
    .O(ss2_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_5_I2[0]),
    .I3(ss2_SB_LUT4_O_6_I3[1]),
    .O(ss2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf6d8)
  ) ss2_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]),
    .O(ss2_SB_LUT4_O_5_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss2_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_6_I2[0]),
    .I3(ss2_SB_LUT4_O_6_I3[1]),
    .O(ss2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7bd7)
  ) ss2_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]),
    .O(ss2_SB_LUT4_O_6_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4df7)
  ) ss2_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]),
    .O(ss2_SB_LUT4_O_6_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) ss2_SB_LUT4_O_6_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]),
    .O(ss2_SB_LUT4_O_6_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb6f)
  ) ss3_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_I0[3]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(ss3[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6cee)
  ) ss3_SB_LUT4_O_1 (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(ss3[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) ss3_SB_LUT4_O_2 (
    .I0(ss3_SB_LUT4_O_2_I0[1]),
    .I1(ss3_SB_LUT4_O_2_I1[1]),
    .I2(ss3_SB_LUT4_O_2_I1[2]),
    .I3(ss3_SB_LUT4_O_6_I3[1]),
    .O(ss3[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) ss3_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I2(ss5[4]),
    .I3(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]),
    .O(ss3_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I1(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .I2(ss6[3]),
    .I3(ss5[6]),
    .O(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(\clk.hzX ),
    .D(\mem.vel_n [14]),
    .E(\cont.wen ),
    .Q(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\cont.n_land_SB_LUT4_O_I2 [0]),
    .I3(\cont.n_land_SB_LUT4_O_I2 [1]),
    .O(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .O(ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f0c)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80cc)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]),
    .I1(ss3_SB_LUT4_O_I0[1]),
    .I2(ss3_SB_LUT4_O_2_I0[1]),
    .I3(ss3_SB_LUT4_O_I0[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc00c)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee4e)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha080)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ff0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ee)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O [0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1bb1)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd7f0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O [1]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_2_O[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0]),
    .I2(ss5[4]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ),
    .I2(ss6[3]),
    .I3(ss5[6]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2080)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O [1]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha208)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_1 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O [0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I2(ss5[4]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [1]),
    .I2(ss6[3]),
    .I3(ss5[6]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1bb1)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd7f0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0208)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I2(ss5[4]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [1]),
    .I2(ss6[3]),
    .I3(ss5[6]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_13_I0 [0]),
    .I2(ss5[4]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_13_I0 [2]),
    .I2(ss5[4]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .I2(ss6[3]),
    .I3(ss5[6]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I1(\mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I2(ss6[3]),
    .I3(ss5[6]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_13_I0 [1]),
    .I2(ss5[4]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .I2(ss6[3]),
    .I3(ss5[6]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I3(ss3_SB_LUT4_O_2_I0[1]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I3(ss3_SB_LUT4_O_I0[3]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I2(ss3_SB_LUT4_O_I0[1]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_I2 [0]),
    .I2(ss5[4]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I2(ss6[3]),
    .I3(ss5[6]),
    .O(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(\clk.hzX ),
    .D(\mem.vel_n [13]),
    .E(\cont.wen ),
    .Q(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_6_I3[0]),
    .I3(ss3_SB_LUT4_O_6_I3[1]),
    .O(ss3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) ss3_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_6_I0[0]),
    .I2(ss3_SB_LUT4_O_6_I0[1]),
    .I3(ss3_SB_LUT4_O_6_I3[1]),
    .O(ss3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) ss3_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_5_I1[0]),
    .I2(ss3_SB_LUT4_O_5_I1[1]),
    .I3(ss3_SB_LUT4_O_6_I3[1]),
    .O(ss3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c88)
  ) ss3_SB_LUT4_O_5_I1_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_5_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2002)
  ) ss3_SB_LUT4_O_5_I1_SB_LUT4_O_1 (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_5_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) ss3_SB_LUT4_O_6 (
    .I0(ss3_SB_LUT4_O_6_I0[1]),
    .I1(ss3_SB_LUT4_O_6_I1[1]),
    .I2(ss3_SB_LUT4_O_6_I1[2]),
    .I3(ss3_SB_LUT4_O_6_I3[1]),
    .O(ss3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f0c)
  ) ss3_SB_LUT4_O_6_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_6_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc888)
  ) ss3_SB_LUT4_O_6_I0_SB_LUT4_O_1 (
    .I0(ss3_SB_LUT4_O_2_I0[1]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_6_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3033)
  ) ss3_SB_LUT4_O_6_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_6_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1020)
  ) ss3_SB_LUT4_O_6_I1_SB_LUT4_O_1 (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_6_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha5db)
  ) ss3_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]),
    .I1(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]),
    .I2(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(ss3_SB_LUT4_O_6_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss3_SB_LUT4_O_6_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I3(ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]),
    .O(ss3_SB_LUT4_O_6_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) ss3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_11_I1 [0]),
    .I2(ss5[4]),
    .I3(ss3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(ss3_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) ss3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(ss5[5]),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0]),
    .I3(ss3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]),
    .O(ss3_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35f5)
  ) ss3_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(\mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I1(\cont.n_land_SB_LUT4_O_I2 [0]),
    .I2(ss5[4]),
    .I3(ss5[6]),
    .O(ss3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) ss3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [0]),
    .I1(\mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [1]),
    .I2(ss6[3]),
    .I3(ss5[6]),
    .O(ss3_SB_LUT4_O_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) ss5_SB_LUT4_O (
    .I0(\display.disp_ctrl_SB_DFFER_D_Q [0]),
    .I1(\display.disp_ctrl_SB_DFFER_D_Q [1]),
    .I2(\display.disp_ctrl_SB_DFFER_D_Q [2]),
    .I3(\display.disp_ctrl_SB_DFFER_D_Q [3]),
    .O(ss5[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffb)
  ) ss5_SB_LUT4_O_1 (
    .I0(\display.disp_ctrl_SB_DFFER_D_Q [0]),
    .I1(\display.disp_ctrl_SB_DFFER_D_Q [1]),
    .I2(\display.disp_ctrl_SB_DFFER_D_Q [2]),
    .I3(\display.disp_ctrl_SB_DFFER_D_Q [3]),
    .O(ss5[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffef)
  ) ss5_SB_LUT4_O_2 (
    .I0(\display.disp_ctrl_SB_DFFER_D_Q [0]),
    .I1(\display.disp_ctrl_SB_DFFER_D_Q [1]),
    .I2(\display.disp_ctrl_SB_DFFER_D_Q [2]),
    .I3(\display.disp_ctrl_SB_DFFER_D_Q [3]),
    .O(ss5[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) ss5_SB_LUT4_O_3 (
    .I0(\display.disp_ctrl_SB_DFFER_D_Q [0]),
    .I1(\display.disp_ctrl_SB_DFFER_D_Q [1]),
    .I2(\display.disp_ctrl_SB_DFFER_D_Q [2]),
    .I3(\display.disp_ctrl_SB_DFFER_D_Q [3]),
    .O(ss5[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeef)
  ) ss6_SB_LUT4_O (
    .I0(\display.disp_ctrl_SB_DFFER_D_Q [0]),
    .I1(\display.disp_ctrl_SB_DFFER_D_Q [1]),
    .I2(\display.disp_ctrl_SB_DFFER_D_Q [2]),
    .I3(\display.disp_ctrl_SB_DFFER_D_Q [3]),
    .O(ss6[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) ss6_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss6[3]),
    .I3(ss5[6]),
    .O(ss6[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) ss6_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5[4]),
    .I3(ss5[6]),
    .O(ss6[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0110)
  ) ss6_SB_LUT4_O_3 (
    .I0(\display.disp_ctrl_SB_DFFER_D_Q [0]),
    .I1(\display.disp_ctrl_SB_DFFER_D_Q [1]),
    .I2(\display.disp_ctrl_SB_DFFER_D_Q [2]),
    .I3(\display.disp_ctrl_SB_DFFER_D_Q [3]),
    .O(ss6[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss7_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5[6]),
    .I3(ss5[5]),
    .O(ss7[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_D (
    .C(\clk.hzX ),
    .D(thrust_n[3]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFER_D_Q[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_D_1 (
    .C(\clk.hzX ),
    .D(thrust_n[1]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFES_D_Q[1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) thrust_n_SB_DFFER_D_Q_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(thrust_n_SB_DFFES_D_Q[0]),
    .I3(thrust_n_SB_DFFES_D_Q[1]),
    .O(thrust_n_SB_DFFER_D_Q[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:42.3-50.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_Q (
    .C(\display.clk ),
    .D(keyout[3]),
    .E(keyout_SB_LUT4_O_3_I3[1]),
    .Q(thrust_n[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:42.3-50.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_Q_1 (
    .C(\display.clk ),
    .D(keyout[1]),
    .E(keyout_SB_LUT4_O_3_I3[1]),
    .Q(thrust_n[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_D (
    .C(\clk.hzX ),
    .D(thrust_n[2]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFES_D_Q[0]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_D_1 (
    .C(\clk.hzX ),
    .D(thrust_n[0]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFES_D_1_Q[0]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:128.3-140.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFES_D_1_Q_SB_DFFER_Q (
    .C(\clk.hzX ),
    .D(\mem.fuel_n [0]),
    .E(\cont.wen ),
    .Q(thrust_n_SB_DFFES_D_1_Q[1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(thrust_n_SB_DFFES_D_1_Q[0]),
    .I2(thrust_n_SB_DFFES_D_1_Q[1]),
    .I3(ss5[5]),
    .O(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\mem.alt_n_SB_DFFER_D_5_Q [0]),
    .I2(\mem.alt_n_SB_DFFER_D_5_Q [1]),
    .I3(ss5[6]),
    .O(thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:42.3-50.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_Q (
    .C(\display.clk ),
    .D(keyout[2]),
    .E(keyout_SB_LUT4_O_3_I3[1]),
    .Q(thrust_n[2]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:42.3-50.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_Q_1 (
    .C(\display.clk ),
    .D(keyout[0]),
    .E(keyout_SB_LUT4_O_3_I3[1]),
    .Q(thrust_n[0]),
    .S(reset)
  );
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_2_O[2:0] = { \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O , ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] };
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [1:0] = { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [2], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0] };
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_2_I3 [2:0] = { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [1], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [1:0] };
  assign \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_O_I3 [1:0] = { ss5[4], \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2] };
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[2:0] = { ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2[0], \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O [0], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0] };
  assign \mem.vel_n_SB_LUT4_O_2_I0_SB_LUT4_O_I2 [0] = \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2 [0], \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2] };
  assign \mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_2_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [3], \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2 [2] };
  assign \clk.hzX_SB_DFFER_Q_E [3:1] = { \clk.counter_n_SB_LUT4_O_1_I3 , hz100_SB_DFFR_C_Q[3], 1'h0 };
  assign ss3_SB_LUT4_O_6_I0[2] = ss3_SB_LUT4_O_6_I3[1];
  assign \clk.counter_n_SB_LUT4_O_I2 [2] = \clk.counter_n_SB_LUT4_O_7_I2 ;
  assign keyout_SB_LUT4_O_3_I3[2] = keyout[3];
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3[1:0] = { ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[0], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0] };
  assign ss3_SB_LUT4_O_5_I1[2] = ss3_SB_LUT4_O_6_I3[1];
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { ss5[4], \mem.fuel_n_SB_LUT4_O_13_I0 [1] };
  assign { keyout_SB_LUT4_O_2_I2[3], keyout_SB_LUT4_O_2_I2[1:0] } = { keyout_SB_LUT4_O_2_I3[3], in[2], in[6] };
  assign ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1:0] = { ss5[4], \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I2_O [1] };
  assign \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3 [1:0] = { \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [3], \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [2] };
  assign { ss3_SB_LUT4_O_6_I1[3], ss3_SB_LUT4_O_6_I1[0] } = { ss3_SB_LUT4_O_6_I3[1], ss3_SB_LUT4_O_6_I0[1] };
  assign ss3_SB_LUT4_O_2_I0[0] = \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0];
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0] = ss6[3];
  assign { \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I2 [2], \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I2 [0] } = { \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [3], \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [3] };
  assign \mem.vel_n_SB_LUT4_O_4_I0_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [2], \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2] };
  assign \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I1 [1:0] = { \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 , \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1] };
  assign \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [1:0] = \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1:0];
  assign \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1], \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O [1] };
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1:0] = { ss5[4], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0] };
  assign \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [1:0] = { \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [1], \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1] };
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1:0] = { ss5[4], \mem.fuel_n_SB_LUT4_O_I2 [0] };
  assign \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1];
  assign \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [1];
  assign \mem.fuel_n_SB_LUT4_O_7_I2 [1] = \mem.fuel_n_SB_LUT4_O_9_I3 [2];
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1:0] = { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0], ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[1] };
  assign \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2 [0] = \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [1];
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[1];
  assign \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2:0] = { ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1], ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2], \cont.n_land_SB_LUT4_O_I2 [1] };
  assign \display.disp_ctrl_SB_LUT4_O_I3 [0] = keyout[1];
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2:1] = ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  assign { \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2 [3], \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2 [0] } = { \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [3], \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [2] };
  assign \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1:0] = { ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2], \cont.n_land_SB_LUT4_O_I2 [1] };
  assign ss3_SB_LUT4_O_I0_SB_LUT4_O_I3[1:0] = { ss5[4], \mem.fuel_n_SB_LUT4_O_11_I1 [0] };
  assign \mem.vel_n_SB_LUT4_O_6_I0_SB_LUT4_O_I2 [1:0] = { \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2], \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [1] };
  assign ss3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1:0] = { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0], ss5[5] };
  assign \mem.fuel_n_SB_LUT4_O_9_I2 [1] = \mem.fuel_n_SB_LUT4_O_9_I3 [2];
  assign \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3 [2:0] = { \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2 [2], \cont.n_land_SB_LUT4_O_I2  };
  assign \display.disp_ctrl_SB_LUT4_O_3_I3 [0] = keyout[1];
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3[0] = ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[0];
  assign { ss3_SB_LUT4_O_I0[2], ss3_SB_LUT4_O_I0[0] } = { ss3_SB_LUT4_O_2_I0[1], ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2] };
  assign \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O_I3 [1:0] = { \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2], \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O [1] };
  assign \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0 [2:0] = { thrust_n_SB_DFFES_D_Q[1], \mem.alt_n_SB_DFFER_D_5_Q [0], thrust_n_SB_DFFES_D_1_Q[0] };
  assign { ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2], ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0] } = { ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2_I3[3], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0] };
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1:0] = { ss3_SB_LUT4_O_I0[1], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0] };
  assign \mem.vel_n_SB_LUT4_O_8_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2 [1:0] = ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0;
  assign \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O [0] = thrust_n_SB_DFFES_D_Q[0];
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0 [2] = \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O [2];
  assign \mem.fuel_n_SB_LUT4_O_10_I2 [1] = \mem.fuel_n_SB_LUT4_O_9_I3 [2];
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1:0] = { ss5[4], \mem.fuel_n_SB_LUT4_O_13_I0 [2] };
  assign \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O [0] = thrust_n_SB_DFFER_D_Q[0];
  assign \mem.fuel_n_SB_LUT4_O_14_I2 [1] = \mem.fuel_n_SB_LUT4_O_9_I3 [2];
  assign \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2 [1:0] = \cont.n_land_SB_LUT4_O_I2 ;
  assign \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I1 [2], \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0  };
  assign \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [1:0] = ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2:1];
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O [0] = ss6[3];
  assign \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [2] = ss3_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0];
  assign \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [1:0] = \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 ;
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1:0] = { ss5[4], \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0] };
  assign ss1_SB_LUT4_O_5_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign ss2_SB_LUT4_O_2_I2[1] = ss2_SB_LUT4_O_6_I3[1];
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [1:0] = { thrust_n_SB_DFFES_D_Q[1], thrust_n_SB_DFFER_D_Q[0] };
  assign ss2_SB_LUT4_O_3_I2[1] = ss2_SB_LUT4_O_6_I3[1];
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0];
  assign ss2_SB_LUT4_O_5_I2[1] = ss2_SB_LUT4_O_6_I3[1];
  assign ss1_SB_LUT4_O_2_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign ss2_SB_LUT4_O_6_I2[1] = ss2_SB_LUT4_O_6_I3[1];
  assign thrust_n_SB_DFFES_D_1_Q[3:2] = thrust_n_SB_DFFER_D_Q;
  assign \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2 [1], \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [1] };
  assign { ss3_SB_LUT4_O_2_I1[3], ss3_SB_LUT4_O_2_I1[0] } = { ss3_SB_LUT4_O_6_I3[1], ss3_SB_LUT4_O_2_I0[1] };
  assign thrust_n_SB_DFFES_D_1_Q_SB_LUT4_I1_O[0] = ss6[3];
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1:0] = { ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[1], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0] };
  assign ss1_SB_LUT4_O_3_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign \mem.vel_n_SB_LUT4_O_15_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [1:0] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 ;
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1[2:1] = { ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3[1], ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2[0] };
  assign \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2 [1:0] = { \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [1], \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2] };
  assign ss1_SB_LUT4_O_4_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign \mem.vel_n_SB_LUT4_O_10_I1_SB_LUT4_O_I1 [0] = \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2 [2];
  assign { \mem.vel_n_SB_LUT4_O_10_I1 [3:2], \mem.vel_n_SB_LUT4_O_10_I1 [0] } = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [1:0] = { \mem.alt_n_SB_DFFER_D_5_Q [0], thrust_n_SB_DFFES_D_1_Q[0] };
  assign \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2 [2], \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2] };
  assign { \mem.vel_n_SB_LUT4_O_9_I1 [3:2], \mem.vel_n_SB_LUT4_O_9_I1 [0] } = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign \mem.alt_n_SB_LUT4_O_10_I3 [0] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0];
  assign \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [1] = \mem.vel_n_SB_LUT4_O_5_I0_SB_LUT4_O_I0 ;
  assign ss1_SB_LUT4_O_6_I2[1] = ss1_SB_LUT4_O_6_I3[1];
  assign \mem.alt_n_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [2:1] = \mem.vel_n_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  assign \mem.vel_n_SB_LUT4_O_11_I1_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O [0], \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2] };
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2:0] = { ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1], ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2 };
  assign \mem.alt_n_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2 [1:0] = \mem.alt_n_SB_DFFER_D_5_Q [3:2];
  assign { \mem.vel_n_SB_LUT4_O_11_I1 [3:2], \mem.vel_n_SB_LUT4_O_11_I1 [0] } = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign \mem.vel_n_SB_LUT4_O_12_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1:0] = { \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O [0], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0] };
  assign \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O [0] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1];
  assign \mem.vel_n_SB_LUT4_O_13_I0_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1], \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2] };
  assign \mem.vel_n_SB_LUT4_O_13_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign \mem.vel_n_SB_LUT4_O_14_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign \mem.fuel_n_SB_LUT4_O_9_I3 [0] = \mem.fuel_n_SB_LUT4_O_13_I0 [0];
  assign { \mem.fuel_n_SB_LUT4_O_13_I1 [3:2], \mem.fuel_n_SB_LUT4_O_13_I1 [0] } = { \mem.fuel_n_SB_LUT4_O_9_I3 [2:1], \mem.fuel_n_SB_LUT4_O_13_I0 [0] };
  assign \mem.vel_n_SB_LUT4_O_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign \mem.vel_n_SB_LUT4_O_1_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign \display.disp_ctrl_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = keyout[0];
  assign \mem.fuel_n_SB_LUT4_O_3_I2 [1] = \mem.fuel_n_SB_LUT4_O_9_I3 [2];
  assign \mem.vel_n_SB_LUT4_O_14_I0_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0], \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2] };
  assign \mem.vel_n_SB_LUT4_O_2_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { ss5[4], \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [1] };
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { ss5[4], \mem.fuel_n_SB_LUT4_O_13_I0 [0] };
  assign \mem.vel_n_SB_LUT4_O_3_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign keyout_SB_LUT4_O_2_I3[1:0] = { in[17], in[19] };
  assign \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1:0] = { \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [3], \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I3 [3] };
  assign \mem.fuel_n_SB_LUT4_O_2_I2 [1] = \mem.fuel_n_SB_LUT4_O_9_I3 [2];
  assign \mem.vel_n_SB_LUT4_O_7_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign ss2_SB_LUT4_O_4_I2[1] = ss2_SB_LUT4_O_6_I3[1];
  assign \mem.fuel_n_SB_LUT4_O_8_I2 [1] = \mem.fuel_n_SB_LUT4_O_9_I3 [2];
  assign \mem.vel_n_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I3 [2], \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2] };
  assign \mem.vel_n_SB_LUT4_O_6_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O [0] = ss6[3];
  assign \mem.vel_n_SB_LUT4_O_I0_SB_LUT4_O_I3 [1:0] = { \mem.vel_n_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2], \mem.fuel_n_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O [2] };
  assign \mem.vel_n_SB_LUT4_O_5_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign { \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [3], \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1:0] } = { \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_2_I2 [1], \mem.alt_n_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1:0] };
  assign \mem.fuel_n_SB_LUT4_O_6_I2 [1] = \mem.fuel_n_SB_LUT4_O_9_I3 [2];
  assign ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1:0] = { ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0], \mem.fuel_n_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_3_O [0] };
  assign \mem.vel_n_SB_LUT4_O_4_I0 [3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_I3 [1:0] = { ss5[4], \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0] };
  assign \inp.press_state_SB_DFFR_Q_D_SB_LUT4_O_I0 [3:1] = { keyout[3], keyout_SB_LUT4_O_3_I3[1:0] };
  assign red_SB_LUT4_I3_O[3:1] = \mem.alt_n_SB_LUT4_O_13_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  assign alt_n = { 1'h0, \mem.alt_n [14:0] };
  assign \calc.alt_c.adder.bcd0.adder1.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd0.adder1.fa0.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd0.ci  = 1'h0;
  assign { \calc.alt_c.adder.bcd0.corrected.b [3], \calc.alt_c.adder.bcd0.corrected.b [0] } = 2'h0;
  assign \calc.alt_c.adder.bcd0.corrected.c1  = 1'h0;
  assign \calc.alt_c.adder.bcd0.corrected.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd0.corrected.fa0.b  = 1'h0;
  assign \calc.alt_c.adder.bcd0.corrected.fa0.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd0.corrected.fa0.co  = 1'h0;
  assign \calc.alt_c.adder.bcd0.corrected.fa1.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd0.corrected.fa3.b  = 1'h0;
  assign { \calc.alt_c.adder.bcd1.corrected.b [3], \calc.alt_c.adder.bcd1.corrected.b [0] } = 2'h0;
  assign \calc.alt_c.adder.bcd1.corrected.c1  = 1'h0;
  assign \calc.alt_c.adder.bcd1.corrected.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd1.corrected.fa0.b  = 1'h0;
  assign \calc.alt_c.adder.bcd1.corrected.fa0.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd1.corrected.fa0.co  = 1'h0;
  assign \calc.alt_c.adder.bcd1.corrected.fa1.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd1.corrected.fa3.b  = 1'h0;
  assign { \calc.alt_c.adder.bcd2.corrected.b [3], \calc.alt_c.adder.bcd2.corrected.b [0] } = 2'h0;
  assign \calc.alt_c.adder.bcd2.corrected.c1  = 1'h0;
  assign \calc.alt_c.adder.bcd2.corrected.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd2.corrected.fa0.b  = 1'h0;
  assign \calc.alt_c.adder.bcd2.corrected.fa0.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd2.corrected.fa0.co  = 1'h0;
  assign \calc.alt_c.adder.bcd2.corrected.fa1.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd2.corrected.fa3.b  = 1'h0;
  assign { \calc.alt_c.adder.bcd3.corrected.b [3], \calc.alt_c.adder.bcd3.corrected.b [0] } = 2'h0;
  assign \calc.alt_c.adder.bcd3.corrected.c1  = 1'h0;
  assign \calc.alt_c.adder.bcd3.corrected.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd3.corrected.fa0.b  = 1'h0;
  assign \calc.alt_c.adder.bcd3.corrected.fa0.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd3.corrected.fa0.co  = 1'h0;
  assign \calc.alt_c.adder.bcd3.corrected.fa1.ci  = 1'h0;
  assign \calc.alt_c.adder.bcd3.corrected.fa3.b  = 1'h0;
  assign \calc.alt_c.adder.ci  = 1'h0;
  assign \calc.alt_c.op  = 1'h0;
  assign \calc.alt_n  = { 1'h0, \mem.alt_n [14:0] };
  assign \calc.fuel_c.adder.b [15:4] = 12'h999;
  assign \calc.fuel_c.adder.bcd0.adder1.b  = \calc.fuel_c.adder.b [3:0];
  assign \calc.fuel_c.adder.bcd0.adder1.ci  = 1'h1;
  assign \calc.fuel_c.adder.bcd0.adder1.fa0.b  = \calc.fuel_c.adder.b [0];
  assign \calc.fuel_c.adder.bcd0.adder1.fa0.ci  = 1'h1;
  assign \calc.fuel_c.adder.bcd0.adder1.fa1.b  = \calc.fuel_c.adder.b [1];
  assign \calc.fuel_c.adder.bcd0.adder1.fa2.b  = \calc.fuel_c.adder.b [2];
  assign \calc.fuel_c.adder.bcd0.adder1.fa3.b  = \calc.fuel_c.adder.b [3];
  assign \calc.fuel_c.adder.bcd0.b  = \calc.fuel_c.adder.b [3:0];
  assign \calc.fuel_c.adder.bcd0.ci  = 1'h1;
  assign { \calc.fuel_c.adder.bcd0.corrected.b [3], \calc.fuel_c.adder.bcd0.corrected.b [0] } = 2'h0;
  assign \calc.fuel_c.adder.bcd0.corrected.c1  = 1'h0;
  assign \calc.fuel_c.adder.bcd0.corrected.ci  = 1'h0;
  assign \calc.fuel_c.adder.bcd0.corrected.fa0.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd0.corrected.fa0.ci  = 1'h0;
  assign \calc.fuel_c.adder.bcd0.corrected.fa0.co  = 1'h0;
  assign \calc.fuel_c.adder.bcd0.corrected.fa1.ci  = 1'h0;
  assign \calc.fuel_c.adder.bcd0.corrected.fa3.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd1.adder1.b  = 4'h9;
  assign \calc.fuel_c.adder.bcd1.adder1.fa0.b  = 1'h1;
  assign \calc.fuel_c.adder.bcd1.adder1.fa1.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd1.adder1.fa2.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd1.adder1.fa3.b  = 1'h1;
  assign \calc.fuel_c.adder.bcd1.b  = 4'h9;
  assign { \calc.fuel_c.adder.bcd1.corrected.b [3], \calc.fuel_c.adder.bcd1.corrected.b [0] } = 2'h0;
  assign \calc.fuel_c.adder.bcd1.corrected.c1  = 1'h0;
  assign \calc.fuel_c.adder.bcd1.corrected.ci  = 1'h0;
  assign \calc.fuel_c.adder.bcd1.corrected.fa0.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd1.corrected.fa0.ci  = 1'h0;
  assign \calc.fuel_c.adder.bcd1.corrected.fa0.co  = 1'h0;
  assign \calc.fuel_c.adder.bcd1.corrected.fa1.ci  = 1'h0;
  assign \calc.fuel_c.adder.bcd1.corrected.fa3.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd2.adder1.b  = 4'h9;
  assign \calc.fuel_c.adder.bcd2.adder1.fa0.b  = 1'h1;
  assign \calc.fuel_c.adder.bcd2.adder1.fa1.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd2.adder1.fa2.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd2.adder1.fa3.b  = 1'h1;
  assign \calc.fuel_c.adder.bcd2.b  = 4'h9;
  assign { \calc.fuel_c.adder.bcd2.corrected.b [3], \calc.fuel_c.adder.bcd2.corrected.b [0] } = 2'h0;
  assign \calc.fuel_c.adder.bcd2.corrected.c1  = 1'h0;
  assign \calc.fuel_c.adder.bcd2.corrected.ci  = 1'h0;
  assign \calc.fuel_c.adder.bcd2.corrected.fa0.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd2.corrected.fa0.ci  = 1'h0;
  assign \calc.fuel_c.adder.bcd2.corrected.fa0.co  = 1'h0;
  assign \calc.fuel_c.adder.bcd2.corrected.fa1.ci  = 1'h0;
  assign \calc.fuel_c.adder.bcd2.corrected.fa3.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd3.adder1.b  = 4'h9;
  assign \calc.fuel_c.adder.bcd3.adder1.fa0.b  = 1'h1;
  assign \calc.fuel_c.adder.bcd3.adder1.fa1.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd3.adder1.fa2.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd3.adder1.fa3.b  = 1'h1;
  assign \calc.fuel_c.adder.bcd3.b  = 4'h9;
  assign { \calc.fuel_c.adder.bcd3.corrected.b [3], \calc.fuel_c.adder.bcd3.corrected.b [0] } = 2'h0;
  assign \calc.fuel_c.adder.bcd3.corrected.c1  = 1'h0;
  assign \calc.fuel_c.adder.bcd3.corrected.ci  = 1'h0;
  assign \calc.fuel_c.adder.bcd3.corrected.fa0.b  = 1'h0;
  assign \calc.fuel_c.adder.bcd3.corrected.fa0.ci  = 1'h0;
  assign \calc.fuel_c.adder.bcd3.corrected.fa0.co  = 1'h0;
  assign \calc.fuel_c.adder.bcd3.corrected.fa1.ci  = 1'h0;
  assign \calc.fuel_c.adder.bcd3.corrected.fa3.b  = 1'h0;
  assign \calc.fuel_c.adder.ci  = 1'h1;
  assign \calc.fuel_c.b [15:4] = 12'h000;
  assign \calc.fuel_c.b_comp  = { 12'h999, \calc.fuel_c.adder.b [3:0] };
  assign \calc.fuel_c.b_final  = { 12'h999, \calc.fuel_c.adder.b [3:0] };
  assign \calc.fuel_c.comp0.in  = \calc.fuel_c.b [3:0];
  assign \calc.fuel_c.comp0.out  = \calc.fuel_c.adder.b [3:0];
  assign \calc.fuel_c.comp1.in  = 4'h0;
  assign \calc.fuel_c.comp1.out  = 4'h9;
  assign \calc.fuel_c.comp2.in  = 4'h0;
  assign \calc.fuel_c.comp2.out  = 4'h9;
  assign \calc.fuel_c.comp3.in  = 4'h0;
  assign \calc.fuel_c.comp3.out  = 4'h9;
  assign \calc.fuel_c.op  = 1'h1;
  assign \calc.fuel_n  = { 1'h0, \mem.fuel_n [14:0] };
  assign \calc.thrust  = { 12'h000, \calc.fuel_c.b [3:0] };
  assign \calc.vel_c_a.adder.b  = { 12'h000, \calc.fuel_c.b [3:0] };
  assign \calc.vel_c_a.adder.bcd0.adder1.b  = \calc.fuel_c.b [3:0];
  assign \calc.vel_c_a.adder.bcd0.adder1.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd0.adder1.fa0.b  = \calc.fuel_c.b [0];
  assign \calc.vel_c_a.adder.bcd0.adder1.fa0.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd0.adder1.fa1.b  = \calc.fuel_c.b [1];
  assign \calc.vel_c_a.adder.bcd0.adder1.fa2.b  = \calc.fuel_c.b [2];
  assign \calc.vel_c_a.adder.bcd0.adder1.fa3.b  = \calc.fuel_c.b [3];
  assign \calc.vel_c_a.adder.bcd0.b  = \calc.fuel_c.b [3:0];
  assign \calc.vel_c_a.adder.bcd0.ci  = 1'h0;
  assign { \calc.vel_c_a.adder.bcd0.corrected.b [3], \calc.vel_c_a.adder.bcd0.corrected.b [0] } = 2'h0;
  assign \calc.vel_c_a.adder.bcd0.corrected.c1  = 1'h0;
  assign \calc.vel_c_a.adder.bcd0.corrected.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd0.corrected.fa0.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd0.corrected.fa0.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd0.corrected.fa0.co  = 1'h0;
  assign \calc.vel_c_a.adder.bcd0.corrected.fa1.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd0.corrected.fa3.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd1.adder1.b  = 4'h0;
  assign \calc.vel_c_a.adder.bcd1.adder1.fa0.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd1.adder1.fa1.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd1.adder1.fa2.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd1.adder1.fa3.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd1.b  = 4'h0;
  assign { \calc.vel_c_a.adder.bcd1.corrected.b [3], \calc.vel_c_a.adder.bcd1.corrected.b [0] } = 2'h0;
  assign \calc.vel_c_a.adder.bcd1.corrected.c1  = 1'h0;
  assign \calc.vel_c_a.adder.bcd1.corrected.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd1.corrected.fa0.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd1.corrected.fa0.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd1.corrected.fa0.co  = 1'h0;
  assign \calc.vel_c_a.adder.bcd1.corrected.fa1.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd1.corrected.fa3.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd2.adder1.b  = 4'h0;
  assign \calc.vel_c_a.adder.bcd2.adder1.fa0.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd2.adder1.fa1.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd2.adder1.fa2.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd2.adder1.fa3.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd2.b  = 4'h0;
  assign { \calc.vel_c_a.adder.bcd2.corrected.b [3], \calc.vel_c_a.adder.bcd2.corrected.b [0] } = 2'h0;
  assign \calc.vel_c_a.adder.bcd2.corrected.c1  = 1'h0;
  assign \calc.vel_c_a.adder.bcd2.corrected.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd2.corrected.fa0.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd2.corrected.fa0.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd2.corrected.fa0.co  = 1'h0;
  assign \calc.vel_c_a.adder.bcd2.corrected.fa1.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd2.corrected.fa3.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd3.adder1.b  = 4'h0;
  assign \calc.vel_c_a.adder.bcd3.adder1.fa0.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd3.adder1.fa1.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd3.adder1.fa2.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd3.adder1.fa3.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd3.b  = 4'h0;
  assign { \calc.vel_c_a.adder.bcd3.corrected.b [3], \calc.vel_c_a.adder.bcd3.corrected.b [0] } = 2'h0;
  assign \calc.vel_c_a.adder.bcd3.corrected.c1  = 1'h0;
  assign \calc.vel_c_a.adder.bcd3.corrected.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd3.corrected.fa0.b  = 1'h0;
  assign \calc.vel_c_a.adder.bcd3.corrected.fa0.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd3.corrected.fa0.co  = 1'h0;
  assign \calc.vel_c_a.adder.bcd3.corrected.fa1.ci  = 1'h0;
  assign \calc.vel_c_a.adder.bcd3.corrected.fa3.b  = 1'h0;
  assign \calc.vel_c_a.adder.ci  = 1'h0;
  assign \calc.vel_c_a.b  = { 12'h000, \calc.fuel_c.b [3:0] };
  assign \calc.vel_c_a.b_final  = { 12'h000, \calc.fuel_c.b [3:0] };
  assign \calc.vel_c_a.comp0.in  = \calc.fuel_c.b [3:0];
  assign \calc.vel_c_a.comp1.in  = 4'h0;
  assign \calc.vel_c_a.comp2.in  = 4'h0;
  assign \calc.vel_c_a.comp3.in  = 4'h0;
  assign \calc.vel_c_a.op  = 1'h0;
  assign \calc.vel_c_step.adder.b  = 16'h9994;
  assign \calc.vel_c_step.adder.bcd0.adder1.b  = 4'h4;
  assign \calc.vel_c_step.adder.bcd0.adder1.ci  = 1'h1;
  assign \calc.vel_c_step.adder.bcd0.adder1.fa0.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd0.adder1.fa0.ci  = 1'h1;
  assign \calc.vel_c_step.adder.bcd0.adder1.fa1.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd0.adder1.fa2.b  = 1'h1;
  assign \calc.vel_c_step.adder.bcd0.adder1.fa3.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd0.b  = 4'h4;
  assign \calc.vel_c_step.adder.bcd0.ci  = 1'h1;
  assign { \calc.vel_c_step.adder.bcd0.corrected.b [3], \calc.vel_c_step.adder.bcd0.corrected.b [0] } = 2'h0;
  assign \calc.vel_c_step.adder.bcd0.corrected.c1  = 1'h0;
  assign \calc.vel_c_step.adder.bcd0.corrected.ci  = 1'h0;
  assign \calc.vel_c_step.adder.bcd0.corrected.fa0.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd0.corrected.fa0.ci  = 1'h0;
  assign \calc.vel_c_step.adder.bcd0.corrected.fa0.co  = 1'h0;
  assign \calc.vel_c_step.adder.bcd0.corrected.fa1.ci  = 1'h0;
  assign \calc.vel_c_step.adder.bcd0.corrected.fa3.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd1.adder1.b  = 4'h9;
  assign \calc.vel_c_step.adder.bcd1.adder1.fa0.b  = 1'h1;
  assign \calc.vel_c_step.adder.bcd1.adder1.fa1.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd1.adder1.fa2.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd1.adder1.fa3.b  = 1'h1;
  assign \calc.vel_c_step.adder.bcd1.b  = 4'h9;
  assign { \calc.vel_c_step.adder.bcd1.corrected.b [3], \calc.vel_c_step.adder.bcd1.corrected.b [0] } = 2'h0;
  assign \calc.vel_c_step.adder.bcd1.corrected.c1  = 1'h0;
  assign \calc.vel_c_step.adder.bcd1.corrected.ci  = 1'h0;
  assign \calc.vel_c_step.adder.bcd1.corrected.fa0.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd1.corrected.fa0.ci  = 1'h0;
  assign \calc.vel_c_step.adder.bcd1.corrected.fa0.co  = 1'h0;
  assign \calc.vel_c_step.adder.bcd1.corrected.fa1.ci  = 1'h0;
  assign \calc.vel_c_step.adder.bcd1.corrected.fa3.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd2.adder1.b  = 4'h9;
  assign \calc.vel_c_step.adder.bcd2.adder1.fa0.b  = 1'h1;
  assign \calc.vel_c_step.adder.bcd2.adder1.fa1.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd2.adder1.fa2.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd2.adder1.fa3.b  = 1'h1;
  assign \calc.vel_c_step.adder.bcd2.b  = 4'h9;
  assign { \calc.vel_c_step.adder.bcd2.corrected.b [3], \calc.vel_c_step.adder.bcd2.corrected.b [0] } = 2'h0;
  assign \calc.vel_c_step.adder.bcd2.corrected.c1  = 1'h0;
  assign \calc.vel_c_step.adder.bcd2.corrected.ci  = 1'h0;
  assign \calc.vel_c_step.adder.bcd2.corrected.fa0.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd2.corrected.fa0.ci  = 1'h0;
  assign \calc.vel_c_step.adder.bcd2.corrected.fa0.co  = 1'h0;
  assign \calc.vel_c_step.adder.bcd2.corrected.fa1.ci  = 1'h0;
  assign \calc.vel_c_step.adder.bcd2.corrected.fa3.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd3.adder1.b  = 4'h9;
  assign \calc.vel_c_step.adder.bcd3.adder1.fa0.b  = 1'h1;
  assign \calc.vel_c_step.adder.bcd3.adder1.fa1.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd3.adder1.fa2.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd3.adder1.fa3.b  = 1'h1;
  assign \calc.vel_c_step.adder.bcd3.b  = 4'h9;
  assign { \calc.vel_c_step.adder.bcd3.corrected.b [3], \calc.vel_c_step.adder.bcd3.corrected.b [0] } = 2'h0;
  assign \calc.vel_c_step.adder.bcd3.corrected.c1  = 1'h0;
  assign \calc.vel_c_step.adder.bcd3.corrected.ci  = 1'h0;
  assign \calc.vel_c_step.adder.bcd3.corrected.fa0.b  = 1'h0;
  assign \calc.vel_c_step.adder.bcd3.corrected.fa0.ci  = 1'h0;
  assign \calc.vel_c_step.adder.bcd3.corrected.fa0.co  = 1'h0;
  assign \calc.vel_c_step.adder.bcd3.corrected.fa1.ci  = 1'h0;
  assign \calc.vel_c_step.adder.bcd3.corrected.fa3.b  = 1'h0;
  assign \calc.vel_c_step.adder.ci  = 1'h1;
  assign \calc.vel_c_step.b  = 16'h0005;
  assign \calc.vel_c_step.b_comp  = 16'h9994;
  assign \calc.vel_c_step.b_final  = 16'h9994;
  assign \calc.vel_c_step.comp0.in  = 4'h5;
  assign \calc.vel_c_step.comp0.out  = 4'h4;
  assign \calc.vel_c_step.comp1.in  = 4'h0;
  assign \calc.vel_c_step.comp1.out  = 4'h9;
  assign \calc.vel_c_step.comp2.in  = 4'h0;
  assign \calc.vel_c_step.comp2.out  = 4'h9;
  assign \calc.vel_c_step.comp3.in  = 4'h0;
  assign \calc.vel_c_step.comp3.out  = 4'h9;
  assign \calc.vel_c_step.op  = 1'h1;
  assign \calc.vel_n  = \mem.vel_n ;
  assign \clk.clk  = hz100;
  assign \clk.lim  = 8'h18;
  assign \clk.rst  = reset;
  assign \cont.add.adder.bcd0.adder1.ci  = 1'h0;
  assign \cont.add.adder.bcd0.adder1.fa0.ci  = 1'h0;
  assign \cont.add.adder.bcd0.ci  = 1'h0;
  assign { \cont.add.adder.bcd0.corrected.b [3], \cont.add.adder.bcd0.corrected.b [0] } = 2'h0;
  assign \cont.add.adder.bcd0.corrected.c1  = 1'h0;
  assign \cont.add.adder.bcd0.corrected.ci  = 1'h0;
  assign \cont.add.adder.bcd0.corrected.fa0.b  = 1'h0;
  assign \cont.add.adder.bcd0.corrected.fa0.ci  = 1'h0;
  assign \cont.add.adder.bcd0.corrected.fa0.co  = 1'h0;
  assign \cont.add.adder.bcd0.corrected.fa1.ci  = 1'h0;
  assign \cont.add.adder.bcd0.corrected.fa3.b  = 1'h0;
  assign { \cont.add.adder.bcd1.corrected.b [3], \cont.add.adder.bcd1.corrected.b [0] } = 2'h0;
  assign \cont.add.adder.bcd1.corrected.c1  = 1'h0;
  assign \cont.add.adder.bcd1.corrected.ci  = 1'h0;
  assign \cont.add.adder.bcd1.corrected.fa0.b  = 1'h0;
  assign \cont.add.adder.bcd1.corrected.fa0.ci  = 1'h0;
  assign \cont.add.adder.bcd1.corrected.fa0.co  = 1'h0;
  assign \cont.add.adder.bcd1.corrected.fa1.ci  = 1'h0;
  assign \cont.add.adder.bcd1.corrected.fa3.b  = 1'h0;
  assign { \cont.add.adder.bcd2.corrected.b [3], \cont.add.adder.bcd2.corrected.b [0] } = 2'h0;
  assign \cont.add.adder.bcd2.corrected.c1  = 1'h0;
  assign \cont.add.adder.bcd2.corrected.ci  = 1'h0;
  assign \cont.add.adder.bcd2.corrected.fa0.b  = 1'h0;
  assign \cont.add.adder.bcd2.corrected.fa0.ci  = 1'h0;
  assign \cont.add.adder.bcd2.corrected.fa0.co  = 1'h0;
  assign \cont.add.adder.bcd2.corrected.fa1.ci  = 1'h0;
  assign \cont.add.adder.bcd2.corrected.fa3.b  = 1'h0;
  assign { \cont.add.adder.bcd3.corrected.b [3], \cont.add.adder.bcd3.corrected.b [0] } = 2'h0;
  assign \cont.add.adder.bcd3.corrected.c1  = 1'h0;
  assign \cont.add.adder.bcd3.corrected.ci  = 1'h0;
  assign \cont.add.adder.bcd3.corrected.fa0.b  = 1'h0;
  assign \cont.add.adder.bcd3.corrected.fa0.ci  = 1'h0;
  assign \cont.add.adder.bcd3.corrected.fa0.co  = 1'h0;
  assign \cont.add.adder.bcd3.corrected.fa1.ci  = 1'h0;
  assign \cont.add.adder.bcd3.corrected.fa3.b  = 1'h0;
  assign \cont.add.adder.ci  = 1'h0;
  assign \cont.add.op  = 1'h0;
  assign \cont.clk  = \clk.hzX ;
  assign \cont.crash  = red;
  assign \cont.land  = green;
  assign \cont.rst  = reset;
  assign crash = red;
  assign disp_ctrl = \display.disp_ctrl ;
  assign \display.crash  = red;
  assign \display.green  = green;
  assign \display.info  = { 1'h0, ss5[6], 1'h1, ss5[4], ss6[6], ss5[5], ss5[5], ss7[0], 1'h0, ss6[6], 2'h3, ss6[3:2], ss6[2], ss6[0], 1'h0, ss5[6:4], ss5[5], ss5[2], 1'h0, ss5[2], 1'h0, ss3[6:0], 1'h0, ss2[6:0], 1'h0, ss1[6:0], 1'h0, ss0[6:0] };
  assign \display.land  = green;
  assign \display.negnum.a  = 16'h0000;
  assign \display.negnum.adder.a  = 16'h0000;
  assign \display.negnum.adder.bcd0.a  = 4'h0;
  assign \display.negnum.adder.bcd0.adder1.a  = 4'h0;
  assign \display.negnum.adder.bcd0.adder1.ci  = 1'h1;
  assign \display.negnum.adder.bcd0.adder1.fa0.a  = 1'h0;
  assign \display.negnum.adder.bcd0.adder1.fa0.ci  = 1'h1;
  assign \display.negnum.adder.bcd0.adder1.fa1.a  = 1'h0;
  assign \display.negnum.adder.bcd0.adder1.fa2.a  = 1'h0;
  assign \display.negnum.adder.bcd0.adder1.fa3.a  = 1'h0;
  assign \display.negnum.adder.bcd0.ci  = 1'h1;
  assign { \display.negnum.adder.bcd0.corrected.b [3], \display.negnum.adder.bcd0.corrected.b [0] } = 2'h0;
  assign \display.negnum.adder.bcd0.corrected.c1  = 1'h0;
  assign \display.negnum.adder.bcd0.corrected.ci  = 1'h0;
  assign \display.negnum.adder.bcd0.corrected.fa0.b  = 1'h0;
  assign \display.negnum.adder.bcd0.corrected.fa0.ci  = 1'h0;
  assign \display.negnum.adder.bcd0.corrected.fa0.co  = 1'h0;
  assign \display.negnum.adder.bcd0.corrected.fa1.ci  = 1'h0;
  assign \display.negnum.adder.bcd0.corrected.fa3.b  = 1'h0;
  assign \display.negnum.adder.bcd1.a  = 4'h0;
  assign \display.negnum.adder.bcd1.adder1.a  = 4'h0;
  assign \display.negnum.adder.bcd1.adder1.fa0.a  = 1'h0;
  assign \display.negnum.adder.bcd1.adder1.fa1.a  = 1'h0;
  assign \display.negnum.adder.bcd1.adder1.fa2.a  = 1'h0;
  assign \display.negnum.adder.bcd1.adder1.fa3.a  = 1'h0;
  assign { \display.negnum.adder.bcd1.corrected.b [3], \display.negnum.adder.bcd1.corrected.b [0] } = 2'h0;
  assign \display.negnum.adder.bcd1.corrected.c1  = 1'h0;
  assign \display.negnum.adder.bcd1.corrected.ci  = 1'h0;
  assign \display.negnum.adder.bcd1.corrected.fa0.b  = 1'h0;
  assign \display.negnum.adder.bcd1.corrected.fa0.ci  = 1'h0;
  assign \display.negnum.adder.bcd1.corrected.fa0.co  = 1'h0;
  assign \display.negnum.adder.bcd1.corrected.fa1.ci  = 1'h0;
  assign \display.negnum.adder.bcd1.corrected.fa3.b  = 1'h0;
  assign \display.negnum.adder.bcd2.a  = 4'h0;
  assign \display.negnum.adder.bcd2.adder1.a  = 4'h0;
  assign \display.negnum.adder.bcd2.adder1.fa0.a  = 1'h0;
  assign \display.negnum.adder.bcd2.adder1.fa1.a  = 1'h0;
  assign \display.negnum.adder.bcd2.adder1.fa2.a  = 1'h0;
  assign \display.negnum.adder.bcd2.adder1.fa3.a  = 1'h0;
  assign { \display.negnum.adder.bcd2.corrected.b [3], \display.negnum.adder.bcd2.corrected.b [0] } = 2'h0;
  assign \display.negnum.adder.bcd2.corrected.c1  = 1'h0;
  assign \display.negnum.adder.bcd2.corrected.ci  = 1'h0;
  assign \display.negnum.adder.bcd2.corrected.fa0.b  = 1'h0;
  assign \display.negnum.adder.bcd2.corrected.fa0.ci  = 1'h0;
  assign \display.negnum.adder.bcd2.corrected.fa0.co  = 1'h0;
  assign \display.negnum.adder.bcd2.corrected.fa1.ci  = 1'h0;
  assign \display.negnum.adder.bcd2.corrected.fa3.b  = 1'h0;
  assign \display.negnum.adder.bcd3.a  = 4'h0;
  assign \display.negnum.adder.bcd3.adder1.a  = 4'h0;
  assign \display.negnum.adder.bcd3.adder1.fa0.a  = 1'h0;
  assign \display.negnum.adder.bcd3.adder1.fa1.a  = 1'h0;
  assign \display.negnum.adder.bcd3.adder1.fa2.a  = 1'h0;
  assign \display.negnum.adder.bcd3.adder1.fa3.a  = 1'h0;
  assign { \display.negnum.adder.bcd3.corrected.b [3], \display.negnum.adder.bcd3.corrected.b [0] } = 2'h0;
  assign \display.negnum.adder.bcd3.corrected.c1  = 1'h0;
  assign \display.negnum.adder.bcd3.corrected.ci  = 1'h0;
  assign \display.negnum.adder.bcd3.corrected.fa0.b  = 1'h0;
  assign \display.negnum.adder.bcd3.corrected.fa0.ci  = 1'h0;
  assign \display.negnum.adder.bcd3.corrected.fa0.co  = 1'h0;
  assign \display.negnum.adder.bcd3.corrected.fa1.ci  = 1'h0;
  assign \display.negnum.adder.bcd3.corrected.fa3.b  = 1'h0;
  assign \display.negnum.adder.ci  = 1'h1;
  assign \display.negnum.op  = 1'h1;
  assign \display.num0.enable  = 1'h1;
  assign \display.num0.out  = ss0[6:0];
  assign \display.num1.out  = ss1[6:0];
  assign \display.num2.out  = ss2[6:0];
  assign { \display.out [31], \display.out [23:0] } = { 2'h0, ss2[6:0], 1'h0, ss1[6:0], 1'h0, ss0[6:0] };
  assign \display.red  = red;
  assign \display.rst  = reset;
  assign \display.ss0  = { 1'h0, ss0[6:0] };
  assign \display.ss1  = { 1'h0, ss1[6:0] };
  assign \display.ss2  = { 1'h0, ss2[6:0] };
  assign \display.ss3  = { 1'h0, ss3[6:0] };
  assign \display.ss5  = { 1'h0, ss5[6:4], ss5[5], ss5[2], 1'h0, ss5[2] };
  assign \display.ss6  = { 1'h0, ss6[6], 2'h3, ss6[3:2], ss6[2], ss6[0] };
  assign \display.ss7  = { 1'h0, ss5[6], 1'h1, ss5[4], ss6[6], ss5[5], ss5[5], ss7[0] };
  assign \display.thrust  = { 12'h000, \calc.fuel_c.b [3:0] };
  assign en = \cont.wen ;
  assign fuel_n = { 1'h0, \mem.fuel_n [14:0] };
  assign \inp.clk  = hz100;
  assign \inp.keyclk  = \display.clk ;
  assign \inp.keyin  = in;
  assign \inp.keyout [3:0] = keyout[3:0];
  assign \inp.press_state [1] = \display.clk ;
  assign \inp.rst  = reset;
  assign keyclock = \display.clk ;
  assign keyout[4] = \inp.keyout [4];
  assign land = green;
  assign \mem.alt_n [15] = 1'h0;
  assign \mem.clk  = \clk.hzX ;
  assign \mem.fuel_n [15] = 1'h0;
  assign \mem.rst  = reset;
  assign \mem.thrust  = { 12'h000, \calc.fuel_c.b [3:0] };
  assign \mem.thrust_n  = { 12'h000, thrust_n };
  assign \mem.wen  = \cont.wen ;
  assign ss0[7] = 1'h0;
  assign ss1[7] = 1'h0;
  assign ss2[7] = 1'h0;
  assign ss3[7] = 1'h0;
  assign { ss5[7], ss5[3], ss5[1:0] } = { 1'h0, ss5[5], 1'h0, ss5[2] };
  assign { ss6[7], ss6[5:4], ss6[1] } = { 3'h3, ss6[2] };
  assign ss7[7:1] = { 1'h0, ss5[6], 1'h1, ss5[4], ss6[6], ss5[5], ss5[5] };
  assign strobe = \clk.hzX ;
  assign thrust = { 12'h000, \calc.fuel_c.b [3:0] };
  assign vel_n = \mem.vel_n ;
endmodule
