Program header number 0 in `my.elf' is not of type PT_LOAD; ignoring.
Program header number 1 in `my.elf' low is 80000000
Program header number 1 in `my.elf' high is 8000197b
Program header number 2 in `my.elf' high is 80010f17
Set `ram TOP.ara_tb_verilator.dut.i_ara_soc.i_dram 10 0x80000000 0x100000 write with offset: 0x0 write with size: 0x10f18
Simulation of Ara
=================


Simulation running, end by pressing CTRL-c.
[388626] %Warning: ara_tb_verilator.sv:45: TOP.ara_tb_verilator: Core Test *** FAILED *** (tohost = 8704)
- /home/quswarabid/ara/hardware/tb/ara_tb_verilator.sv:51: Verilog $finish
Received $finish() from Verilog, shutting down simulation.
8000e110
00003843
80010d50
00004353

Simulation statistics
=====================
Executed cycles:  2f709
Wallclock time:   90.298 s
Simulation speed: 2151.91 cycles/s (2.15191 kHz)
