\hypertarget{group__ADC__regular__sampling__mode}{}\doxysection{ADC group regular sampling mode}
\label{group__ADC__regular__sampling__mode}\index{ADC group regular sampling mode@{ADC group regular sampling mode}}
Collaboration diagram for ADC group regular sampling mode\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__ADC__regular__sampling__mode_ga80d6e02e0529ad60ae612ac13875f328}{ADC\+\_\+\+SAMPLING\+\_\+\+MODE\+\_\+\+NORMAL}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group__ADC__regular__sampling__mode_ga0c65ed363b5488d372f51a76ec3d321b}{ADC\+\_\+\+SAMPLING\+\_\+\+MODE\+\_\+\+BULB}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4034a5f515ffc477133edc0672f3207e}{ADC\+\_\+\+CFGR2\+\_\+\+BULB}})
\item 
\#define \mbox{\hyperlink{group__ADC__regular__sampling__mode_gaea8643626ce3c10cc586db10b7744869}{ADC\+\_\+\+SAMPLING\+\_\+\+MODE\+\_\+\+TRIGGER\+\_\+\+CONTROLED}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba122b5165f806339c2616b0ca4ec55c}{ADC\+\_\+\+CFGR2\+\_\+\+SMPTRIG}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__ADC__regular__sampling__mode_ga0c65ed363b5488d372f51a76ec3d321b}\label{group__ADC__regular__sampling__mode_ga0c65ed363b5488d372f51a76ec3d321b}} 
\index{ADC group regular sampling mode@{ADC group regular sampling mode}!ADC\_SAMPLING\_MODE\_BULB@{ADC\_SAMPLING\_MODE\_BULB}}
\index{ADC\_SAMPLING\_MODE\_BULB@{ADC\_SAMPLING\_MODE\_BULB}!ADC group regular sampling mode@{ADC group regular sampling mode}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLING\_MODE\_BULB}{ADC\_SAMPLING\_MODE\_BULB}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLING\+\_\+\+MODE\+\_\+\+BULB~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4034a5f515ffc477133edc0672f3207e}{ADC\+\_\+\+CFGR2\+\_\+\+BULB}})}

ADC conversions sampling phase starts immediately after end of conversion, and stops upon trigger event. Note\+: First conversion is using minimal sampling time (see \mbox{\hyperlink{group__ADC__HAL__EC__CHANNEL__SAMPLINGTIME}{Channel -\/ Sampling time}}) \mbox{\Hypertarget{group__ADC__regular__sampling__mode_ga80d6e02e0529ad60ae612ac13875f328}\label{group__ADC__regular__sampling__mode_ga80d6e02e0529ad60ae612ac13875f328}} 
\index{ADC group regular sampling mode@{ADC group regular sampling mode}!ADC\_SAMPLING\_MODE\_NORMAL@{ADC\_SAMPLING\_MODE\_NORMAL}}
\index{ADC\_SAMPLING\_MODE\_NORMAL@{ADC\_SAMPLING\_MODE\_NORMAL}!ADC group regular sampling mode@{ADC group regular sampling mode}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLING\_MODE\_NORMAL}{ADC\_SAMPLING\_MODE\_NORMAL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLING\+\_\+\+MODE\+\_\+\+NORMAL~(0x00000000\+UL)}

ADC conversions sampling phase duration is defined using \mbox{\hyperlink{group__ADC__HAL__EC__CHANNEL__SAMPLINGTIME}{Channel -\/ Sampling time}} \mbox{\Hypertarget{group__ADC__regular__sampling__mode_gaea8643626ce3c10cc586db10b7744869}\label{group__ADC__regular__sampling__mode_gaea8643626ce3c10cc586db10b7744869}} 
\index{ADC group regular sampling mode@{ADC group regular sampling mode}!ADC\_SAMPLING\_MODE\_TRIGGER\_CONTROLED@{ADC\_SAMPLING\_MODE\_TRIGGER\_CONTROLED}}
\index{ADC\_SAMPLING\_MODE\_TRIGGER\_CONTROLED@{ADC\_SAMPLING\_MODE\_TRIGGER\_CONTROLED}!ADC group regular sampling mode@{ADC group regular sampling mode}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLING\_MODE\_TRIGGER\_CONTROLED}{ADC\_SAMPLING\_MODE\_TRIGGER\_CONTROLED}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLING\+\_\+\+MODE\+\_\+\+TRIGGER\+\_\+\+CONTROLED~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba122b5165f806339c2616b0ca4ec55c}{ADC\+\_\+\+CFGR2\+\_\+\+SMPTRIG}})}

ADC conversions sampling phase is controlled by trigger events\+: Trigger rising edge = start sampling Trigger falling edge = stop sampling and start conversion 