Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Apr 17 20:54:37 2024
| Host         : LAPTOP-S0NU6TDL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       83          
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     4           
TIMING-20  Warning           Non-clocked latch                 3           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (3)

1. checking no_clock (104)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: pio9 (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: clk_div_u0/clkout_r_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mag/nolabel_line13/i2c_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_tx_u0/cnter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_tx_u0/cnter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_tx_u0/cnter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_tx_u0/fsm_statu_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_tx_u0/fsm_statu_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_tx_u0/fsm_statu_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (3)
----------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.590        0.000                      0                  109        0.138        0.000                      0                  109       41.160        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.590        0.000                      0                  109        0.138        0.000                      0                  109       41.160        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.590ns  (required time - arrival time)
  Source:                 mag/ctr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/ctr_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.996ns (23.207%)  route 3.296ns (76.793%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566     5.110    mag/CLK
    SLICE_X32Y48         FDCE                                         r  mag/ctr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 f  mag/ctr_reg[17]/Q
                         net (fo=2, routed)           1.012     6.541    mag/ctr_reg_n_0_[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.299     6.840 f  mag/FSM_sequential_state_num[2]_i_5/O
                         net (fo=2, routed)           0.590     7.430    mag/FSM_sequential_state_num[2]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.554 f  mag/FSM_sequential_state_num[2]_i_2/O
                         net (fo=8, routed)           0.837     8.391    mag/FSM_sequential_state_num[2]_i_2_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.154     8.545 r  mag/ctr[23]_i_1/O
                         net (fo=24, routed)          0.856     9.402    mag/ctr_0
    SLICE_X34Y49         FDCE                                         r  mag/ctr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.445    88.140    mag/CLK
    SLICE_X34Y49         FDCE                                         r  mag/ctr_reg[19]/C
                         clock pessimism              0.259    88.399    
                         clock uncertainty           -0.035    88.364    
    SLICE_X34Y49         FDCE (Setup_fdce_C_CE)      -0.372    87.992    mag/ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         87.992    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                 78.590    

Slack (MET) :             78.590ns  (required time - arrival time)
  Source:                 mag/ctr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/ctr_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.996ns (23.207%)  route 3.296ns (76.793%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566     5.110    mag/CLK
    SLICE_X32Y48         FDCE                                         r  mag/ctr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 f  mag/ctr_reg[17]/Q
                         net (fo=2, routed)           1.012     6.541    mag/ctr_reg_n_0_[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.299     6.840 f  mag/FSM_sequential_state_num[2]_i_5/O
                         net (fo=2, routed)           0.590     7.430    mag/FSM_sequential_state_num[2]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.554 f  mag/FSM_sequential_state_num[2]_i_2/O
                         net (fo=8, routed)           0.837     8.391    mag/FSM_sequential_state_num[2]_i_2_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.154     8.545 r  mag/ctr[23]_i_1/O
                         net (fo=24, routed)          0.856     9.402    mag/ctr_0
    SLICE_X34Y49         FDCE                                         r  mag/ctr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.445    88.140    mag/CLK
    SLICE_X34Y49         FDCE                                         r  mag/ctr_reg[20]/C
                         clock pessimism              0.259    88.399    
                         clock uncertainty           -0.035    88.364    
    SLICE_X34Y49         FDCE (Setup_fdce_C_CE)      -0.372    87.992    mag/ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         87.992    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                 78.590    

Slack (MET) :             78.590ns  (required time - arrival time)
  Source:                 mag/ctr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/ctr_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.996ns (23.207%)  route 3.296ns (76.793%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566     5.110    mag/CLK
    SLICE_X32Y48         FDCE                                         r  mag/ctr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 f  mag/ctr_reg[17]/Q
                         net (fo=2, routed)           1.012     6.541    mag/ctr_reg_n_0_[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.299     6.840 f  mag/FSM_sequential_state_num[2]_i_5/O
                         net (fo=2, routed)           0.590     7.430    mag/FSM_sequential_state_num[2]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.554 f  mag/FSM_sequential_state_num[2]_i_2/O
                         net (fo=8, routed)           0.837     8.391    mag/FSM_sequential_state_num[2]_i_2_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.154     8.545 r  mag/ctr[23]_i_1/O
                         net (fo=24, routed)          0.856     9.402    mag/ctr_0
    SLICE_X34Y49         FDCE                                         r  mag/ctr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.445    88.140    mag/CLK
    SLICE_X34Y49         FDCE                                         r  mag/ctr_reg[22]/C
                         clock pessimism              0.259    88.399    
                         clock uncertainty           -0.035    88.364    
    SLICE_X34Y49         FDCE (Setup_fdce_C_CE)      -0.372    87.992    mag/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         87.992    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                 78.590    

Slack (MET) :             78.590ns  (required time - arrival time)
  Source:                 mag/ctr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/ctr_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.996ns (23.207%)  route 3.296ns (76.793%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566     5.110    mag/CLK
    SLICE_X32Y48         FDCE                                         r  mag/ctr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 f  mag/ctr_reg[17]/Q
                         net (fo=2, routed)           1.012     6.541    mag/ctr_reg_n_0_[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.299     6.840 f  mag/FSM_sequential_state_num[2]_i_5/O
                         net (fo=2, routed)           0.590     7.430    mag/FSM_sequential_state_num[2]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.554 f  mag/FSM_sequential_state_num[2]_i_2/O
                         net (fo=8, routed)           0.837     8.391    mag/FSM_sequential_state_num[2]_i_2_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.154     8.545 r  mag/ctr[23]_i_1/O
                         net (fo=24, routed)          0.856     9.402    mag/ctr_0
    SLICE_X34Y49         FDCE                                         r  mag/ctr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.445    88.140    mag/CLK
    SLICE_X34Y49         FDCE                                         r  mag/ctr_reg[23]/C
                         clock pessimism              0.259    88.399    
                         clock uncertainty           -0.035    88.364    
    SLICE_X34Y49         FDCE (Setup_fdce_C_CE)      -0.372    87.992    mag/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         87.992    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                 78.590    

Slack (MET) :             78.612ns  (required time - arrival time)
  Source:                 mag/ctr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/ctr_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.996ns (23.437%)  route 3.254ns (76.563%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 88.141 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566     5.110    mag/CLK
    SLICE_X32Y48         FDCE                                         r  mag/ctr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 f  mag/ctr_reg[17]/Q
                         net (fo=2, routed)           1.012     6.541    mag/ctr_reg_n_0_[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.299     6.840 f  mag/FSM_sequential_state_num[2]_i_5/O
                         net (fo=2, routed)           0.590     7.430    mag/FSM_sequential_state_num[2]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.554 f  mag/FSM_sequential_state_num[2]_i_2/O
                         net (fo=8, routed)           0.837     8.391    mag/FSM_sequential_state_num[2]_i_2_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.154     8.545 r  mag/ctr[23]_i_1/O
                         net (fo=24, routed)          0.814     9.360    mag/ctr_0
    SLICE_X32Y49         FDCE                                         r  mag/ctr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.446    88.141    mag/CLK
    SLICE_X32Y49         FDCE                                         r  mag/ctr_reg[18]/C
                         clock pessimism              0.274    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X32Y49         FDCE (Setup_fdce_C_CE)      -0.408    87.972    mag/ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         87.972    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                 78.612    

Slack (MET) :             78.612ns  (required time - arrival time)
  Source:                 mag/ctr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/ctr_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.996ns (23.437%)  route 3.254ns (76.563%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 88.141 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566     5.110    mag/CLK
    SLICE_X32Y48         FDCE                                         r  mag/ctr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 f  mag/ctr_reg[17]/Q
                         net (fo=2, routed)           1.012     6.541    mag/ctr_reg_n_0_[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.299     6.840 f  mag/FSM_sequential_state_num[2]_i_5/O
                         net (fo=2, routed)           0.590     7.430    mag/FSM_sequential_state_num[2]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.554 f  mag/FSM_sequential_state_num[2]_i_2/O
                         net (fo=8, routed)           0.837     8.391    mag/FSM_sequential_state_num[2]_i_2_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.154     8.545 r  mag/ctr[23]_i_1/O
                         net (fo=24, routed)          0.814     9.360    mag/ctr_0
    SLICE_X32Y49         FDCE                                         r  mag/ctr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.446    88.141    mag/CLK
    SLICE_X32Y49         FDCE                                         r  mag/ctr_reg[21]/C
                         clock pessimism              0.274    88.415    
                         clock uncertainty           -0.035    88.380    
    SLICE_X32Y49         FDCE (Setup_fdce_C_CE)      -0.408    87.972    mag/ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         87.972    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                 78.612    

Slack (MET) :             78.653ns  (required time - arrival time)
  Source:                 mag/ctr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/ctr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.996ns (23.673%)  route 3.211ns (76.327%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566     5.110    mag/CLK
    SLICE_X32Y48         FDCE                                         r  mag/ctr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 f  mag/ctr_reg[17]/Q
                         net (fo=2, routed)           1.012     6.541    mag/ctr_reg_n_0_[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.299     6.840 f  mag/FSM_sequential_state_num[2]_i_5/O
                         net (fo=2, routed)           0.590     7.430    mag/FSM_sequential_state_num[2]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.554 f  mag/FSM_sequential_state_num[2]_i_2/O
                         net (fo=8, routed)           0.837     8.391    mag/FSM_sequential_state_num[2]_i_2_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.154     8.545 r  mag/ctr[23]_i_1/O
                         net (fo=24, routed)          0.772     9.317    mag/ctr_0
    SLICE_X32Y45         FDCE                                         r  mag/ctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.445    88.140    mag/CLK
    SLICE_X32Y45         FDCE                                         r  mag/ctr_reg[0]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X32Y45         FDCE (Setup_fdce_C_CE)      -0.408    87.971    mag/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         87.971    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 78.653    

Slack (MET) :             78.653ns  (required time - arrival time)
  Source:                 mag/ctr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/ctr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.996ns (23.673%)  route 3.211ns (76.327%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566     5.110    mag/CLK
    SLICE_X32Y48         FDCE                                         r  mag/ctr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 f  mag/ctr_reg[17]/Q
                         net (fo=2, routed)           1.012     6.541    mag/ctr_reg_n_0_[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.299     6.840 f  mag/FSM_sequential_state_num[2]_i_5/O
                         net (fo=2, routed)           0.590     7.430    mag/FSM_sequential_state_num[2]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.554 f  mag/FSM_sequential_state_num[2]_i_2/O
                         net (fo=8, routed)           0.837     8.391    mag/FSM_sequential_state_num[2]_i_2_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.154     8.545 r  mag/ctr[23]_i_1/O
                         net (fo=24, routed)          0.772     9.317    mag/ctr_0
    SLICE_X32Y45         FDCE                                         r  mag/ctr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.445    88.140    mag/CLK
    SLICE_X32Y45         FDCE                                         r  mag/ctr_reg[1]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X32Y45         FDCE (Setup_fdce_C_CE)      -0.408    87.971    mag/ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         87.971    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 78.653    

Slack (MET) :             78.653ns  (required time - arrival time)
  Source:                 mag/ctr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/ctr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.996ns (23.673%)  route 3.211ns (76.327%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566     5.110    mag/CLK
    SLICE_X32Y48         FDCE                                         r  mag/ctr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 f  mag/ctr_reg[17]/Q
                         net (fo=2, routed)           1.012     6.541    mag/ctr_reg_n_0_[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.299     6.840 f  mag/FSM_sequential_state_num[2]_i_5/O
                         net (fo=2, routed)           0.590     7.430    mag/FSM_sequential_state_num[2]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.554 f  mag/FSM_sequential_state_num[2]_i_2/O
                         net (fo=8, routed)           0.837     8.391    mag/FSM_sequential_state_num[2]_i_2_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.154     8.545 r  mag/ctr[23]_i_1/O
                         net (fo=24, routed)          0.772     9.317    mag/ctr_0
    SLICE_X32Y45         FDCE                                         r  mag/ctr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.445    88.140    mag/CLK
    SLICE_X32Y45         FDCE                                         r  mag/ctr_reg[2]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X32Y45         FDCE (Setup_fdce_C_CE)      -0.408    87.971    mag/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         87.971    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 78.653    

Slack (MET) :             78.653ns  (required time - arrival time)
  Source:                 mag/ctr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/ctr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.996ns (23.673%)  route 3.211ns (76.327%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566     5.110    mag/CLK
    SLICE_X32Y48         FDCE                                         r  mag/ctr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.419     5.529 f  mag/ctr_reg[17]/Q
                         net (fo=2, routed)           1.012     6.541    mag/ctr_reg_n_0_[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.299     6.840 f  mag/FSM_sequential_state_num[2]_i_5/O
                         net (fo=2, routed)           0.590     7.430    mag/FSM_sequential_state_num[2]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.554 f  mag/FSM_sequential_state_num[2]_i_2/O
                         net (fo=8, routed)           0.837     8.391    mag/FSM_sequential_state_num[2]_i_2_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.154     8.545 r  mag/ctr[23]_i_1/O
                         net (fo=24, routed)          0.772     9.317    mag/ctr_0
    SLICE_X32Y45         FDCE                                         r  mag/ctr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.445    88.140    mag/CLK
    SLICE_X32Y45         FDCE                                         r  mag/ctr_reg[3]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X32Y45         FDCE (Setup_fdce_C_CE)      -0.408    87.971    mag/ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         87.971    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 78.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mag/nolabel_line13/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/nolabel_line13/counter2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    mag/nolabel_line13/CLK
    SLICE_X35Y45         FDRE                                         r  mag/nolabel_line13/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mag/nolabel_line13/counter2_reg[1]/Q
                         net (fo=6, routed)           0.086     1.693    mag/nolabel_line13/counter2[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.738 r  mag/nolabel_line13/counter2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.738    mag/nolabel_line13/p_1_in[5]
    SLICE_X34Y45         FDRE                                         r  mag/nolabel_line13/counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.831     1.980    mag/nolabel_line13/CLK
    SLICE_X34Y45         FDRE                                         r  mag/nolabel_line13/counter2_reg[5]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.600    mag/nolabel_line13/counter2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 clk_div_u0/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u0/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    clk_div_u0/CLK
    SLICE_X37Y51         FDCE                                         r  clk_div_u0/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  clk_div_u0/cnter_reg[7]/Q
                         net (fo=5, routed)           0.082     1.688    clk_div_u0/cnter_reg_n_0_[7]
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.733 r  clk_div_u0/cnter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.733    clk_div_u0/cnter[9]
    SLICE_X36Y51         FDCE                                         r  clk_div_u0/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.980    clk_div_u0/CLK
    SLICE_X36Y51         FDCE                                         r  clk_div_u0/cnter_reg[9]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.092     1.571    clk_div_u0/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 mag/FSM_sequential_state_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.209ns (34.343%)  route 0.400ns (65.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.561     1.465    mag/CLK
    SLICE_X34Y51         FDCE                                         r  mag/FSM_sequential_state_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  mag/FSM_sequential_state_num_reg[1]/Q
                         net (fo=19, routed)          0.400     2.028    mag/state_num[1]
    SLICE_X30Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.073 r  mag/reg_in[1]_i_1/O
                         net (fo=1, routed)           0.000     2.073    mag/reg_in[1]_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  mag/reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.833     1.982    mag/CLK
    SLICE_X30Y49         FDRE                                         r  mag/reg_in_reg[1]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.121     1.858    mag/reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 clk_div_u0/cnter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u0/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    clk_div_u0/CLK
    SLICE_X37Y51         FDCE                                         r  clk_div_u0/cnter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.128     1.594 r  clk_div_u0/cnter_reg[6]/Q
                         net (fo=4, routed)           0.082     1.676    clk_div_u0/cnter_reg_n_0_[6]
    SLICE_X37Y51         LUT6 (Prop_lut6_I3_O)        0.099     1.775 r  clk_div_u0/cnter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.775    clk_div_u0/cnter[7]
    SLICE_X37Y51         FDCE                                         r  clk_div_u0/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.980    clk_div_u0/CLK
    SLICE_X37Y51         FDCE                                         r  clk_div_u0/cnter_reg[7]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X37Y51         FDCE (Hold_fdce_C_D)         0.092     1.558    clk_div_u0/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mag/nolabel_line13/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/nolabel_line13/counter2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.187ns (51.737%)  route 0.174ns (48.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    mag/nolabel_line13/CLK
    SLICE_X35Y45         FDRE                                         r  mag/nolabel_line13/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mag/nolabel_line13/counter2_reg[1]/Q
                         net (fo=6, routed)           0.174     1.781    mag/nolabel_line13/counter2[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.046     1.827 r  mag/nolabel_line13/counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    mag/nolabel_line13/p_1_in[2]
    SLICE_X34Y45         FDRE                                         r  mag/nolabel_line13/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.831     1.980    mag/nolabel_line13/CLK
    SLICE_X34Y45         FDRE                                         r  mag/nolabel_line13/counter2_reg[2]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.131     1.610    mag/nolabel_line13/counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 mag/nolabel_line13/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/nolabel_line13/counter2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.190ns (51.844%)  route 0.176ns (48.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    mag/nolabel_line13/CLK
    SLICE_X35Y45         FDRE                                         r  mag/nolabel_line13/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mag/nolabel_line13/counter2_reg[1]/Q
                         net (fo=6, routed)           0.176     1.783    mag/nolabel_line13/counter2[1]
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.049     1.832 r  mag/nolabel_line13/counter2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.832    mag/nolabel_line13/p_1_in[4]
    SLICE_X34Y45         FDRE                                         r  mag/nolabel_line13/counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.831     1.980    mag/nolabel_line13/CLK
    SLICE_X34Y45         FDRE                                         r  mag/nolabel_line13/counter2_reg[4]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.131     1.610    mag/nolabel_line13/counter2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mag/FSM_sequential_state_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/bool_init_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.209ns (33.868%)  route 0.408ns (66.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.561     1.465    mag/CLK
    SLICE_X34Y51         FDCE                                         r  mag/FSM_sequential_state_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  mag/FSM_sequential_state_num_reg[1]/Q
                         net (fo=19, routed)          0.408     2.037    mag/state_num[1]
    SLICE_X30Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.082 r  mag/bool_init_i_1/O
                         net (fo=1, routed)           0.000     2.082    mag/bool_init_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  mag/bool_init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.833     1.982    mag/CLK
    SLICE_X30Y49         FDRE                                         r  mag/bool_init_reg/C
                         clock pessimism             -0.245     1.737    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.120     1.857    mag/bool_init_reg
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mag/nolabel_line13/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/nolabel_line13/counter2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.313%)  route 0.176ns (48.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    mag/nolabel_line13/CLK
    SLICE_X35Y45         FDRE                                         r  mag/nolabel_line13/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mag/nolabel_line13/counter2_reg[1]/Q
                         net (fo=6, routed)           0.176     1.783    mag/nolabel_line13/counter2[1]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.045     1.828 r  mag/nolabel_line13/counter2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    mag/nolabel_line13/p_1_in[3]
    SLICE_X34Y45         FDRE                                         r  mag/nolabel_line13/counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.831     1.980    mag/nolabel_line13/CLK
    SLICE_X34Y45         FDRE                                         r  mag/nolabel_line13/counter2_reg[3]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.600    mag/nolabel_line13/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 mag/FSM_sequential_state_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.212ns (34.389%)  route 0.404ns (65.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.561     1.465    mag/CLK
    SLICE_X34Y51         FDCE                                         r  mag/FSM_sequential_state_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  mag/FSM_sequential_state_num_reg[2]/Q
                         net (fo=42, routed)          0.404     2.033    mag/state_num[2]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.048     2.081 r  mag/data_in[1]_i_1/O
                         net (fo=1, routed)           0.000     2.081    mag/data_in[1]
    SLICE_X31Y49         FDRE                                         r  mag/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.833     1.982    mag/CLK
    SLICE_X31Y49         FDRE                                         r  mag/data_in_reg[1]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.107     1.844    mag/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clk_div_u0/cnter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u0/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    clk_div_u0/CLK
    SLICE_X36Y51         FDCE                                         r  clk_div_u0/cnter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.128     1.594 r  clk_div_u0/cnter_reg[3]/Q
                         net (fo=5, routed)           0.105     1.699    clk_div_u0/cnter_reg_n_0_[3]
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.099     1.798 r  clk_div_u0/cnter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    clk_div_u0/cnter[4]
    SLICE_X36Y51         FDCE                                         r  clk_div_u0/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.980    clk_div_u0/CLK
    SLICE_X36Y51         FDCE                                         r  clk_div_u0/cnter_reg[4]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.092     1.558    clk_div_u0/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         83.330      79.330     XADC_X0Y0      ADC1/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X36Y50   clk_div_u0/clkout_r_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X36Y50   clk_div_u0/cnter_reg[0]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X36Y51   clk_div_u0/cnter_reg[1]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X36Y51   clk_div_u0/cnter_reg[2]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X36Y51   clk_div_u0/cnter_reg[3]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X36Y51   clk_div_u0/cnter_reg[4]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X37Y51   clk_div_u0/cnter_reg[5]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X37Y51   clk_div_u0/cnter_reg[6]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X36Y50   clk_div_u0/clkout_r_reg/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X36Y50   clk_div_u0/clkout_r_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X36Y50   clk_div_u0/cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X36Y50   clk_div_u0/cnter_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X36Y51   clk_div_u0/cnter_reg[1]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X36Y51   clk_div_u0/cnter_reg[1]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X36Y51   clk_div_u0/cnter_reg[2]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X36Y51   clk_div_u0/cnter_reg[2]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X36Y51   clk_div_u0/cnter_reg[3]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X36Y51   clk_div_u0/cnter_reg[3]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X36Y50   clk_div_u0/clkout_r_reg/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X36Y50   clk_div_u0/clkout_r_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X36Y50   clk_div_u0/cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X36Y50   clk_div_u0/cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X36Y51   clk_div_u0/cnter_reg[1]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X36Y51   clk_div_u0/cnter_reg[1]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X36Y51   clk_div_u0/cnter_reg[2]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X36Y51   clk_div_u0/cnter_reg[2]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X36Y51   clk_div_u0/cnter_reg[3]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X36Y51   clk_div_u0/cnter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mag/nolabel_line13/i2c_scl_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 4.095ns (43.235%)  route 5.376ns (56.765%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE                         0.000     0.000 r  mag/nolabel_line13/i2c_scl_enable_reg/C
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  mag/nolabel_line13/i2c_scl_enable_reg/Q
                         net (fo=1, routed)           0.847     1.306    mag/nolabel_line13/i2c_scl_enable
    SLICE_X29Y51         LUT2 (Prop_lut2_I0_O)        0.124     1.430 r  mag/nolabel_line13/i2c_scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.529     5.959    i2c_scl_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512     9.471 r  i2c_scl_OBUF_inst/O
                         net (fo=0)                   0.000     9.471    i2c_scl
    A16                                                               r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.783ns  (logic 4.083ns (46.491%)  route 4.700ns (53.509%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE                         0.000     0.000 r  uart_ready_reg/C
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  uart_ready_reg/Q
                         net (fo=5, routed)           4.700     5.119    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.664     8.783 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.783    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            uart_tx_u0/cnter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.359ns  (logic 1.936ns (23.162%)  route 6.423ns (76.838%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  pio9_IBUF_inst/O
                         net (fo=29, routed)          5.647     7.112    uart_tx_u0/led_OBUF[0]
    SLICE_X30Y54         LUT4 (Prop_lut4_I3_O)        0.150     7.262 r  uart_tx_u0/cnter[2]_i_2/O
                         net (fo=1, routed)           0.440     7.702    uart_tx_u0/cnter[2]_i_2_n_0
    SLICE_X30Y54         LUT5 (Prop_lut5_I3_O)        0.321     8.023 r  uart_tx_u0/cnter[2]_i_1/O
                         net (fo=1, routed)           0.336     8.359    uart_tx_u0/cnter[2]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  uart_tx_u0/cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/nolabel_line13/write_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 3.978ns (51.288%)  route 3.778ns (48.712%))
  Logic Levels:           2  (FDCE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE                         0.000     0.000 r  mag/nolabel_line13/write_enable_reg/C
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  mag/nolabel_line13/write_enable_reg/Q
                         net (fo=2, routed)           3.778     4.237    i2c_sda_IOBUF_inst/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.755 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.755    i2c_sda
    L3                                                                r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_u0/tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            pio21
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.539ns  (logic 3.966ns (52.603%)  route 3.573ns (47.397%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDPE                         0.000     0.000 r  uart_tx_u0/tx_reg/C
    SLICE_X31Y54         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_tx_u0/tx_reg/Q
                         net (fo=1, routed)           3.573     4.029    pio21_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.510     7.539 r  pio21_OBUF_inst/O
                         net (fo=0)                   0.000     7.539    pio21
    N1                                                                r  pio21 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 4.973ns (67.418%)  route 2.403ns (32.582%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  pio9_IBUF_inst/O
                         net (fo=29, routed)          2.403     3.869    led_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.508     7.377 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.377    led[0]
    A17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            uart_tx_u0/cnter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 1.589ns (23.123%)  route 5.283ns (76.877%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  pio9_IBUF_inst/O
                         net (fo=29, routed)          5.283     6.748    uart_tx_u0/led_OBUF[0]
    SLICE_X30Y54         LUT5 (Prop_lut5_I3_O)        0.124     6.872 r  uart_tx_u0/cnter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.872    uart_tx_u0/cnter[0]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  uart_tx_u0/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            uart_tx_u0/cnter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 1.589ns (23.224%)  route 5.253ns (76.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  pio9_IBUF_inst/O
                         net (fo=29, routed)          5.253     6.718    uart_tx_u0/led_OBUF[0]
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.842 r  uart_tx_u0/cnter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.842    uart_tx_u0/cnter[1]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  uart_tx_u0/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            uart_tx_u0/fsm_statu_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.797ns  (logic 1.589ns (23.380%)  route 5.208ns (76.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  pio9_IBUF_inst/O
                         net (fo=29, routed)          5.208     6.673    uart_tx_u0/led_OBUF[0]
    SLICE_X29Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.797 r  uart_tx_u0/fsm_statu[0]_i_1/O
                         net (fo=1, routed)           0.000     6.797    uart_tx_u0/fsm_statu[0]_i_1_n_0
    SLICE_X29Y53         FDCE                                         r  uart_tx_u0/fsm_statu_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            uart_tx_u0/fsm_statu_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.626ns  (logic 1.589ns (23.983%)  route 5.037ns (76.017%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  pio9_IBUF_inst/O
                         net (fo=29, routed)          5.037     6.502    uart_tx_u0/led_OBUF[0]
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.626 r  uart_tx_u0/fsm_statu[2]_i_1/O
                         net (fo=1, routed)           0.000     6.626    uart_tx_u0/fsm_statu[2]_i_1_n_0
    SLICE_X30Y53         FDCE                                         r  uart_tx_u0/fsm_statu_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mag/nolabel_line13/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/nolabel_line13/FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE                         0.000     0.000 r  mag/nolabel_line13/FSM_onehot_state_reg[8]/C
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/FSM_onehot_state_reg[8]/Q
                         net (fo=9, routed)           0.135     0.276    mag/nolabel_line13/FSM_onehot_state_reg_n_0_[8]
    SLICE_X31Y50         FDCE                                         r  mag/nolabel_line13/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/nolabel_line13/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/nolabel_line13/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (54.971%)  route 0.134ns (45.029%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE                         0.000     0.000 r  mag/nolabel_line13/FSM_onehot_state_reg[3]/C
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mag/nolabel_line13/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.134     0.298    mag/nolabel_line13/FSM_onehot_state_reg_n_0_[3]
    SLICE_X30Y50         FDCE                                         r  mag/nolabel_line13/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/nolabel_line13/saved_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mag/nolabel_line13/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.774%)  route 0.160ns (46.226%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE                         0.000     0.000 r  mag/nolabel_line13/saved_addr_reg[0]/C
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mag/nolabel_line13/saved_addr_reg[0]/Q
                         net (fo=4, routed)           0.160     0.301    mag/nolabel_line13/saved_addr[0]
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.346 r  mag/nolabel_line13/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.346    mag/nolabel_line13/FSM_onehot_state[1]_i_1_n_0
    SLICE_X30Y50         FDCE                                         r  mag/nolabel_line13/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/nolabel_line13/counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/nolabel_line13/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.873%)  route 0.166ns (47.127%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE                         0.000     0.000 r  mag/nolabel_line13/counter_reg[4]/C
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/counter_reg[4]/Q
                         net (fo=6, routed)           0.166     0.307    mag/nolabel_line13/counter_reg_n_0_[4]
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.352 r  mag/nolabel_line13/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.352    mag/nolabel_line13/counter[4]_i_1_n_0
    SLICE_X28Y52         FDCE                                         r  mag/nolabel_line13/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/nolabel_line13/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/nolabel_line13/write_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.209ns (59.249%)  route 0.144ns (40.751%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE                         0.000     0.000 r  mag/nolabel_line13/FSM_onehot_state_reg[7]/C
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mag/nolabel_line13/FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.144     0.308    mag/nolabel_line13/FSM_onehot_state_reg_n_0_[7]
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.353 r  mag/nolabel_line13/write_enable_i_1/O
                         net (fo=1, routed)           0.000     0.353    mag/nolabel_line13/write_enable_i_1_n_0
    SLICE_X29Y50         FDCE                                         r  mag/nolabel_line13/write_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/nolabel_line13/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/nolabel_line13/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE                         0.000     0.000 r  mag/nolabel_line13/data_out_reg[6]/C
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/data_out_reg[6]/Q
                         net (fo=3, routed)           0.168     0.309    mag/nolabel_line13/D[6]
    SLICE_X29Y52         LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  mag/nolabel_line13/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.354    mag/nolabel_line13/data_out[6]_i_1_n_0
    SLICE_X29Y52         FDCE                                         r  mag/nolabel_line13/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/nolabel_line13/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/nolabel_line13/FSM_onehot_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE                         0.000     0.000 r  mag/nolabel_line13/FSM_onehot_state_reg[4]/C
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.170     0.311    mag/nolabel_line13/FSM_onehot_state_reg_n_0_[4]
    SLICE_X31Y50         LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  mag/nolabel_line13/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000     0.356    mag/nolabel_line13/FSM_onehot_state[9]_i_1_n_0
    SLICE_X31Y50         FDPE                                         r  mag/nolabel_line13/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            byte_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE                         0.000     0.000 r  byte_counter_reg[0]/C
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  byte_counter_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    byte_counter_reg_n_0_[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.043     0.357 r  byte_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.357    p_0_in[3]
    SLICE_X28Y53         FDCE                                         r  byte_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            byte_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE                         0.000     0.000 r  byte_counter_reg[0]/C
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  byte_counter_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    byte_counter_reg_n_0_[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.359 r  byte_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    p_0_in[2]
    SLICE_X28Y53         FDCE                                         r  byte_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/nolabel_line13/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/nolabel_line13/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE                         0.000     0.000 r  mag/nolabel_line13/data_out_reg[1]/C
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/data_out_reg[1]/Q
                         net (fo=3, routed)           0.180     0.321    mag/nolabel_line13/D[1]
    SLICE_X31Y52         LUT6 (Prop_lut6_I4_O)        0.045     0.366 r  mag/nolabel_line13/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    mag/nolabel_line13/data_out[1]_i_1_n_0
    SLICE_X31Y52         FDCE                                         r  mag/nolabel_line13/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mag/nolabel_line13/i2c_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.576ns  (logic 4.092ns (42.729%)  route 5.484ns (57.271%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.564     5.108    mag/nolabel_line13/CLK
    SLICE_X35Y46         FDRE                                         r  mag/nolabel_line13/i2c_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  mag/nolabel_line13/i2c_clk_reg/Q
                         net (fo=3, routed)           0.955     6.519    mag/nolabel_line13/i2c_clk_reg_0
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.643 r  mag/nolabel_line13/i2c_scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.529    11.172    i2c_scl_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512    14.684 r  i2c_scl_OBUF_inst/O
                         net (fo=0)                   0.000    14.684    i2c_scl
    A16                                                               r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/nolabel_line13/sda_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.155ns  (logic 0.828ns (26.243%)  route 2.327ns (73.757%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.554     5.098    mag/CLK
    SLICE_X32Y50         FDRE                                         r  mag/reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  mag/reg_in_reg[0]/Q
                         net (fo=2, routed)           0.821     6.375    mag/nolabel_line13/sda_out_i_2_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.499 r  mag/nolabel_line13/sda_out_i_7/O
                         net (fo=1, routed)           0.689     7.188    mag/nolabel_line13/sda_out_i_7_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.312 r  mag/nolabel_line13/sda_out_i_2/O
                         net (fo=1, routed)           0.817     8.129    mag/nolabel_line13/sda_out_i_2_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.253 r  mag/nolabel_line13/sda_out_i_1/O
                         net (fo=1, routed)           0.000     8.253    mag/nolabel_line13/sda_out_i_1_n_0
    SLICE_X29Y51         FDPE                                         r  mag/nolabel_line13/sda_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.789ns  (logic 1.214ns (43.528%)  route 1.575ns (56.472%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.534     5.078    ADC1/dclk_in
    XADC_X0Y0            XADC                                         r  ADC1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.292 r  ADC1/inst/DO[12]
                         net (fo=1, routed)           1.575     7.867    ADC_data[12]
    SLICE_X30Y56         FDRE                                         r  uart_tx_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.668ns  (logic 1.214ns (45.499%)  route 1.454ns (54.501%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.534     5.078    ADC1/dclk_in
    XADC_X0Y0            XADC                                         r  ADC1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.292 r  ADC1/inst/DO[14]
                         net (fo=1, routed)           1.454     7.746    ADC_data[14]
    SLICE_X30Y56         FDRE                                         r  uart_tx_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.655ns  (logic 1.214ns (45.722%)  route 1.441ns (54.278%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.534     5.078    ADC1/dclk_in
    XADC_X0Y0            XADC                                         r  ADC1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.292 r  ADC1/inst/DO[8]
                         net (fo=1, routed)           1.441     7.733    ADC_data[8]
    SLICE_X28Y56         FDRE                                         r  uart_tx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.650ns  (logic 1.214ns (45.806%)  route 1.436ns (54.194%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.534     5.078    ADC1/dclk_in
    XADC_X0Y0            XADC                                         r  ADC1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.292 r  ADC1/inst/DO[13]
                         net (fo=1, routed)           1.436     7.728    ADC_data[13]
    SLICE_X30Y56         FDRE                                         r  uart_tx_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.639ns  (logic 1.214ns (45.994%)  route 1.425ns (54.006%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.534     5.078    ADC1/dclk_in
    XADC_X0Y0            XADC                                         r  ADC1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      1.214     6.292 r  ADC1/inst/DO[0]
                         net (fo=1, routed)           1.425     7.717    ADC_data[0]
    SLICE_X29Y56         FDRE                                         r  uart_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.611ns  (logic 1.214ns (46.487%)  route 1.397ns (53.513%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.534     5.078    ADC1/dclk_in
    XADC_X0Y0            XADC                                         r  ADC1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214     6.292 r  ADC1/inst/DO[1]
                         net (fo=1, routed)           1.397     7.689    ADC_data[1]
    SLICE_X29Y56         FDRE                                         r  uart_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.544ns  (logic 1.214ns (47.714%)  route 1.330ns (52.286%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.534     5.078    ADC1/dclk_in
    XADC_X0Y0            XADC                                         r  ADC1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.292 r  ADC1/inst/DO[4]
                         net (fo=1, routed)           1.330     7.622    ADC_data[4]
    SLICE_X29Y56         FDRE                                         r  uart_tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.531ns  (logic 1.214ns (47.961%)  route 1.317ns (52.039%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.534     5.078    ADC1/dclk_in
    XADC_X0Y0            XADC                                         r  ADC1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     6.292 r  ADC1/inst/DO[15]
                         net (fo=1, routed)           1.317     7.609    ADC_data[15]
    SLICE_X30Y56         FDRE                                         r  uart_tx_data_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mag/DZR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[50]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    mag/CLK
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mag/DZR_reg[2]/Q
                         net (fo=1, routed)           0.054     1.661    combined_data[50]
    SLICE_X33Y52         FDRE                                         r  uart_tx_data_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/DZR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[53]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.968%)  route 0.118ns (48.032%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    mag/CLK
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  mag/DZR_reg[5]/Q
                         net (fo=1, routed)           0.118     1.712    combined_data[53]
    SLICE_X33Y52         FDRE                                         r  uart_tx_data_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/DZR_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    mag/CLK
    SLICE_X32Y51         FDRE                                         r  mag/DZR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mag/DZR_reg[11]/Q
                         net (fo=1, routed)           0.114     1.721    combined_data[59]
    SLICE_X33Y52         FDRE                                         r  uart_tx_data_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/DZR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[60]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    mag/CLK
    SLICE_X32Y51         FDRE                                         r  mag/DZR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mag/DZR_reg[12]/Q
                         net (fo=1, routed)           0.115     1.722    combined_data[60]
    SLICE_X33Y52         FDRE                                         r  uart_tx_data_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/DZR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[51]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.029%)  route 0.115ns (44.971%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    mag/CLK
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mag/DZR_reg[3]/Q
                         net (fo=1, routed)           0.115     1.722    combined_data[51]
    SLICE_X32Y53         FDRE                                         r  uart_tx_data_reg[51]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/DZR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[58]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    mag/CLK
    SLICE_X32Y51         FDRE                                         r  mag/DZR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mag/DZR_reg[10]/Q
                         net (fo=1, routed)           0.116     1.722    combined_data[58]
    SLICE_X33Y52         FDRE                                         r  uart_tx_data_reg[58]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/DZR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.561     1.465    mag/CLK
    SLICE_X34Y52         FDRE                                         r  mag/DZR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  mag/DZR_reg[8]/Q
                         net (fo=1, routed)           0.110     1.739    combined_data[56]
    SLICE_X34Y53         FDRE                                         r  uart_tx_data_reg[56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/DZR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[62]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.767%)  route 0.115ns (41.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.561     1.465    mag/CLK
    SLICE_X34Y52         FDRE                                         r  mag/DZR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  mag/DZR_reg[14]/Q
                         net (fo=1, routed)           0.115     1.744    combined_data[62]
    SLICE_X33Y52         FDRE                                         r  uart_tx_data_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/DZR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_data_reg[52]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.128ns (41.274%)  route 0.182ns (58.726%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.562     1.466    mag/CLK
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  mag/DZR_reg[4]/Q
                         net (fo=1, routed)           0.182     1.776    combined_data[52]
    SLICE_X32Y53         FDRE                                         r  uart_tx_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mag/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mag/nolabel_line13/saved_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.128ns (41.375%)  route 0.181ns (58.625%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.564     1.468    mag/CLK
    SLICE_X31Y49         FDRE                                         r  mag/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  mag/data_in_reg[1]/Q
                         net (fo=1, routed)           0.181     1.777    mag/nolabel_line13/Q[1]
    SLICE_X30Y51         FDRE                                         r  mag/nolabel_line13/saved_data_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            mag/rw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.000ns  (logic 1.828ns (22.852%)  route 6.172ns (77.148%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btnR_IBUF_inst/O
                         net (fo=72, routed)          4.892     6.348    mag/btnR_IBUF
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.472 r  mag/rw_i_5/O
                         net (fo=1, routed)           0.558     7.030    mag/rw_i_5_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  mag/rw_i_3/O
                         net (fo=1, routed)           0.722     7.876    mag/bool_init3_out
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.000 r  mag/rw_i_1/O
                         net (fo=1, routed)           0.000     8.000    mag/rw_i_1_n_0
    SLICE_X32Y50         FDRE                                         r  mag/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.436     4.800    mag/CLK
    SLICE_X32Y50         FDRE                                         r  mag/rw_reg/C

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            clk_div_u0/cnter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.443ns  (logic 1.465ns (22.738%)  route 4.978ns (77.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  pio9_IBUF_inst/O
                         net (fo=29, routed)          4.978     6.443    clk_div_u0/led_OBUF[0]
    SLICE_X36Y51         FDCE                                         f  clk_div_u0/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.436     4.800    clk_div_u0/CLK
    SLICE_X36Y51         FDCE                                         r  clk_div_u0/cnter_reg[1]/C

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            clk_div_u0/cnter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.443ns  (logic 1.465ns (22.738%)  route 4.978ns (77.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  pio9_IBUF_inst/O
                         net (fo=29, routed)          4.978     6.443    clk_div_u0/led_OBUF[0]
    SLICE_X36Y51         FDCE                                         f  clk_div_u0/cnter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.436     4.800    clk_div_u0/CLK
    SLICE_X36Y51         FDCE                                         r  clk_div_u0/cnter_reg[2]/C

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            clk_div_u0/cnter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.443ns  (logic 1.465ns (22.738%)  route 4.978ns (77.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  pio9_IBUF_inst/O
                         net (fo=29, routed)          4.978     6.443    clk_div_u0/led_OBUF[0]
    SLICE_X36Y51         FDCE                                         f  clk_div_u0/cnter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.436     4.800    clk_div_u0/CLK
    SLICE_X36Y51         FDCE                                         r  clk_div_u0/cnter_reg[3]/C

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            clk_div_u0/cnter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.443ns  (logic 1.465ns (22.738%)  route 4.978ns (77.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  pio9_IBUF_inst/O
                         net (fo=29, routed)          4.978     6.443    clk_div_u0/led_OBUF[0]
    SLICE_X36Y51         FDCE                                         f  clk_div_u0/cnter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.436     4.800    clk_div_u0/CLK
    SLICE_X36Y51         FDCE                                         r  clk_div_u0/cnter_reg[4]/C

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            clk_div_u0/cnter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.443ns  (logic 1.465ns (22.738%)  route 4.978ns (77.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  pio9_IBUF_inst/O
                         net (fo=29, routed)          4.978     6.443    clk_div_u0/led_OBUF[0]
    SLICE_X36Y51         FDCE                                         f  clk_div_u0/cnter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.436     4.800    clk_div_u0/CLK
    SLICE_X36Y51         FDCE                                         r  clk_div_u0/cnter_reg[9]/C

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            clk_div_u0/cnter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.439ns  (logic 1.465ns (22.754%)  route 4.974ns (77.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  pio9_IBUF_inst/O
                         net (fo=29, routed)          4.974     6.439    clk_div_u0/led_OBUF[0]
    SLICE_X37Y51         FDCE                                         f  clk_div_u0/cnter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.436     4.800    clk_div_u0/CLK
    SLICE_X37Y51         FDCE                                         r  clk_div_u0/cnter_reg[5]/C

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            clk_div_u0/cnter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.439ns  (logic 1.465ns (22.754%)  route 4.974ns (77.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  pio9_IBUF_inst/O
                         net (fo=29, routed)          4.974     6.439    clk_div_u0/led_OBUF[0]
    SLICE_X37Y51         FDCE                                         f  clk_div_u0/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.436     4.800    clk_div_u0/CLK
    SLICE_X37Y51         FDCE                                         r  clk_div_u0/cnter_reg[6]/C

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            clk_div_u0/cnter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.439ns  (logic 1.465ns (22.754%)  route 4.974ns (77.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  pio9_IBUF_inst/O
                         net (fo=29, routed)          4.974     6.439    clk_div_u0/led_OBUF[0]
    SLICE_X37Y51         FDCE                                         f  clk_div_u0/cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.436     4.800    clk_div_u0/CLK
    SLICE_X37Y51         FDCE                                         r  clk_div_u0/cnter_reg[7]/C

Slack:                    inf
  Source:                 pio9
                            (input port)
  Destination:            clk_div_u0/cnter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.439ns  (logic 1.465ns (22.754%)  route 4.974ns (77.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  pio9 (IN)
                         net (fo=0)                   0.000     0.000    pio9
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  pio9_IBUF_inst/O
                         net (fo=29, routed)          4.974     6.439    clk_div_u0/led_OBUF[0]
    SLICE_X37Y51         FDCE                                         f  clk_div_u0/cnter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.436     4.800    clk_div_u0/CLK
    SLICE_X37Y51         FDCE                                         r  clk_div_u0/cnter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mag/nolabel_line13/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/DZR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.653%)  route 0.127ns (47.347%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE                         0.000     0.000 r  mag/nolabel_line13/data_out_reg[1]/C
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/data_out_reg[1]/Q
                         net (fo=3, routed)           0.127     0.268    mag/data_out[1]
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.980    mag/CLK
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[1]/C

Slack:                    inf
  Source:                 mag/nolabel_line13/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/DZR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE                         0.000     0.000 r  mag/nolabel_line13/data_out_reg[5]/C
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/data_out_reg[5]/Q
                         net (fo=3, routed)           0.131     0.272    mag/data_out[5]
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.980    mag/CLK
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[5]/C

Slack:                    inf
  Source:                 mag/nolabel_line13/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/DZR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.504%)  route 0.138ns (49.496%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE                         0.000     0.000 r  mag/nolabel_line13/data_out_reg[7]/C
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/data_out_reg[7]/Q
                         net (fo=3, routed)           0.138     0.279    mag/data_out[7]
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.980    mag/CLK
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[7]/C

Slack:                    inf
  Source:                 mag/nolabel_line13/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/DZR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.042%)  route 0.179ns (55.958%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE                         0.000     0.000 r  mag/nolabel_line13/data_out_reg[4]/C
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/data_out_reg[4]/Q
                         net (fo=3, routed)           0.179     0.320    mag/data_out[4]
    SLICE_X32Y51         FDRE                                         r  mag/DZR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.980    mag/CLK
    SLICE_X32Y51         FDRE                                         r  mag/DZR_reg[12]/C

Slack:                    inf
  Source:                 mag/nolabel_line13/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/DZR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.486%)  route 0.183ns (56.514%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE                         0.000     0.000 r  mag/nolabel_line13/data_out_reg[1]/C
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/data_out_reg[1]/Q
                         net (fo=3, routed)           0.183     0.324    mag/data_out[1]
    SLICE_X34Y52         FDRE                                         r  mag/DZR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.829     1.979    mag/CLK
    SLICE_X34Y52         FDRE                                         r  mag/DZR_reg[9]/C

Slack:                    inf
  Source:                 mag/nolabel_line13/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/DZR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.379%)  route 0.184ns (56.621%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE                         0.000     0.000 r  mag/nolabel_line13/data_out_reg[2]/C
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/data_out_reg[2]/Q
                         net (fo=3, routed)           0.184     0.325    mag/data_out[2]
    SLICE_X32Y51         FDRE                                         r  mag/DZR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.980    mag/CLK
    SLICE_X32Y51         FDRE                                         r  mag/DZR_reg[10]/C

Slack:                    inf
  Source:                 mag/nolabel_line13/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/DZR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.290%)  route 0.185ns (56.710%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE                         0.000     0.000 r  mag/nolabel_line13/data_out_reg[6]/C
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/data_out_reg[6]/Q
                         net (fo=3, routed)           0.185     0.326    mag/data_out[6]
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.980    mag/CLK
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[6]/C

Slack:                    inf
  Source:                 mag/nolabel_line13/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/DZR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.118%)  route 0.186ns (56.882%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE                         0.000     0.000 r  mag/nolabel_line13/data_out_reg[4]/C
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/data_out_reg[4]/Q
                         net (fo=3, routed)           0.186     0.327    mag/data_out[4]
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.980    mag/CLK
    SLICE_X32Y52         FDRE                                         r  mag/DZR_reg[4]/C

Slack:                    inf
  Source:                 mag/nolabel_line13/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/DZR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.022%)  route 0.187ns (56.978%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE                         0.000     0.000 r  mag/nolabel_line13/data_out_reg[5]/C
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/data_out_reg[5]/Q
                         net (fo=3, routed)           0.187     0.328    mag/data_out[5]
    SLICE_X35Y52         FDRE                                         r  mag/DZR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.829     1.979    mag/CLK
    SLICE_X35Y52         FDRE                                         r  mag/DZR_reg[13]/C

Slack:                    inf
  Source:                 mag/nolabel_line13/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mag/DZR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.598%)  route 0.190ns (57.402%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE                         0.000     0.000 r  mag/nolabel_line13/data_out_reg[7]/C
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mag/nolabel_line13/data_out_reg[7]/Q
                         net (fo=3, routed)           0.190     0.331    mag/data_out[7]
    SLICE_X34Y52         FDRE                                         r  mag/DZR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.829     1.979    mag/CLK
    SLICE_X34Y52         FDRE                                         r  mag/DZR_reg[15]/C





