

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_50_1'
================================================================
* Date:           Sat Mar  9 22:44:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_covariance_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      306|      306|  6.120 us|  6.120 us|  306|  306|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_50_1  |      304|      304|        50|         17|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1276|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     378|    -|
|Register         |        -|     -|    1841|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1841|    1686|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_360_p2                 |         +|   0|  0|  13|           5|           1|
    |add_ln55_10_fu_784_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln55_11_fu_826_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln55_12_fu_858_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln55_13_fu_894_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln55_14_fu_926_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln55_15_fu_962_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln55_1_fu_452_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_2_fu_490_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_3_fu_522_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_4_fu_560_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_5_fu_598_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_6_fu_630_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_7_fu_662_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_8_fu_700_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_9_fu_746_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_fu_408_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_24_fu_382_p2                 |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln50_fu_354_p2                |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage10_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_00001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1276|        1121|        1119|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  86|         18|    1|         18|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2              |   9|          2|    5|         10|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_AW                     |   9|          2|    1|          2|
    |gmem_blk_n_B                      |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |grp_fu_326_p0                     |  17|          4|   32|        128|
    |grp_fu_326_p1                     |  81|         17|   32|        544|
    |j_fu_96                           |   9|          2|    5|         10|
    |m_axi_gmem_ARADDR                 |  86|         18|   64|       1152|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 378|         81|  149|       1882|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  17|   0|   17|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |div_reg_1377                      |  32|   0|   32|          0|
    |empty_23_reg_1069                 |   4|   0|    4|          0|
    |gmem_addr_10_read_reg_1239        |  32|   0|   32|          0|
    |gmem_addr_10_reg_1141             |  64|   0|   64|          0|
    |gmem_addr_11_read_reg_1250        |  32|   0|   32|          0|
    |gmem_addr_11_reg_1147             |  64|   0|   64|          0|
    |gmem_addr_12_read_reg_1266        |  32|   0|   32|          0|
    |gmem_addr_12_reg_1158             |  64|   0|   64|          0|
    |gmem_addr_13_read_reg_1277        |  32|   0|   32|          0|
    |gmem_addr_13_reg_1169             |  64|   0|   64|          0|
    |gmem_addr_14_read_reg_1287        |  32|   0|   32|          0|
    |gmem_addr_14_reg_1190             |  64|   0|   64|          0|
    |gmem_addr_15_read_reg_1292        |  32|   0|   32|          0|
    |gmem_addr_15_reg_1201             |  64|   0|   64|          0|
    |gmem_addr_16_read_reg_1302        |  32|   0|   32|          0|
    |gmem_addr_16_reg_1217             |  64|   0|   64|          0|
    |gmem_addr_17_read_reg_1307        |  32|   0|   32|          0|
    |gmem_addr_17_reg_1228             |  64|   0|   64|          0|
    |gmem_addr_18_read_reg_1317        |  32|   0|   32|          0|
    |gmem_addr_18_reg_1244             |  64|   0|   64|          0|
    |gmem_addr_19_read_reg_1322        |  32|   0|   32|          0|
    |gmem_addr_19_reg_1255             |  64|   0|   64|          0|
    |gmem_addr_1_read_reg_1164         |  32|   0|   32|          0|
    |gmem_addr_1_reg_1088              |  64|   0|   64|          0|
    |gmem_addr_20_read_reg_1332        |  32|   0|   32|          0|
    |gmem_addr_20_reg_1271             |  64|   0|   64|          0|
    |gmem_addr_6_read_reg_1185         |  32|   0|   32|          0|
    |gmem_addr_6_reg_1101              |  64|   0|   64|          0|
    |gmem_addr_7_read_reg_1196         |  32|   0|   32|          0|
    |gmem_addr_7_reg_1113              |  64|   0|   64|          0|
    |gmem_addr_8_read_reg_1212         |  32|   0|   32|          0|
    |gmem_addr_8_reg_1119              |  64|   0|   64|          0|
    |gmem_addr_9_read_reg_1223         |  32|   0|   32|          0|
    |gmem_addr_9_reg_1130              |  64|   0|   64|          0|
    |gmem_addr_read_reg_1153           |  32|   0|   32|          0|
    |gmem_addr_reg_1081                |  64|   0|   64|          0|
    |icmp_ln50_reg_1065                |   1|   0|    1|          0|
    |icmp_ln50_reg_1065_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_fu_96                           |   5|   0|    5|          0|
    |reg_335                           |  32|   0|   32|          0|
    |reg_340                           |  32|   0|   32|          0|
    |zext_ln55_1_cast_reg_1094         |   4|   0|    7|          3|
    |zext_ln55_2_cast_reg_1107         |   4|   0|    8|          4|
    |zext_ln55_4_cast_reg_1125         |   4|   0|    9|          5|
    |zext_ln55_5_cast_reg_1136         |   4|   0|    9|          5|
    |gmem_addr_reg_1081                |  64|  32|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1841|  32| 1858|         17|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_224_p_din0    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_224_p_din1    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_224_p_opcode  |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_224_p_dout0   |   in|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_224_p_ce      |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_228_p_din0    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_228_p_din1    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_228_p_dout0   |   in|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_228_p_ce      |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                 gmem|       pointer|
|mean                 |   in|   64|     ap_none|                                 mean|        scalar|
|data                 |   in|   64|     ap_none|                                 data|        scalar|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

