// Seed: 2450490699
module module_0 (
    output wor id_0,
    output tri1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output wor id_6,
    input wor id_7,
    input wor id_8,
    output supply1 id_9,
    output wire id_10,
    input wire id_11,
    output tri1 id_12,
    input wire id_13
);
  wire id_15;
  ;
  wire id_16;
endmodule
module module_1 #(
    parameter id_0 = 32'd38
) (
    output uwire _id_0,
    output tri0  id_1,
    input  tri1  id_2
);
  logic [-1 : -1 'b0 -  id_0] id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_12 = 0;
  wire id_5;
  parameter id_6 = -1;
  assign id_4 = id_6[""];
endmodule
