# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/compteur.vhd" \
"../../../../project_2.srcs/sources_1/new/chrono.vhd" \
"../../../../../tb_compteur_N.vhd" \
"../../../../project_2.srcs/sim_1/new/tb_chrono.vhd" \

# Do not sort compile order
nosort
