#
# HDL files
#
hdl:
   - designs/RTF_NIMPlus/hdl/RTF_NIMPlus_top.sv
   - designs/RTF_NIMPlus/hdl/NIMPlus.sv
   - designs/RTF_NIMPlus/hdl/DAC_Control.vhd
   - designs/RTF_NIMPlus/hdl/NIM_input.sv
   - designs/RTF_NIMPlus/hdl/NIM_output.sv
   - designs/RTF_NIMPlus/hdl/CFGLUT_ctrl.sv
   - designs/RTF_NIMPlus/hdl/NIM_pulse_gen.sv
   - designs/RTF_NIMPlus/hdl/NIM_TAC.sv
   - designs/RTF_NIMPlus/hdl/ethernet/reset_mgr.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/data_manager/tx_seq_ctl.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/data_manager/ram_comm_dec.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/data_manager/burst_controller_sm.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/data_manager/data_manager.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/data_manager/rx_ctl.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/params_package.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/burst_traffic_controller.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/fifo.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/dataout_mux.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/ethernet_controller_wrapper.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/decipherer.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/ethernet_controller.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/udp_data_splicer.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/create_packet.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/or33.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/ip_checksum_calc.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/user_addrs_mux.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/icmp_ping_checksum_calc.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/xmii_handler.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/icmp_ping_shift_reg.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/filter_data_out.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/address_container.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/crc_splice.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/arp_reply.vhd
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/crc_gen.v
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_controller/crc_chk.v
   - designs/RTF_NIMPlus/hdl/ethernet/ethernet_interface.vhd
   - shared/ip_repo/UtilityIP/IPIF_common/IPIF_parameterDecode.sv
   - shared/ip_repo/UtilityIP/IPIF_common/IPIF_clock_converter.sv
   - shared/ip_repo/UtilityIP/clk_mon/clkRateTool.sv
   - shared/ip_repo/Xil_PLL_ctrl/xapp888/PLLE2_DRP/plle2_drp.v
   - shared/ip_repo/Xil_PLL_ctrl/xapp888/PLLE2_DRP/plle2_drp_func.h
sim:
   - designs/RTF_NIMPlus/hdl/RTF_NIMPlus_sim.sv
#
# IP repositories for the design 
#
ip_repo:
  - shared/ip_repo
#
# project specific XDC files below 
#
xdc:
  - designs/RTF_NIMPlus/xdc/pinout.xdc
  - designs/RTF_NIMPlus/xdc/timing.xdc
#
# Vivado target xdc file
#
xdcTarget: designs/ITA-BPM-DAQ/xdc/vivado_target.xdc

#
# Top level modle name 
#
topMod: RTF_NIMPlus
topSim: RTF_NIMPlus_sim
