Instruct 	 Operators 	 Latency 	 Throughput 	 RawCommand 
rcr	, 4 regsize 16	39.28	40.88	rcr , 4 regsize 16
ror	, cl regsize 8	1.16	1.61	ror , cl regsize 8
shrd	, 1 regsize 64	30.82	30.96	shrd , 1 regsize 64
shl	, 4 regsize 8	1.06	1.42	shl , 4 regsize 8
rcr	, 1 regsize 8	1.16	1.53	rcr , 1 regsize 8
shl	, 4 regsize 64	0.98	1.38	shl , 4 regsize 64
ror	, 1 regsize 16	1.07	1.61	ror , 1 regsize 16
btr	r16, cx	miss	2.13	btr r16, cx
sar	, 4 regsize 16	0.98	1.3	sar , 4 regsize 16
bts	r32, 5	1.97	miss	bts r32, 5
shr	, 4 regsize 16	1.06	1.36	shr , 4 regsize 16
shl	, 1 regsize 64	1.06	1.3	shl , 1 regsize 64
shld	, 1 regsize 32	2.05	4.9	shld , 1 regsize 32
sar	, cl regsize 16	0.98	1.36	sar , cl regsize 16
shr	, cl regsize 16	0.98	1.3	shr , cl regsize 16
rol	, cl regsize 64	1.16	1.61	rol , cl regsize 64
shld	, cl regsize 32	2.22	5.31	shld , cl regsize 32
rcl	, 1 regsize 32	1.07	1.66	rcl , 1 regsize 32
rcr	, 1 regsize 16	1.16	1.53	rcr , 1 regsize 16
rol	, 1 regsize 16	1.16	1.61	rol , 1 regsize 16
btc	r32, ecx	1.97	2.14	btc r32, ecx
rcl	, 1 regsize 8	1.07	1.66	rcl , 1 regsize 8
rol	, 4 regsize 8	1.16	1.61	rol , 4 regsize 8
rcr	, cl regsize 16	45.46	43.98	rcr , cl regsize 16
bts	r32, ecx	2.13	1.97	bts r32, ecx
rcr	, 4 regsize 8	42.54	40.87	rcr , 4 regsize 8
ror	, 4 regsize 32	1.16	1.61	ror , 4 regsize 32
sar	, 1 regsize 32	0.98	1.3	sar , 1 regsize 32
sar	, cl regsize 64	1.07	1.36	sar , cl regsize 64
rol	, cl regsize 16	1.07	1.61	rol , cl regsize 16
shr	, 1 regsize 32	1.06	1.36	shr , 1 regsize 32
bts	r64, rcx	miss	6.72	bts r64, rcx
sar	, cl regsize 8	1.06	1.33	sar , cl regsize 8
rcr	, 1 regsize 32	1.16	1.59	rcr , 1 regsize 32
sar	, 4 regsize 64	1.06	1.28	sar , 4 regsize 64
rcl	, cl regsize 64	42.21	45.94	rcl , cl regsize 64
ror	, 4 regsize 8	1.16	1.61	ror , 4 regsize 8
rcr	, 4 regsize 32	42.25	39.61	rcr , 4 regsize 32
rcl	, 1 regsize 64	1.07	1.61	rcl , 1 regsize 64
shr	, cl regsize 64	1.07	1.3	shr , cl regsize 64
shl	, 1 regsize 32	1.06	1.3	shl , 1 regsize 32
shrd	, 6 regsize 16	2.22	5.31	shrd , 6 regsize 16
btc	r64, 5	2.14	miss	btc r64, 5
ror	, cl regsize 64	1.07	1.66	ror , cl regsize 64
shr	, 4 regsize 8	0.98	1.36	shr , 4 regsize 8
shld	, 6 regsize 32	2.05	5.62	shld , 6 regsize 32
shl	, cl regsize 8	0.98	1.36	shl , cl regsize 8
shld	, cl regsize 16	2.22	5.3	shld , cl regsize 16
bt	r32, 5	1.07	miss	bt r32, 5
rol	, 1 regsize 8	1.07	1.61	rol , 1 regsize 8
rcl	, 1 regsize 16	1.07	1.66	rcl , 1 regsize 16
bts	r16, 5	2.14	miss	bts r16, 5
shrd	, 1 regsize 32	2.05	5.31	shrd , 1 regsize 32
shl	, 4 regsize 16	1.06	1.36	shl , 4 regsize 16
bts	r16, cx	miss	2.13	bts r16, cx
btr	r64, 5	1.97	miss	btr r64, 5
shr	, cl regsize 8	0.98	1.38	shr , cl regsize 8
btr	r32, 5	1.97	miss	btr r32, 5
shr	, 4 regsize 32	0.99	1.36	shr , 4 regsize 32
ror	, 1 regsize 32	1.07	1.61	ror , 1 regsize 32
rcl	, 4 regsize 32	39.15	42.54	rcl , 4 regsize 32
shrd	, 6 regsize 32	2.05	5.31	shrd , 6 regsize 32
shl	, cl regsize 64	1.06	1.36	shl , cl regsize 64
btr	r64, rcx	miss	6.57	btr r64, rcx
rcl	, cl regsize 8	45.72	44.43	rcl , cl regsize 8
shl	, 1 regsize 8	1.06	1.36	shl , 1 regsize 8
rol	, cl regsize 32	1.16	1.61	rol , cl regsize 32
shr	, 1 regsize 8	1.07	1.36	shr , 1 regsize 8
rcl	, cl regsize 16	42.22	43.91	rcl , cl regsize 16
bt	r16, 5	1.16	miss	bt r16, 5
rol	, 1 regsize 64	1.07	1.61	rol , 1 regsize 64
ror	, 1 regsize 8	1.07	1.61	ror , 1 regsize 8
sar	, 1 regsize 8	1.07	1.3	sar , 1 regsize 8
sar	, 1 regsize 64	0.98	1.3	sar , 1 regsize 64
rcr	, cl regsize 64	42.21	45.22	rcr , cl regsize 64
shl	, 1 regsize 16	1.06	1.28	shl , 1 regsize 16
shld	, 1 regsize 64	34.06	35.12	shld , 1 regsize 64
shl	, cl regsize 16	0.98	1.36	shl , cl regsize 16
shrd	, cl regsize 64	30.79	33.53	shrd , cl regsize 64
shld	, 6 regsize 64	31.46	32.42	shld , 6 regsize 64
ror	, 1 regsize 64	1.16	1.61	ror , 1 regsize 64
shrd	, 1 regsize 16	2.22	5.3	shrd , 1 regsize 16
rcr	, cl regsize 8	42.09	43.96	rcr , cl regsize 8
shrd	, 6 regsize 64	30.79	30.96	shrd , 6 regsize 64
shld	, 1 regsize 16	2.05	5.3	shld , 1 regsize 16
sar	, cl regsize 32	0.98	1.36	sar , cl regsize 32
shr	, cl regsize 32	1.06	1.28	shr , cl regsize 32
shl	, 4 regsize 32	1.06	1.36	shl , 4 regsize 32
ror	, 4 regsize 64	1.16	1.61	ror , 4 regsize 64
btc	r16, 5	1.97	miss	btc r16, 5
rol	, 4 regsize 32	1.07	1.61	rol , 4 regsize 32
shld	, cl regsize 64	31.32	32.43	shld , cl regsize 64
rcl	, 4 regsize 16	39.15	40.84	rcl , 4 regsize 16
shrd	, cl regsize 16	2.22	5.31	shrd , cl regsize 16
ror	, cl regsize 32	1.07	1.66	ror , cl regsize 32
rcl	, cl regsize 32	45.87	42.89	rcl , cl regsize 32
rcr	, 4 regsize 64	42.54	41.81	rcr , 4 regsize 64
bt	r32, ecx	1.16	1.07	bt r32, ecx
bt	r16, cx	miss	1.07	bt r16, cx
btc	r16, cx	miss	2.14	btc r16, cx
btr	r16, 5	2.13	miss	btr r16, 5
sar	, 4 regsize 32	1.06	1.3	sar , 4 regsize 32
rcl	, 4 regsize 8	39.43	40.84	rcl , 4 regsize 8
shr	, 1 regsize 64	1.06	1.36	shr , 1 regsize 64
rcl	, 4 regsize 64	41.16	39.34	rcl , 4 regsize 64
shl	, cl regsize 32	1.06	1.36	shl , cl regsize 32
shr	, 4 regsize 64	0.98	1.3	shr , 4 regsize 64
bt	r64, 5	1.07	miss	bt r64, 5
bt	r64, rcx	miss	3.75	bt r64, rcx
shld	, 6 regsize 16	2.22	5.31	shld , 6 regsize 16
btr	r32, ecx	2.13	1.97	btr r32, ecx
btc	r64, rcx	miss	6.48	btc r64, rcx
rol	, 1 regsize 32	1.16	1.61	rol , 1 regsize 32
btc	r32, 5	1.97	miss	btc r32, 5
rcr	, 1 regsize 64	1.16	1.53	rcr , 1 regsize 64
rcr	, cl regsize 32	44.88	43.68	rcr , cl regsize 32
ror	, 4 regsize 16	1.16	1.61	ror , 4 regsize 16
rol	, 4 regsize 64	1.07	1.61	rol , 4 regsize 64
rol	, cl regsize 8	1.16	1.61	rol , cl regsize 8
shr	, 1 regsize 16	1.06	1.36	shr , 1 regsize 16
rol	, 4 regsize 16	1.26	1.61	rol , 4 regsize 16
sar	, 1 regsize 16	1.06	1.3	sar , 1 regsize 16
bts	r64, 5	1.97	miss	bts r64, 5
sar	, 4 regsize 8	0.98	1.28	sar , 4 regsize 8
shrd	, cl regsize 32	2.05	5.6	shrd , cl regsize 32
ror	, cl regsize 16	1.16	1.61	ror , cl regsize 16
