
SimpleGraphics.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046c8  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08004890  08004890  00014890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048d0  080048d0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080048d0  080048d0  000148d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048d8  080048d8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048d8  080048d8  000148d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080048dc  080048dc  000148dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080048e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003fea4  2000000c  080048ec  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2003feb0  080048ec  0002feb0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021925  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003423  00000000  00000000  00041961  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00015f32  00000000  00000000  00044d84  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000016a0  00000000  00000000  0005acb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001660  00000000  00000000  0005c358  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000285d0  00000000  00000000  0005d9b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00013273  00000000  00000000  00085f88  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000fc6a4  00000000  00000000  000991fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0019589f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004508  00000000  00000000  0019591c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08004878 	.word	0x08004878

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	08004878 	.word	0x08004878

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__aeabi_d2f>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009ac:	bf24      	itt	cs
 80009ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009b6:	d90d      	bls.n	80009d4 <__aeabi_d2f+0x30>
 80009b8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009c4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009cc:	bf08      	it	eq
 80009ce:	f020 0001 	biceq.w	r0, r0, #1
 80009d2:	4770      	bx	lr
 80009d4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009d8:	d121      	bne.n	8000a1e <__aeabi_d2f+0x7a>
 80009da:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009de:	bfbc      	itt	lt
 80009e0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009e4:	4770      	bxlt	lr
 80009e6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ee:	f1c2 0218 	rsb	r2, r2, #24
 80009f2:	f1c2 0c20 	rsb	ip, r2, #32
 80009f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	bf18      	it	ne
 8000a00:	f040 0001 	orrne.w	r0, r0, #1
 8000a04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a10:	ea40 000c 	orr.w	r0, r0, ip
 8000a14:	fa23 f302 	lsr.w	r3, r3, r2
 8000a18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a1c:	e7cc      	b.n	80009b8 <__aeabi_d2f+0x14>
 8000a1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a22:	d107      	bne.n	8000a34 <__aeabi_d2f+0x90>
 8000a24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a28:	bf1e      	ittt	ne
 8000a2a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a2e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a32:	4770      	bxne	lr
 8000a34:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <__aeabi_uldivmod>:
 8000a44:	b953      	cbnz	r3, 8000a5c <__aeabi_uldivmod+0x18>
 8000a46:	b94a      	cbnz	r2, 8000a5c <__aeabi_uldivmod+0x18>
 8000a48:	2900      	cmp	r1, #0
 8000a4a:	bf08      	it	eq
 8000a4c:	2800      	cmpeq	r0, #0
 8000a4e:	bf1c      	itt	ne
 8000a50:	f04f 31ff 	movne.w	r1, #4294967295
 8000a54:	f04f 30ff 	movne.w	r0, #4294967295
 8000a58:	f000 b972 	b.w	8000d40 <__aeabi_idiv0>
 8000a5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a64:	f000 f806 	bl	8000a74 <__udivmoddi4>
 8000a68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a70:	b004      	add	sp, #16
 8000a72:	4770      	bx	lr

08000a74 <__udivmoddi4>:
 8000a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a78:	9e08      	ldr	r6, [sp, #32]
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	4688      	mov	r8, r1
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d14b      	bne.n	8000b1a <__udivmoddi4+0xa6>
 8000a82:	428a      	cmp	r2, r1
 8000a84:	4615      	mov	r5, r2
 8000a86:	d967      	bls.n	8000b58 <__udivmoddi4+0xe4>
 8000a88:	fab2 f282 	clz	r2, r2
 8000a8c:	b14a      	cbz	r2, 8000aa2 <__udivmoddi4+0x2e>
 8000a8e:	f1c2 0720 	rsb	r7, r2, #32
 8000a92:	fa01 f302 	lsl.w	r3, r1, r2
 8000a96:	fa20 f707 	lsr.w	r7, r0, r7
 8000a9a:	4095      	lsls	r5, r2
 8000a9c:	ea47 0803 	orr.w	r8, r7, r3
 8000aa0:	4094      	lsls	r4, r2
 8000aa2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000aa6:	0c23      	lsrs	r3, r4, #16
 8000aa8:	fbb8 f7fe 	udiv	r7, r8, lr
 8000aac:	fa1f fc85 	uxth.w	ip, r5
 8000ab0:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ab4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ab8:	fb07 f10c 	mul.w	r1, r7, ip
 8000abc:	4299      	cmp	r1, r3
 8000abe:	d909      	bls.n	8000ad4 <__udivmoddi4+0x60>
 8000ac0:	18eb      	adds	r3, r5, r3
 8000ac2:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ac6:	f080 811b 	bcs.w	8000d00 <__udivmoddi4+0x28c>
 8000aca:	4299      	cmp	r1, r3
 8000acc:	f240 8118 	bls.w	8000d00 <__udivmoddi4+0x28c>
 8000ad0:	3f02      	subs	r7, #2
 8000ad2:	442b      	add	r3, r5
 8000ad4:	1a5b      	subs	r3, r3, r1
 8000ad6:	b2a4      	uxth	r4, r4
 8000ad8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000adc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ae0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ae4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ae8:	45a4      	cmp	ip, r4
 8000aea:	d909      	bls.n	8000b00 <__udivmoddi4+0x8c>
 8000aec:	192c      	adds	r4, r5, r4
 8000aee:	f100 33ff 	add.w	r3, r0, #4294967295
 8000af2:	f080 8107 	bcs.w	8000d04 <__udivmoddi4+0x290>
 8000af6:	45a4      	cmp	ip, r4
 8000af8:	f240 8104 	bls.w	8000d04 <__udivmoddi4+0x290>
 8000afc:	3802      	subs	r0, #2
 8000afe:	442c      	add	r4, r5
 8000b00:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b04:	eba4 040c 	sub.w	r4, r4, ip
 8000b08:	2700      	movs	r7, #0
 8000b0a:	b11e      	cbz	r6, 8000b14 <__udivmoddi4+0xa0>
 8000b0c:	40d4      	lsrs	r4, r2
 8000b0e:	2300      	movs	r3, #0
 8000b10:	e9c6 4300 	strd	r4, r3, [r6]
 8000b14:	4639      	mov	r1, r7
 8000b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b1a:	428b      	cmp	r3, r1
 8000b1c:	d909      	bls.n	8000b32 <__udivmoddi4+0xbe>
 8000b1e:	2e00      	cmp	r6, #0
 8000b20:	f000 80eb 	beq.w	8000cfa <__udivmoddi4+0x286>
 8000b24:	2700      	movs	r7, #0
 8000b26:	e9c6 0100 	strd	r0, r1, [r6]
 8000b2a:	4638      	mov	r0, r7
 8000b2c:	4639      	mov	r1, r7
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	fab3 f783 	clz	r7, r3
 8000b36:	2f00      	cmp	r7, #0
 8000b38:	d147      	bne.n	8000bca <__udivmoddi4+0x156>
 8000b3a:	428b      	cmp	r3, r1
 8000b3c:	d302      	bcc.n	8000b44 <__udivmoddi4+0xd0>
 8000b3e:	4282      	cmp	r2, r0
 8000b40:	f200 80fa 	bhi.w	8000d38 <__udivmoddi4+0x2c4>
 8000b44:	1a84      	subs	r4, r0, r2
 8000b46:	eb61 0303 	sbc.w	r3, r1, r3
 8000b4a:	2001      	movs	r0, #1
 8000b4c:	4698      	mov	r8, r3
 8000b4e:	2e00      	cmp	r6, #0
 8000b50:	d0e0      	beq.n	8000b14 <__udivmoddi4+0xa0>
 8000b52:	e9c6 4800 	strd	r4, r8, [r6]
 8000b56:	e7dd      	b.n	8000b14 <__udivmoddi4+0xa0>
 8000b58:	b902      	cbnz	r2, 8000b5c <__udivmoddi4+0xe8>
 8000b5a:	deff      	udf	#255	; 0xff
 8000b5c:	fab2 f282 	clz	r2, r2
 8000b60:	2a00      	cmp	r2, #0
 8000b62:	f040 808f 	bne.w	8000c84 <__udivmoddi4+0x210>
 8000b66:	1b49      	subs	r1, r1, r5
 8000b68:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b6c:	fa1f f885 	uxth.w	r8, r5
 8000b70:	2701      	movs	r7, #1
 8000b72:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b76:	0c23      	lsrs	r3, r4, #16
 8000b78:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b80:	fb08 f10c 	mul.w	r1, r8, ip
 8000b84:	4299      	cmp	r1, r3
 8000b86:	d907      	bls.n	8000b98 <__udivmoddi4+0x124>
 8000b88:	18eb      	adds	r3, r5, r3
 8000b8a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b8e:	d202      	bcs.n	8000b96 <__udivmoddi4+0x122>
 8000b90:	4299      	cmp	r1, r3
 8000b92:	f200 80cd 	bhi.w	8000d30 <__udivmoddi4+0x2bc>
 8000b96:	4684      	mov	ip, r0
 8000b98:	1a59      	subs	r1, r3, r1
 8000b9a:	b2a3      	uxth	r3, r4
 8000b9c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ba0:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ba4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ba8:	fb08 f800 	mul.w	r8, r8, r0
 8000bac:	45a0      	cmp	r8, r4
 8000bae:	d907      	bls.n	8000bc0 <__udivmoddi4+0x14c>
 8000bb0:	192c      	adds	r4, r5, r4
 8000bb2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb6:	d202      	bcs.n	8000bbe <__udivmoddi4+0x14a>
 8000bb8:	45a0      	cmp	r8, r4
 8000bba:	f200 80b6 	bhi.w	8000d2a <__udivmoddi4+0x2b6>
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	eba4 0408 	sub.w	r4, r4, r8
 8000bc4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bc8:	e79f      	b.n	8000b0a <__udivmoddi4+0x96>
 8000bca:	f1c7 0c20 	rsb	ip, r7, #32
 8000bce:	40bb      	lsls	r3, r7
 8000bd0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bd4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000bd8:	fa01 f407 	lsl.w	r4, r1, r7
 8000bdc:	fa20 f50c 	lsr.w	r5, r0, ip
 8000be0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000be4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000be8:	4325      	orrs	r5, r4
 8000bea:	fbb3 f9f8 	udiv	r9, r3, r8
 8000bee:	0c2c      	lsrs	r4, r5, #16
 8000bf0:	fb08 3319 	mls	r3, r8, r9, r3
 8000bf4:	fa1f fa8e 	uxth.w	sl, lr
 8000bf8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000bfc:	fb09 f40a 	mul.w	r4, r9, sl
 8000c00:	429c      	cmp	r4, r3
 8000c02:	fa02 f207 	lsl.w	r2, r2, r7
 8000c06:	fa00 f107 	lsl.w	r1, r0, r7
 8000c0a:	d90b      	bls.n	8000c24 <__udivmoddi4+0x1b0>
 8000c0c:	eb1e 0303 	adds.w	r3, lr, r3
 8000c10:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c14:	f080 8087 	bcs.w	8000d26 <__udivmoddi4+0x2b2>
 8000c18:	429c      	cmp	r4, r3
 8000c1a:	f240 8084 	bls.w	8000d26 <__udivmoddi4+0x2b2>
 8000c1e:	f1a9 0902 	sub.w	r9, r9, #2
 8000c22:	4473      	add	r3, lr
 8000c24:	1b1b      	subs	r3, r3, r4
 8000c26:	b2ad      	uxth	r5, r5
 8000c28:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c2c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c30:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c34:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c38:	45a2      	cmp	sl, r4
 8000c3a:	d908      	bls.n	8000c4e <__udivmoddi4+0x1da>
 8000c3c:	eb1e 0404 	adds.w	r4, lr, r4
 8000c40:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c44:	d26b      	bcs.n	8000d1e <__udivmoddi4+0x2aa>
 8000c46:	45a2      	cmp	sl, r4
 8000c48:	d969      	bls.n	8000d1e <__udivmoddi4+0x2aa>
 8000c4a:	3802      	subs	r0, #2
 8000c4c:	4474      	add	r4, lr
 8000c4e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c52:	fba0 8902 	umull	r8, r9, r0, r2
 8000c56:	eba4 040a 	sub.w	r4, r4, sl
 8000c5a:	454c      	cmp	r4, r9
 8000c5c:	46c2      	mov	sl, r8
 8000c5e:	464b      	mov	r3, r9
 8000c60:	d354      	bcc.n	8000d0c <__udivmoddi4+0x298>
 8000c62:	d051      	beq.n	8000d08 <__udivmoddi4+0x294>
 8000c64:	2e00      	cmp	r6, #0
 8000c66:	d069      	beq.n	8000d3c <__udivmoddi4+0x2c8>
 8000c68:	ebb1 050a 	subs.w	r5, r1, sl
 8000c6c:	eb64 0403 	sbc.w	r4, r4, r3
 8000c70:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c74:	40fd      	lsrs	r5, r7
 8000c76:	40fc      	lsrs	r4, r7
 8000c78:	ea4c 0505 	orr.w	r5, ip, r5
 8000c7c:	e9c6 5400 	strd	r5, r4, [r6]
 8000c80:	2700      	movs	r7, #0
 8000c82:	e747      	b.n	8000b14 <__udivmoddi4+0xa0>
 8000c84:	f1c2 0320 	rsb	r3, r2, #32
 8000c88:	fa20 f703 	lsr.w	r7, r0, r3
 8000c8c:	4095      	lsls	r5, r2
 8000c8e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c92:	fa21 f303 	lsr.w	r3, r1, r3
 8000c96:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c9a:	4338      	orrs	r0, r7
 8000c9c:	0c01      	lsrs	r1, r0, #16
 8000c9e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ca2:	fa1f f885 	uxth.w	r8, r5
 8000ca6:	fb0e 3317 	mls	r3, lr, r7, r3
 8000caa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cae:	fb07 f308 	mul.w	r3, r7, r8
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cb8:	d907      	bls.n	8000cca <__udivmoddi4+0x256>
 8000cba:	1869      	adds	r1, r5, r1
 8000cbc:	f107 3cff 	add.w	ip, r7, #4294967295
 8000cc0:	d22f      	bcs.n	8000d22 <__udivmoddi4+0x2ae>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d92d      	bls.n	8000d22 <__udivmoddi4+0x2ae>
 8000cc6:	3f02      	subs	r7, #2
 8000cc8:	4429      	add	r1, r5
 8000cca:	1acb      	subs	r3, r1, r3
 8000ccc:	b281      	uxth	r1, r0
 8000cce:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cd2:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cd6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cda:	fb00 f308 	mul.w	r3, r0, r8
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d907      	bls.n	8000cf2 <__udivmoddi4+0x27e>
 8000ce2:	1869      	adds	r1, r5, r1
 8000ce4:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ce8:	d217      	bcs.n	8000d1a <__udivmoddi4+0x2a6>
 8000cea:	428b      	cmp	r3, r1
 8000cec:	d915      	bls.n	8000d1a <__udivmoddi4+0x2a6>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	4429      	add	r1, r5
 8000cf2:	1ac9      	subs	r1, r1, r3
 8000cf4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000cf8:	e73b      	b.n	8000b72 <__udivmoddi4+0xfe>
 8000cfa:	4637      	mov	r7, r6
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	e709      	b.n	8000b14 <__udivmoddi4+0xa0>
 8000d00:	4607      	mov	r7, r0
 8000d02:	e6e7      	b.n	8000ad4 <__udivmoddi4+0x60>
 8000d04:	4618      	mov	r0, r3
 8000d06:	e6fb      	b.n	8000b00 <__udivmoddi4+0x8c>
 8000d08:	4541      	cmp	r1, r8
 8000d0a:	d2ab      	bcs.n	8000c64 <__udivmoddi4+0x1f0>
 8000d0c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d10:	eb69 020e 	sbc.w	r2, r9, lr
 8000d14:	3801      	subs	r0, #1
 8000d16:	4613      	mov	r3, r2
 8000d18:	e7a4      	b.n	8000c64 <__udivmoddi4+0x1f0>
 8000d1a:	4660      	mov	r0, ip
 8000d1c:	e7e9      	b.n	8000cf2 <__udivmoddi4+0x27e>
 8000d1e:	4618      	mov	r0, r3
 8000d20:	e795      	b.n	8000c4e <__udivmoddi4+0x1da>
 8000d22:	4667      	mov	r7, ip
 8000d24:	e7d1      	b.n	8000cca <__udivmoddi4+0x256>
 8000d26:	4681      	mov	r9, r0
 8000d28:	e77c      	b.n	8000c24 <__udivmoddi4+0x1b0>
 8000d2a:	3802      	subs	r0, #2
 8000d2c:	442c      	add	r4, r5
 8000d2e:	e747      	b.n	8000bc0 <__udivmoddi4+0x14c>
 8000d30:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d34:	442b      	add	r3, r5
 8000d36:	e72f      	b.n	8000b98 <__udivmoddi4+0x124>
 8000d38:	4638      	mov	r0, r7
 8000d3a:	e708      	b.n	8000b4e <__udivmoddi4+0xda>
 8000d3c:	4637      	mov	r7, r6
 8000d3e:	e6e9      	b.n	8000b14 <__udivmoddi4+0xa0>

08000d40 <__aeabi_idiv0>:
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop

08000d44 <Init_Graphics_System>:

void Init_Graphics_System(uint32 H, uint32 W, uint32 LCD_RAM_START_ADDRESS, uint8 Layers, uint8 ColorType) //Инициализация драйвера дисплея, графического ускорителя и т.п.
{
	//LTDC_LayerCfgTypeDef pLayerCfg = {0};
	//LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
	Height = H;
 8000d44:	4b03      	ldr	r3, [pc, #12]	; (8000d54 <Init_Graphics_System+0x10>)
 8000d46:	6018      	str	r0, [r3, #0]
    Width = W;
 8000d48:	4b03      	ldr	r3, [pc, #12]	; (8000d58 <Init_Graphics_System+0x14>)
 8000d4a:	6019      	str	r1, [r3, #0]

    LCD_FRAME_BUFFER0 = LCD_RAM_START_ADDRESS;
 8000d4c:	4b03      	ldr	r3, [pc, #12]	; (8000d5c <Init_Graphics_System+0x18>)
 8000d4e:	601a      	str	r2, [r3, #0]
    if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
    {

    } */

}
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	20000028 	.word	0x20000028
 8000d58:	20000030 	.word	0x20000030
 8000d5c:	2000002c 	.word	0x2000002c

08000d60 <Fill_all>:

void Fill_all(uint32 Color) //Заливка всего дисплея цветом
{
	for(int i=0; i<480*272; i++)
 8000d60:	2300      	movs	r3, #0
 8000d62:	e005      	b.n	8000d70 <Fill_all+0x10>
	{
	  *(__IO uint16*) (LCD_FRAME_BUFFER0 + (i*2)) = Color;
 8000d64:	4a04      	ldr	r2, [pc, #16]	; (8000d78 <Fill_all+0x18>)
 8000d66:	6812      	ldr	r2, [r2, #0]
 8000d68:	b281      	uxth	r1, r0
 8000d6a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0; i<480*272; i++)
 8000d6e:	3301      	adds	r3, #1
 8000d70:	f5b3 3fff 	cmp.w	r3, #130560	; 0x1fe00
 8000d74:	dbf6      	blt.n	8000d64 <Fill_all+0x4>
	}
}
 8000d76:	4770      	bx	lr
 8000d78:	2000002c 	.word	0x2000002c

08000d7c <Fill_rectangle>:

void Fill_rectangle(uint32 Color, int32 StartX, int32 StopX, int32 StartY, int32 StopY) //Заливка прямоугольной формы
{
 8000d7c:	b4f0      	push	{r4, r5, r6, r7}
 8000d7e:	f8dd c010 	ldr.w	ip, [sp, #16]
	StartX--;
 8000d82:	3901      	subs	r1, #1
	StartY--;
 8000d84:	3b01      	subs	r3, #1
    	   //HAL_Delay(5);
    	   HAL_DMA2D_PollForTransfer(&hdma2d, TransferDelay);
       }
    } */

	for(uint32 y = StartY; y < StopY; y++)
 8000d86:	e00c      	b.n	8000da2 <Fill_rectangle+0x26>
	{
		for(uint32 x = StartX; x < StopX; x++)
		{
			*(__IO uint16*) (LCD_FRAME_BUFFER0 + (2*(y*Width + x))) = Color;
 8000d88:	4d09      	ldr	r5, [pc, #36]	; (8000db0 <Fill_rectangle+0x34>)
 8000d8a:	682d      	ldr	r5, [r5, #0]
 8000d8c:	fb05 4503 	mla	r5, r5, r3, r4
 8000d90:	4e08      	ldr	r6, [pc, #32]	; (8000db4 <Fill_rectangle+0x38>)
 8000d92:	6836      	ldr	r6, [r6, #0]
 8000d94:	b287      	uxth	r7, r0
 8000d96:	f826 7015 	strh.w	r7, [r6, r5, lsl #1]
		for(uint32 x = StartX; x < StopX; x++)
 8000d9a:	3401      	adds	r4, #1
 8000d9c:	42a2      	cmp	r2, r4
 8000d9e:	d8f3      	bhi.n	8000d88 <Fill_rectangle+0xc>
	for(uint32 y = StartY; y < StopY; y++)
 8000da0:	3301      	adds	r3, #1
 8000da2:	459c      	cmp	ip, r3
 8000da4:	d901      	bls.n	8000daa <Fill_rectangle+0x2e>
		for(uint32 x = StartX; x < StopX; x++)
 8000da6:	460c      	mov	r4, r1
 8000da8:	e7f8      	b.n	8000d9c <Fill_rectangle+0x20>
		}
	}
}
 8000daa:	bcf0      	pop	{r4, r5, r6, r7}
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	20000030 	.word	0x20000030
 8000db4:	2000002c 	.word	0x2000002c

08000db8 <MemPoint>:

void MemPoint(int32 x, int32 y, int32 Color) //Отрисовка одного пикселя
{
	*(__IO uint16*) (LCD_FRAME_BUFFER0 + (2*(y*Width + x))) = Color;
 8000db8:	4b04      	ldr	r3, [pc, #16]	; (8000dcc <MemPoint+0x14>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	fb03 0101 	mla	r1, r3, r1, r0
 8000dc0:	4b03      	ldr	r3, [pc, #12]	; (8000dd0 <MemPoint+0x18>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	b292      	uxth	r2, r2
 8000dc6:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
}
 8000dca:	4770      	bx	lr
 8000dcc:	20000030 	.word	0x20000030
 8000dd0:	2000002c 	.word	0x2000002c

08000dd4 <Get565Color>:
{
	uint8 FontH = calibri[1];
	return FontH;
}
uint16 Get565Color(uint32 Color) //Возвращает значение цвета в формате пикселя 565(5 бит - красный цвет, 6 - зеленый, 5 - синий)
{
 8000dd4:	b410      	push	{r4}
   uint8 R, G, B;
   R = (Color >> 16) & 0xff;
   G = (Color >> 8) & 0xff;
   B = Color & 0xff;

   R = 31 * R / 255;
 8000dd6:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8000dda:	ebc3 1343 	rsb	r3, r3, r3, lsl #5
 8000dde:	4a13      	ldr	r2, [pc, #76]	; (8000e2c <Get565Color+0x58>)
 8000de0:	fb82 4103 	smull	r4, r1, r2, r3
 8000de4:	4419      	add	r1, r3
 8000de6:	17db      	asrs	r3, r3, #31
 8000de8:	ebc3 11e1 	rsb	r1, r3, r1, asr #7
   G = 63 * G / 255;
 8000dec:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8000df0:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8000df4:	fb82 c403 	smull	ip, r4, r2, r3
 8000df8:	441c      	add	r4, r3
 8000dfa:	17db      	asrs	r3, r3, #31
 8000dfc:	ebc3 13e4 	rsb	r3, r3, r4, asr #7
   B = 31 * B / 255;
 8000e00:	b2c0      	uxtb	r0, r0
 8000e02:	ebc0 1040 	rsb	r0, r0, r0, lsl #5
 8000e06:	fb82 4200 	smull	r4, r2, r2, r0
 8000e0a:	4402      	add	r2, r0
 8000e0c:	17c0      	asrs	r0, r0, #31
 8000e0e:	ebc0 10e2 	rsb	r0, r0, r2, asr #7
 8000e12:	b2c2      	uxtb	r2, r0

   RezColor |= B;
   RezColor |= (G << 5);
 8000e14:	0158      	lsls	r0, r3, #5
 8000e16:	f400 50ff 	and.w	r0, r0, #8160	; 0x1fe0
 8000e1a:	4310      	orrs	r0, r2
   RezColor |= (R << 11);
 8000e1c:	02c9      	lsls	r1, r1, #11
 8000e1e:	f401 21ff 	and.w	r1, r1, #522240	; 0x7f800
 8000e22:	4308      	orrs	r0, r1

   return RezColor;
}
 8000e24:	b280      	uxth	r0, r0
 8000e26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000e2a:	4770      	bx	lr
 8000e2c:	80808081 	.word	0x80808081

08000e30 <Graphics_Init>:
	}
	return Error;
}

void Graphics_Init(DisplayConfig *dcf) //Инициализация самой бибиллиотеки а также инициализация графических устройств(дисплей, графические ускорители, тач-панели)
{
 8000e30:	b510      	push	{r4, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	4602      	mov	r2, r0
	DispHeight = dcf->Display_Height;
 8000e36:	6840      	ldr	r0, [r0, #4]
 8000e38:	4b07      	ldr	r3, [pc, #28]	; (8000e58 <Graphics_Init+0x28>)
 8000e3a:	6018      	str	r0, [r3, #0]
	DispWidth = dcf->Display_Width;
 8000e3c:	6891      	ldr	r1, [r2, #8]
 8000e3e:	4b07      	ldr	r3, [pc, #28]	; (8000e5c <Graphics_Init+0x2c>)
 8000e40:	6019      	str	r1, [r3, #0]
	ColorType = dcf->Color_Type;
 8000e42:	7b14      	ldrb	r4, [r2, #12]
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <Graphics_Init+0x30>)
 8000e46:	701c      	strb	r4, [r3, #0]
	Init_Graphics_System(dcf->Display_Height, dcf->Display_Width, dcf->Start_RAM_Address, dcf->Layers, dcf->Color_Type);
 8000e48:	7b53      	ldrb	r3, [r2, #13]
 8000e4a:	6812      	ldr	r2, [r2, #0]
 8000e4c:	9400      	str	r4, [sp, #0]
 8000e4e:	f7ff ff79 	bl	8000d44 <Init_Graphics_System>
}
 8000e52:	b002      	add	sp, #8
 8000e54:	bd10      	pop	{r4, pc}
 8000e56:	bf00      	nop
 8000e58:	20000038 	.word	0x20000038
 8000e5c:	2000003c 	.word	0x2000003c
 8000e60:	20000034 	.word	0x20000034

08000e64 <Pixel>:

void Pixel(uint16 x, uint16 y, uint32 Color, uint16 Tolshina)
{
 8000e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000e68:	4691      	mov	r9, r2
  uint16 i, j, tolsx, tolsy;
  x--; y--;
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	b287      	uxth	r7, r0
 8000e6e:	3901      	subs	r1, #1
 8000e70:	b28d      	uxth	r5, r1
  tolsy = y+Tolshina;
 8000e72:	eb05 0803 	add.w	r8, r5, r3
 8000e76:	fa1f f888 	uxth.w	r8, r8
  tolsx = x+Tolshina;
 8000e7a:	443b      	add	r3, r7
 8000e7c:	b29e      	uxth	r6, r3
  for(i = y; i<tolsy; i++)
 8000e7e:	e013      	b.n	8000ea8 <Pixel+0x44>
  {
	  for(j = x; j<tolsx; j++)
 8000e80:	3401      	adds	r4, #1
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	42b4      	cmp	r4, r6
 8000e86:	d20d      	bcs.n	8000ea4 <Pixel+0x40>
	  {
		  if(i < DispHeight && j < DispWidth)
 8000e88:	4b0a      	ldr	r3, [pc, #40]	; (8000eb4 <Pixel+0x50>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	429d      	cmp	r5, r3
 8000e8e:	d2f7      	bcs.n	8000e80 <Pixel+0x1c>
 8000e90:	4b09      	ldr	r3, [pc, #36]	; (8000eb8 <Pixel+0x54>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d2f3      	bcs.n	8000e80 <Pixel+0x1c>
		  {
			  MemPoint(j,i,Color);
 8000e98:	464a      	mov	r2, r9
 8000e9a:	4629      	mov	r1, r5
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	f7ff ff8b 	bl	8000db8 <MemPoint>
 8000ea2:	e7ed      	b.n	8000e80 <Pixel+0x1c>
  for(i = y; i<tolsy; i++)
 8000ea4:	3501      	adds	r5, #1
 8000ea6:	b2ad      	uxth	r5, r5
 8000ea8:	4545      	cmp	r5, r8
 8000eaa:	d201      	bcs.n	8000eb0 <Pixel+0x4c>
	  for(j = x; j<tolsx; j++)
 8000eac:	463c      	mov	r4, r7
 8000eae:	e7e9      	b.n	8000e84 <Pixel+0x20>
	      }
	  }
  }
}
 8000eb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000eb4:	20000038 	.word	0x20000038
 8000eb8:	2000003c 	.word	0x2000003c

08000ebc <Fill_Display>:
void Fill_Display(uint32 Color) //Заливает весь дисплей определенным цветом
{
 8000ebc:	b510      	push	{r4, lr}
 8000ebe:	4604      	mov	r4, r0

	if(ColorType == Color565)
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	; (8000ef4 <Fill_Display+0x38>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	b143      	cbz	r3, 8000ed8 <Fill_Display+0x1c>
	{ Fill_all(Get565Color(Color)); }

	if(ColorType == Color888)
 8000ec6:	4b0b      	ldr	r3, [pc, #44]	; (8000ef4 <Fill_Display+0x38>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	d009      	beq.n	8000ee2 <Fill_Display+0x26>
	{ Fill_all(Color | 0xFF << 24); }

	if(ColorType == Color_A888)
 8000ece:	4b09      	ldr	r3, [pc, #36]	; (8000ef4 <Fill_Display+0x38>)
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	d00a      	beq.n	8000eec <Fill_Display+0x30>
	{ Fill_all(Color); }
}
 8000ed6:	bd10      	pop	{r4, pc}
	{ Fill_all(Get565Color(Color)); }
 8000ed8:	f7ff ff7c 	bl	8000dd4 <Get565Color>
 8000edc:	f7ff ff40 	bl	8000d60 <Fill_all>
 8000ee0:	e7f1      	b.n	8000ec6 <Fill_Display+0xa>
	{ Fill_all(Color | 0xFF << 24); }
 8000ee2:	f044 407f 	orr.w	r0, r4, #4278190080	; 0xff000000
 8000ee6:	f7ff ff3b 	bl	8000d60 <Fill_all>
 8000eea:	e7f0      	b.n	8000ece <Fill_Display+0x12>
	{ Fill_all(Color); }
 8000eec:	4620      	mov	r0, r4
 8000eee:	f7ff ff37 	bl	8000d60 <Fill_all>
}
 8000ef2:	e7f0      	b.n	8000ed6 <Fill_Display+0x1a>
 8000ef4:	20000034 	.word	0x20000034

08000ef8 <Fill_Rectangle>:
void Fill_Rectangle(uint32 Color, int32 StartX, int32 StopX, int32 StartY, int32 StopY) //заливает цветом прямоугольную область
{
 8000ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000efc:	b082      	sub	sp, #8
 8000efe:	4680      	mov	r8, r0
 8000f00:	4615      	mov	r5, r2
 8000f02:	461c      	mov	r4, r3
 8000f04:	9f08      	ldr	r7, [sp, #32]
	if(((StartX > 0) && (StartX <= DispWidth)) || ((StopX > 0) && (StopX <= DispWidth)))
 8000f06:	1e0e      	subs	r6, r1, #0
 8000f08:	dd03      	ble.n	8000f12 <Fill_Rectangle+0x1a>
 8000f0a:	4b26      	ldr	r3, [pc, #152]	; (8000fa4 <Fill_Rectangle+0xac>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	d905      	bls.n	8000f1e <Fill_Rectangle+0x26>
 8000f12:	2d00      	cmp	r5, #0
 8000f14:	dd28      	ble.n	8000f68 <Fill_Rectangle+0x70>
 8000f16:	4b23      	ldr	r3, [pc, #140]	; (8000fa4 <Fill_Rectangle+0xac>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	429d      	cmp	r5, r3
 8000f1c:	d824      	bhi.n	8000f68 <Fill_Rectangle+0x70>
	{
		if(((StartY > 0) && (StartY <= DispHeight)) || ((StopY > 0) && (StopY <= DispHeight)))
 8000f1e:	2c00      	cmp	r4, #0
 8000f20:	dd03      	ble.n	8000f2a <Fill_Rectangle+0x32>
 8000f22:	4b21      	ldr	r3, [pc, #132]	; (8000fa8 <Fill_Rectangle+0xb0>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	429c      	cmp	r4, r3
 8000f28:	d905      	bls.n	8000f36 <Fill_Rectangle+0x3e>
 8000f2a:	2f00      	cmp	r7, #0
 8000f2c:	dd1c      	ble.n	8000f68 <Fill_Rectangle+0x70>
 8000f2e:	4b1e      	ldr	r3, [pc, #120]	; (8000fa8 <Fill_Rectangle+0xb0>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	429f      	cmp	r7, r3
 8000f34:	d818      	bhi.n	8000f68 <Fill_Rectangle+0x70>
		{
			if(StartX <= 0)
 8000f36:	2e00      	cmp	r6, #0
 8000f38:	dd19      	ble.n	8000f6e <Fill_Rectangle+0x76>
			{ StartX = 1;}
			if(StopX > DispWidth)
 8000f3a:	4b1a      	ldr	r3, [pc, #104]	; (8000fa4 <Fill_Rectangle+0xac>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	429d      	cmp	r5, r3
 8000f40:	d900      	bls.n	8000f44 <Fill_Rectangle+0x4c>
			{ StartX = DispWidth;}
 8000f42:	461e      	mov	r6, r3

			if(StartY <= 0)
 8000f44:	2c00      	cmp	r4, #0
 8000f46:	dd14      	ble.n	8000f72 <Fill_Rectangle+0x7a>
			{ StartY = 1;}
			if(StopY > DispHeight)
 8000f48:	4b17      	ldr	r3, [pc, #92]	; (8000fa8 <Fill_Rectangle+0xb0>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	429f      	cmp	r7, r3
 8000f4e:	d900      	bls.n	8000f52 <Fill_Rectangle+0x5a>
			{ StartY = DispHeight;}
 8000f50:	461c      	mov	r4, r3

			if(ColorType == Color565)
 8000f52:	4b16      	ldr	r3, [pc, #88]	; (8000fac <Fill_Rectangle+0xb4>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	b173      	cbz	r3, 8000f76 <Fill_Rectangle+0x7e>
			{ Fill_rectangle(Get565Color(Color), StartX, StopX, StartY, StopY); }

			if(ColorType == Color888)
 8000f58:	4b14      	ldr	r3, [pc, #80]	; (8000fac <Fill_Rectangle+0xb4>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d014      	beq.n	8000f8a <Fill_Rectangle+0x92>
			{ Fill_rectangle(Color | 0xFF << 24, StartX, StopX, StartY, StopY); }

			if(ColorType == Color_A888)
 8000f60:	4b12      	ldr	r3, [pc, #72]	; (8000fac <Fill_Rectangle+0xb4>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	2b02      	cmp	r3, #2
 8000f66:	d019      	beq.n	8000f9c <Fill_Rectangle+0xa4>
			{ Fill_all(Color); }
		}
	}
}
 8000f68:	b002      	add	sp, #8
 8000f6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			{ StartX = 1;}
 8000f6e:	2601      	movs	r6, #1
 8000f70:	e7e3      	b.n	8000f3a <Fill_Rectangle+0x42>
			{ StartY = 1;}
 8000f72:	2401      	movs	r4, #1
 8000f74:	e7e8      	b.n	8000f48 <Fill_Rectangle+0x50>
			{ Fill_rectangle(Get565Color(Color), StartX, StopX, StartY, StopY); }
 8000f76:	4640      	mov	r0, r8
 8000f78:	f7ff ff2c 	bl	8000dd4 <Get565Color>
 8000f7c:	9700      	str	r7, [sp, #0]
 8000f7e:	4623      	mov	r3, r4
 8000f80:	462a      	mov	r2, r5
 8000f82:	4631      	mov	r1, r6
 8000f84:	f7ff fefa 	bl	8000d7c <Fill_rectangle>
 8000f88:	e7e6      	b.n	8000f58 <Fill_Rectangle+0x60>
			{ Fill_rectangle(Color | 0xFF << 24, StartX, StopX, StartY, StopY); }
 8000f8a:	9700      	str	r7, [sp, #0]
 8000f8c:	4623      	mov	r3, r4
 8000f8e:	462a      	mov	r2, r5
 8000f90:	4631      	mov	r1, r6
 8000f92:	f048 407f 	orr.w	r0, r8, #4278190080	; 0xff000000
 8000f96:	f7ff fef1 	bl	8000d7c <Fill_rectangle>
 8000f9a:	e7e1      	b.n	8000f60 <Fill_Rectangle+0x68>
			{ Fill_all(Color); }
 8000f9c:	4640      	mov	r0, r8
 8000f9e:	f7ff fedf 	bl	8000d60 <Fill_all>
}
 8000fa2:	e7e1      	b.n	8000f68 <Fill_Rectangle+0x70>
 8000fa4:	2000003c 	.word	0x2000003c
 8000fa8:	20000038 	.word	0x20000038
 8000fac:	20000034 	.word	0x20000034

08000fb0 <HLine>:
void HLine(uint32 Color, int16 x1, int16 x2, int16 y1, uint8 Tolshina)//
{
 8000fb0:	b510      	push	{r4, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	f89d 4010 	ldrb.w	r4, [sp, #16]
    if(Tolshina > 0)
 8000fb8:	b90c      	cbnz	r4, 8000fbe <HLine+0xe>
    {
    	Tolshina--;
    	Fill_Rectangle(Color, x1, x2, y1, y1+Tolshina);
    }
}
 8000fba:	b002      	add	sp, #8
 8000fbc:	bd10      	pop	{r4, pc}
    	Tolshina--;
 8000fbe:	3c01      	subs	r4, #1
    	Fill_Rectangle(Color, x1, x2, y1, y1+Tolshina);
 8000fc0:	fa53 f484 	uxtab	r4, r3, r4
 8000fc4:	9400      	str	r4, [sp, #0]
 8000fc6:	f7ff ff97 	bl	8000ef8 <Fill_Rectangle>
}
 8000fca:	e7f6      	b.n	8000fba <HLine+0xa>

08000fcc <VLine>:
void VLine(uint32 Color, int16 x1, int16 y1, int16 y2, uint8 Tolshina)
{
 8000fcc:	b530      	push	{r4, r5, lr}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	f89d 4018 	ldrb.w	r4, [sp, #24]
	if(Tolshina > 0)
 8000fd4:	b90c      	cbnz	r4, 8000fda <VLine+0xe>
	{
		Tolshina--;
		Fill_Rectangle(Color, x1, x1+Tolshina, y1, y2);
	}
}
 8000fd6:	b003      	add	sp, #12
 8000fd8:	bd30      	pop	{r4, r5, pc}
 8000fda:	461d      	mov	r5, r3
 8000fdc:	4613      	mov	r3, r2
		Tolshina--;
 8000fde:	3c01      	subs	r4, #1
		Fill_Rectangle(Color, x1, x1+Tolshina, y1, y2);
 8000fe0:	9500      	str	r5, [sp, #0]
 8000fe2:	fa51 f284 	uxtab	r2, r1, r4
 8000fe6:	f7ff ff87 	bl	8000ef8 <Fill_Rectangle>
}
 8000fea:	e7f4      	b.n	8000fd6 <VLine+0xa>

08000fec <FramePanel>:
void FramePanel(uint32 BorderColor, uint32 FloodColor, int16 x1, int16 x2, int16 y1, int16 y2, uint8 Tolshina)
{
 8000fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ff0:	b082      	sub	sp, #8
 8000ff2:	4607      	mov	r7, r0
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	4692      	mov	sl, r2
 8000ff8:	461c      	mov	r4, r3
 8000ffa:	f9bd 8028 	ldrsh.w	r8, [sp, #40]	; 0x28
 8000ffe:	f9bd 902c 	ldrsh.w	r9, [sp, #44]	; 0x2c
 8001002:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
	Tolshina --;
 8001006:	1e75      	subs	r5, r6, #1
 8001008:	b2ed      	uxtb	r5, r5
	Fill_Rectangle(FloodColor,x1,x2,y1,y2);
 800100a:	f8cd 9000 	str.w	r9, [sp]
 800100e:	4643      	mov	r3, r8
 8001010:	4622      	mov	r2, r4
 8001012:	4651      	mov	r1, sl
 8001014:	f7ff ff70 	bl	8000ef8 <Fill_Rectangle>
    HLine(BorderColor,x1,x2,y1,Tolshina + 1);
 8001018:	9600      	str	r6, [sp, #0]
 800101a:	4643      	mov	r3, r8
 800101c:	4622      	mov	r2, r4
 800101e:	4651      	mov	r1, sl
 8001020:	4638      	mov	r0, r7
 8001022:	f7ff ffc5 	bl	8000fb0 <HLine>
    HLine(BorderColor,x1,x2,y2 - Tolshina,Tolshina +1);
 8001026:	b2ad      	uxth	r5, r5
 8001028:	eba9 0305 	sub.w	r3, r9, r5
 800102c:	9600      	str	r6, [sp, #0]
 800102e:	b21b      	sxth	r3, r3
 8001030:	4622      	mov	r2, r4
 8001032:	4651      	mov	r1, sl
 8001034:	4638      	mov	r0, r7
 8001036:	f7ff ffbb 	bl	8000fb0 <HLine>
    VLine(BorderColor,x1,y1,y2,Tolshina + 1);
 800103a:	9600      	str	r6, [sp, #0]
 800103c:	464b      	mov	r3, r9
 800103e:	4642      	mov	r2, r8
 8001040:	4651      	mov	r1, sl
 8001042:	4638      	mov	r0, r7
 8001044:	f7ff ffc2 	bl	8000fcc <VLine>
    VLine(BorderColor,x2 - Tolshina,y1,y2,Tolshina + 1);
 8001048:	1b61      	subs	r1, r4, r5
 800104a:	9600      	str	r6, [sp, #0]
 800104c:	464b      	mov	r3, r9
 800104e:	4642      	mov	r2, r8
 8001050:	b209      	sxth	r1, r1
 8001052:	4638      	mov	r0, r7
 8001054:	f7ff ffba 	bl	8000fcc <VLine>
}
 8001058:	b002      	add	sp, #8
 800105a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08001060 <Line>:
void Line(int16 x1, int16 y1, int16 x2, int16 y2, uint32 Color, uint16 Tolshina)//++
{
 8001060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001064:	b083      	sub	sp, #12
 8001066:	4605      	mov	r5, r0
 8001068:	460e      	mov	r6, r1
 800106a:	4617      	mov	r7, r2
 800106c:	4698      	mov	r8, r3
 800106e:	f8bd 0034 	ldrh.w	r0, [sp, #52]	; 0x34
 8001072:	9001      	str	r0, [sp, #4]
   uint16 y = 0, k = 0;
   if(x1 <= x2)
 8001074:	4295      	cmp	r5, r2
 8001076:	f300 8095 	bgt.w	80011a4 <Line+0x144>
   {
	   if(y1 <= y2)
 800107a:	4299      	cmp	r1, r3
 800107c:	dc48      	bgt.n	8001110 <Line+0xb0>
	   {
		   if(x2 - x1 != 0)
 800107e:	4295      	cmp	r5, r2
 8001080:	d016      	beq.n	80010b0 <Line+0x50>
		   {
		       k = (y2 - y1)/(x2 - x1);
 8001082:	1a5b      	subs	r3, r3, r1
 8001084:	1b51      	subs	r1, r2, r5
 8001086:	461a      	mov	r2, r3
 8001088:	fb93 f3f1 	sdiv	r3, r3, r1
 800108c:	fa1f fb83 	uxth.w	fp, r3
		       if((y2 - y1)%(x2 - x1) != 0)
 8001090:	fb01 2313 	mls	r3, r1, r3, r2
 8001094:	b10b      	cbz	r3, 800109a <Line+0x3a>
		       {
		    	   if(Tolshina == 1)
 8001096:	2801      	cmp	r0, #1
 8001098:	d005      	beq.n	80010a6 <Line+0x46>
		   {
			   k = 1;
			   x2++;
		   }

		   if(k == 0)
 800109a:	f1bb 0f00 	cmp.w	fp, #0
 800109e:	d10b      	bne.n	80010b8 <Line+0x58>
		   { k = 1; }
 80010a0:	f04f 0b01 	mov.w	fp, #1
 80010a4:	e008      	b.n	80010b8 <Line+0x58>
		    	       k++;
 80010a6:	f10b 0b01 	add.w	fp, fp, #1
 80010aa:	fa1f fb8b 	uxth.w	fp, fp
 80010ae:	e7f4      	b.n	800109a <Line+0x3a>
			   x2++;
 80010b0:	3701      	adds	r7, #1
 80010b2:	b23f      	sxth	r7, r7
			   k = 1;
 80010b4:	f04f 0b01 	mov.w	fp, #1

		   for(uint16 xp = x1; xp <= x2; xp++)
 80010b8:	fa1f fa85 	uxth.w	sl, r5
 80010bc:	e003      	b.n	80010c6 <Line+0x66>
 80010be:	f10a 0a01 	add.w	sl, sl, #1
 80010c2:	fa1f fa8a 	uxth.w	sl, sl
 80010c6:	45ba      	cmp	sl, r7
 80010c8:	f300 80f2 	bgt.w	80012b0 <Line+0x250>
		   {
			   y = (xp - x1) * (y2 - y1) / (x2 - x1) + y1;
 80010cc:	ebaa 0405 	sub.w	r4, sl, r5
 80010d0:	eba8 0306 	sub.w	r3, r8, r6
 80010d4:	fb03 f404 	mul.w	r4, r3, r4
 80010d8:	1b7b      	subs	r3, r7, r5
 80010da:	fb94 f4f3 	sdiv	r4, r4, r3
 80010de:	b2b3      	uxth	r3, r6
 80010e0:	fa13 f484 	uxtah	r4, r3, r4
 80010e4:	b2a4      	uxth	r4, r4
			   for(uint16 yp = 0; yp < k; yp++)
 80010e6:	f04f 0900 	mov.w	r9, #0
 80010ea:	45cb      	cmp	fp, r9
 80010ec:	d9e7      	bls.n	80010be <Line+0x5e>
			   {
				   Pixel(xp, y, Color, Tolshina);
 80010ee:	9b01      	ldr	r3, [sp, #4]
 80010f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80010f2:	4621      	mov	r1, r4
 80010f4:	4650      	mov	r0, sl
 80010f6:	f7ff feb5 	bl	8000e64 <Pixel>
				   y++;
 80010fa:	3401      	adds	r4, #1
 80010fc:	b2a4      	uxth	r4, r4
				   if(y > DispHeight)
 80010fe:	4b6e      	ldr	r3, [pc, #440]	; (80012b8 <Line+0x258>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	429c      	cmp	r4, r3
 8001104:	d8db      	bhi.n	80010be <Line+0x5e>
			   for(uint16 yp = 0; yp < k; yp++)
 8001106:	f109 0901 	add.w	r9, r9, #1
 800110a:	fa1f f989 	uxth.w	r9, r9
 800110e:	e7ec      	b.n	80010ea <Line+0x8a>
			   }
		   }
	   }
	   else
	   {
		   if(x2 - x1 != 0)
 8001110:	4295      	cmp	r5, r2
 8001112:	d017      	beq.n	8001144 <Line+0xe4>
		   {
		       k = (y1 - y2)/(x2 - x1);
 8001114:	1acb      	subs	r3, r1, r3
 8001116:	1b51      	subs	r1, r2, r5
 8001118:	461a      	mov	r2, r3
 800111a:	fb93 f3f1 	sdiv	r3, r3, r1
 800111e:	fa1f fb83 	uxth.w	fp, r3
		       if((y1 - y2)%(x2 - x1) != 0)
 8001122:	fb01 2313 	mls	r3, r1, r3, r2
 8001126:	b113      	cbz	r3, 800112e <Line+0xce>
		       {
		    	   if(Tolshina == 1)
 8001128:	9b01      	ldr	r3, [sp, #4]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d005      	beq.n	800113a <Line+0xda>
		   {
			   k = 1;
			   x2++;
		   }

		   if(k == 0)
 800112e:	f1bb 0f00 	cmp.w	fp, #0
 8001132:	d10b      	bne.n	800114c <Line+0xec>
		   { k = 1; }
 8001134:	f04f 0b01 	mov.w	fp, #1
 8001138:	e008      	b.n	800114c <Line+0xec>
	    	           k++;
 800113a:	f10b 0b01 	add.w	fp, fp, #1
 800113e:	fa1f fb8b 	uxth.w	fp, fp
 8001142:	e7f4      	b.n	800112e <Line+0xce>
			   x2++;
 8001144:	3701      	adds	r7, #1
 8001146:	b23f      	sxth	r7, r7
			   k = 1;
 8001148:	f04f 0b01 	mov.w	fp, #1

		   for(uint16 xp = x1; xp <= x2; xp++)
 800114c:	fa1f fa85 	uxth.w	sl, r5
 8001150:	e003      	b.n	800115a <Line+0xfa>
 8001152:	f10a 0a01 	add.w	sl, sl, #1
 8001156:	fa1f fa8a 	uxth.w	sl, sl
 800115a:	45ba      	cmp	sl, r7
 800115c:	f300 80a8 	bgt.w	80012b0 <Line+0x250>
		   {
			   y = (xp - x1) * (y2 - y1) / (x2 - x1) + y1;
 8001160:	ebaa 0405 	sub.w	r4, sl, r5
 8001164:	eba8 0306 	sub.w	r3, r8, r6
 8001168:	fb03 f404 	mul.w	r4, r3, r4
 800116c:	1b7b      	subs	r3, r7, r5
 800116e:	fb94 f4f3 	sdiv	r4, r4, r3
 8001172:	b2b3      	uxth	r3, r6
 8001174:	fa13 f484 	uxtah	r4, r3, r4
 8001178:	b2a4      	uxth	r4, r4
			   for(uint16 yp = 0; yp < k; yp++)
 800117a:	f04f 0900 	mov.w	r9, #0
 800117e:	45cb      	cmp	fp, r9
 8001180:	d9e7      	bls.n	8001152 <Line+0xf2>
			   {
				   Pixel(xp, y, Color, Tolshina);
 8001182:	9b01      	ldr	r3, [sp, #4]
 8001184:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001186:	4621      	mov	r1, r4
 8001188:	4650      	mov	r0, sl
 800118a:	f7ff fe6b 	bl	8000e64 <Pixel>
				   y--;
 800118e:	3c01      	subs	r4, #1
 8001190:	b2a4      	uxth	r4, r4
				   if(y > DispHeight)
 8001192:	4b49      	ldr	r3, [pc, #292]	; (80012b8 <Line+0x258>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	429c      	cmp	r4, r3
 8001198:	d8db      	bhi.n	8001152 <Line+0xf2>
			   for(uint16 yp = 0; yp < k; yp++)
 800119a:	f109 0901 	add.w	r9, r9, #1
 800119e:	fa1f f989 	uxth.w	r9, r9
 80011a2:	e7ec      	b.n	800117e <Line+0x11e>
		   }
	   }
   }
   else
   {
	   if(y1 <= y2)
 80011a4:	4299      	cmp	r1, r3
 80011a6:	dc41      	bgt.n	800122c <Line+0x1cc>
	   {
		   if(x1 - x2 != 0)
		   {
		       k = (y2 - y1)/(x1 - x2);
 80011a8:	1a5b      	subs	r3, r3, r1
 80011aa:	1aa9      	subs	r1, r5, r2
 80011ac:	461a      	mov	r2, r3
 80011ae:	fb93 f3f1 	sdiv	r3, r3, r1
 80011b2:	fa1f fb83 	uxth.w	fp, r3
		       if((y2 - y1)%(x1 - x2) != 0)
 80011b6:	fb01 2313 	mls	r3, r1, r3, r2
 80011ba:	b113      	cbz	r3, 80011c2 <Line+0x162>
		       {
		    	   if(Tolshina == 1)
 80011bc:	9b01      	ldr	r3, [sp, #4]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d007      	beq.n	80011d2 <Line+0x172>
		   {
			   k = 1;
			   x1++;
		   }

		   if(k == 0)
 80011c2:	f1bb 0f00 	cmp.w	fp, #0
 80011c6:	d101      	bne.n	80011cc <Line+0x16c>
		   { k = 1; }
 80011c8:	f04f 0b01 	mov.w	fp, #1

		   for(uint16 xp = x2; xp <= x1; xp++)
 80011cc:	fa1f fa87 	uxth.w	sl, r7
 80011d0:	e008      	b.n	80011e4 <Line+0x184>
		    	       k++;
 80011d2:	f10b 0b01 	add.w	fp, fp, #1
 80011d6:	fa1f fb8b 	uxth.w	fp, fp
 80011da:	e7f2      	b.n	80011c2 <Line+0x162>
		   for(uint16 xp = x2; xp <= x1; xp++)
 80011dc:	f10a 0a01 	add.w	sl, sl, #1
 80011e0:	fa1f fa8a 	uxth.w	sl, sl
 80011e4:	45aa      	cmp	sl, r5
 80011e6:	dc63      	bgt.n	80012b0 <Line+0x250>
		   {
			   y = (xp - x1) * (y2 - y1) / (x2 - x1) + y1;
 80011e8:	ebaa 0405 	sub.w	r4, sl, r5
 80011ec:	eba8 0306 	sub.w	r3, r8, r6
 80011f0:	fb03 f404 	mul.w	r4, r3, r4
 80011f4:	1b7b      	subs	r3, r7, r5
 80011f6:	fb94 f4f3 	sdiv	r4, r4, r3
 80011fa:	b2b3      	uxth	r3, r6
 80011fc:	fa13 f484 	uxtah	r4, r3, r4
 8001200:	b2a4      	uxth	r4, r4
			   for(uint16 yp = 0; yp < k; yp++)
 8001202:	f04f 0900 	mov.w	r9, #0
 8001206:	45cb      	cmp	fp, r9
 8001208:	d9e8      	bls.n	80011dc <Line+0x17c>
			   {
				   Pixel(xp, y, Color, Tolshina);
 800120a:	9b01      	ldr	r3, [sp, #4]
 800120c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800120e:	4621      	mov	r1, r4
 8001210:	4650      	mov	r0, sl
 8001212:	f7ff fe27 	bl	8000e64 <Pixel>
				   y++;
 8001216:	3401      	adds	r4, #1
 8001218:	b2a4      	uxth	r4, r4
				   if(y > DispHeight)
 800121a:	4b27      	ldr	r3, [pc, #156]	; (80012b8 <Line+0x258>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	429c      	cmp	r4, r3
 8001220:	d8dc      	bhi.n	80011dc <Line+0x17c>
			   for(uint16 yp = 0; yp < k; yp++)
 8001222:	f109 0901 	add.w	r9, r9, #1
 8001226:	fa1f f989 	uxth.w	r9, r9
 800122a:	e7ec      	b.n	8001206 <Line+0x1a6>
	   }
	   else
	   {
		   if(x2 - x1 != 0)
		   {
		       k = (y1 - y2)/(x2 - x1);
 800122c:	1acb      	subs	r3, r1, r3
 800122e:	1b51      	subs	r1, r2, r5
 8001230:	461a      	mov	r2, r3
 8001232:	fb93 f3f1 	sdiv	r3, r3, r1
 8001236:	fa1f fb83 	uxth.w	fp, r3
		       if((y1 - y2)%(x2 - x1) != 0)
 800123a:	fb01 2313 	mls	r3, r1, r3, r2
 800123e:	b113      	cbz	r3, 8001246 <Line+0x1e6>
		       {
		    	   if(Tolshina == 1)
 8001240:	9b01      	ldr	r3, [sp, #4]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d007      	beq.n	8001256 <Line+0x1f6>
		   {
			   k = 1;
			   x2++;
		   }

		   if(k == 0)
 8001246:	f1bb 0f00 	cmp.w	fp, #0
 800124a:	d101      	bne.n	8001250 <Line+0x1f0>
		   { k = 1; }
 800124c:	f04f 0b01 	mov.w	fp, #1

		   for(uint16 xp = x2; xp <= x1; xp++)
 8001250:	fa1f fa87 	uxth.w	sl, r7
 8001254:	e008      	b.n	8001268 <Line+0x208>
	    	           k++;
 8001256:	f10b 0b01 	add.w	fp, fp, #1
 800125a:	fa1f fb8b 	uxth.w	fp, fp
 800125e:	e7f2      	b.n	8001246 <Line+0x1e6>
		   for(uint16 xp = x2; xp <= x1; xp++)
 8001260:	f10a 0a01 	add.w	sl, sl, #1
 8001264:	fa1f fa8a 	uxth.w	sl, sl
 8001268:	45aa      	cmp	sl, r5
 800126a:	dc21      	bgt.n	80012b0 <Line+0x250>
		   {
			   y = (xp - x1) * (y2 - y1) / (x2 - x1) + y1;
 800126c:	ebaa 0405 	sub.w	r4, sl, r5
 8001270:	eba8 0306 	sub.w	r3, r8, r6
 8001274:	fb03 f404 	mul.w	r4, r3, r4
 8001278:	1b7b      	subs	r3, r7, r5
 800127a:	fb94 f4f3 	sdiv	r4, r4, r3
 800127e:	b2b3      	uxth	r3, r6
 8001280:	fa13 f484 	uxtah	r4, r3, r4
 8001284:	b2a4      	uxth	r4, r4
			   for(uint16 yp = 0; yp < k; yp++)
 8001286:	f04f 0900 	mov.w	r9, #0
 800128a:	45cb      	cmp	fp, r9
 800128c:	d9e8      	bls.n	8001260 <Line+0x200>
			   {
				   Pixel(xp, y, Color, Tolshina);
 800128e:	9b01      	ldr	r3, [sp, #4]
 8001290:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001292:	4621      	mov	r1, r4
 8001294:	4650      	mov	r0, sl
 8001296:	f7ff fde5 	bl	8000e64 <Pixel>
				   y++;
 800129a:	3401      	adds	r4, #1
 800129c:	b2a4      	uxth	r4, r4
				   if(y > DispHeight)
 800129e:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <Line+0x258>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	429c      	cmp	r4, r3
 80012a4:	d8dc      	bhi.n	8001260 <Line+0x200>
			   for(uint16 yp = 0; yp < k; yp++)
 80012a6:	f109 0901 	add.w	r9, r9, #1
 80012aa:	fa1f f989 	uxth.w	r9, r9
 80012ae:	e7ec      	b.n	800128a <Line+0x22a>
				   {break; }
			   }
		   }
	   }
   }
}
 80012b0:	b003      	add	sp, #12
 80012b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012b6:	bf00      	nop
 80012b8:	20000038 	.word	0x20000038

080012bc <Graph>:
	{
		Circle(x,y,Radius,ExCirColor,2);
	}
}
void Graph(uint16 X1, uint16 X2, uint16 Y1, uint16 Y2, uint32 FillColor, uint32 FrColor, uint8 Tl, uint32 LinColor, uint32 StepX, uint32 StepY, int32 XMax, int32 XMin, int32 YMax, int32 YMin)
{
 80012bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012c0:	ed2d 8b08 	vpush	{d8-d11}
 80012c4:	b085      	sub	sp, #20
 80012c6:	4607      	mov	r7, r0
 80012c8:	460d      	mov	r5, r1
 80012ca:	4690      	mov	r8, r2
 80012cc:	461c      	mov	r4, r3
 80012ce:	f89d a060 	ldrb.w	sl, [sp, #96]	; 0x60
	float XC, YC, StX, StY, XX, YY;;

	XC = ((float)XMax - (float)XMin) / (float)StepX;
 80012d2:	eddd 7a1c 	vldr	s15, [sp, #112]	; 0x70
 80012d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012da:	ed9d 7a1d 	vldr	s14, [sp, #116]	; 0x74
 80012de:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80012e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012e6:	ed9d 7a1a 	vldr	s14, [sp, #104]	; 0x68
 80012ea:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80012ee:	eec7 9a87 	vdiv.f32	s19, s15, s14
	YC = ((float)YMax - (float)YMin) / (float)StepY;
 80012f2:	eddd 7a1e 	vldr	s15, [sp, #120]	; 0x78
 80012f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012fa:	ed9d 7a1f 	vldr	s14, [sp, #124]	; 0x7c
 80012fe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001302:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001306:	ed9d 7a1b 	vldr	s14, [sp, #108]	; 0x6c
 800130a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800130e:	ee87 aa87 	vdiv.f32	s20, s15, s14
	FramePanel(FrColor, FillColor, X1, X2, Y1, Y2, Tl);
 8001312:	f8cd a008 	str.w	sl, [sp, #8]
 8001316:	b21b      	sxth	r3, r3
 8001318:	9301      	str	r3, [sp, #4]
 800131a:	b213      	sxth	r3, r2
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	b20b      	sxth	r3, r1
 8001320:	b202      	sxth	r2, r0
 8001322:	9916      	ldr	r1, [sp, #88]	; 0x58
 8001324:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8001326:	f7ff fe61 	bl	8000fec <FramePanel>

	StX = (((float)X2 - (float)Tl) - ((float)X1 + (float)Tl)) / XC;
 800132a:	ee07 5a90 	vmov	s15, r5
 800132e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001332:	ee07 aa90 	vmov	s15, sl
 8001336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800133a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800133e:	ee06 7a90 	vmov	s13, r7
 8001342:	eeb8 9a66 	vcvt.f32.u32	s18, s13
 8001346:	ee37 9a89 	vadd.f32	s18, s15, s18
 800134a:	ee37 7a49 	vsub.f32	s14, s14, s18
 800134e:	ee87 ba29 	vdiv.f32	s22, s14, s19
	StY = (((float)Y2 - (float)Tl) - ((float)Y1 + (float)Tl)) / YC;
 8001352:	ee07 4a10 	vmov	s14, r4
 8001356:	eeb8 8a47 	vcvt.f32.u32	s16, s14
 800135a:	ee78 8a67 	vsub.f32	s17, s16, s15
 800135e:	ee07 8a10 	vmov	s14, r8
 8001362:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001366:	ee77 7a87 	vadd.f32	s15, s15, s14
 800136a:	ee78 7ae7 	vsub.f32	s15, s17, s15
 800136e:	eec7 aa8a 	vdiv.f32	s21, s15, s20
	XX = (float)X1 + (float)Tl;
	YY = (float)Y2 - (float)Tl;

	VLine(LinColor, (uint16)XX, Y1+Tl, Y2-Tl, 1);
 8001372:	eefc 7ac9 	vcvt.u32.f32	s15, s18
 8001376:	fa1f fb8a 	uxth.w	fp, sl
 800137a:	eb0b 0908 	add.w	r9, fp, r8
 800137e:	fa0f f989 	sxth.w	r9, r9
 8001382:	eba4 040b 	sub.w	r4, r4, fp
 8001386:	b224      	sxth	r4, r4
 8001388:	2301      	movs	r3, #1
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	4623      	mov	r3, r4
 800138e:	464a      	mov	r2, r9
 8001390:	ee17 1a90 	vmov	r1, s15
 8001394:	b209      	sxth	r1, r1
 8001396:	9819      	ldr	r0, [sp, #100]	; 0x64
 8001398:	f7ff fe18 	bl	8000fcc <VLine>
	XX += StX;
 800139c:	ee39 9a0b 	vadd.f32	s18, s18, s22
	for(uint16 x = 0; x < XC; x++)
 80013a0:	2600      	movs	r6, #0
 80013a2:	e00d      	b.n	80013c0 <Graph+0x104>
		    VLine(LinColor, (uint16)XX, Y1+Tl, Y2-Tl, 1);
		    XX += StX;
	    }
		else
		{
		    VLine(LinColor, X2 - Tl, Y1+Tl, Y2-Tl, 1);
 80013a4:	eba5 010b 	sub.w	r1, r5, fp
 80013a8:	2301      	movs	r3, #1
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	4623      	mov	r3, r4
 80013ae:	464a      	mov	r2, r9
 80013b0:	b209      	sxth	r1, r1
 80013b2:	9819      	ldr	r0, [sp, #100]	; 0x64
 80013b4:	f7ff fe0a 	bl	8000fcc <VLine>
		    XX += StX;
 80013b8:	ee39 9a0b 	vadd.f32	s18, s18, s22
	for(uint16 x = 0; x < XC; x++)
 80013bc:	3601      	adds	r6, #1
 80013be:	b2b6      	uxth	r6, r6
 80013c0:	ee07 6a90 	vmov	s15, r6
 80013c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013c8:	eeb4 7ae9 	vcmpe.f32	s14, s19
 80013cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d0:	d517      	bpl.n	8001402 <Graph+0x146>
		if(x < XC - 1)
 80013d2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80013d6:	ee79 7ae7 	vsub.f32	s15, s19, s15
 80013da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e2:	dddf      	ble.n	80013a4 <Graph+0xe8>
		    VLine(LinColor, (uint16)XX, Y1+Tl, Y2-Tl, 1);
 80013e4:	eefc 7ac9 	vcvt.u32.f32	s15, s18
 80013e8:	2301      	movs	r3, #1
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	4623      	mov	r3, r4
 80013ee:	464a      	mov	r2, r9
 80013f0:	ee17 1a90 	vmov	r1, s15
 80013f4:	b209      	sxth	r1, r1
 80013f6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80013f8:	f7ff fde8 	bl	8000fcc <VLine>
		    XX += StX;
 80013fc:	ee39 9a0b 	vadd.f32	s18, s18, s22
 8001400:	e7dc      	b.n	80013bc <Graph+0x100>
		}
	}
	HLine(LinColor, X1+Tl, X2-Tl, (uint16)YY, 1);
 8001402:	445f      	add	r7, fp
 8001404:	b23f      	sxth	r7, r7
 8001406:	eba5 050b 	sub.w	r5, r5, fp
 800140a:	b22d      	sxth	r5, r5
 800140c:	eefc 7ae8 	vcvt.u32.f32	s15, s17
 8001410:	2301      	movs	r3, #1
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	ee17 3a90 	vmov	r3, s15
 8001418:	b21b      	sxth	r3, r3
 800141a:	462a      	mov	r2, r5
 800141c:	4639      	mov	r1, r7
 800141e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8001420:	f7ff fdc6 	bl	8000fb0 <HLine>
	YY -= StY;
 8001424:	ee78 8aea 	vsub.f32	s17, s17, s21
	for(uint16 y = 0; y < YC; y++)
 8001428:	2400      	movs	r4, #0
 800142a:	e00b      	b.n	8001444 <Graph+0x188>
		{
		    HLine(LinColor, X1+Tl, X2-Tl, Y1 + Tl, 1);
	    }
		else
		{
			HLine(LinColor, X1+Tl, X2-Tl, (uint16)YY, 1);
 800142c:	2201      	movs	r2, #1
 800142e:	9200      	str	r2, [sp, #0]
 8001430:	b21b      	sxth	r3, r3
 8001432:	462a      	mov	r2, r5
 8001434:	4639      	mov	r1, r7
 8001436:	9819      	ldr	r0, [sp, #100]	; 0x64
 8001438:	f7ff fdba 	bl	8000fb0 <HLine>
		}
		YY -= StY;
 800143c:	ee78 8aea 	vsub.f32	s17, s17, s21
	for(uint16 y = 0; y < YC; y++)
 8001440:	3401      	adds	r4, #1
 8001442:	b2a4      	uxth	r4, r4
 8001444:	ee07 4a90 	vmov	s15, r4
 8001448:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800144c:	eef4 7aca 	vcmpe.f32	s15, s20
 8001450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001454:	d513      	bpl.n	800147e <Graph+0x1c2>
		if((uint16)YY >= Y1 && (uint16)YY <= Y1 + Tl)
 8001456:	eefc 7ae8 	vcvt.u32.f32	s15, s17
 800145a:	ee17 3a90 	vmov	r3, s15
 800145e:	b29b      	uxth	r3, r3
 8001460:	4543      	cmp	r3, r8
 8001462:	d3e3      	bcc.n	800142c <Graph+0x170>
 8001464:	eb08 020a 	add.w	r2, r8, sl
 8001468:	4293      	cmp	r3, r2
 800146a:	dcdf      	bgt.n	800142c <Graph+0x170>
		    HLine(LinColor, X1+Tl, X2-Tl, Y1 + Tl, 1);
 800146c:	2301      	movs	r3, #1
 800146e:	9300      	str	r3, [sp, #0]
 8001470:	464b      	mov	r3, r9
 8001472:	462a      	mov	r2, r5
 8001474:	4639      	mov	r1, r7
 8001476:	9819      	ldr	r0, [sp, #100]	; 0x64
 8001478:	f7ff fd9a 	bl	8000fb0 <HLine>
 800147c:	e7de      	b.n	800143c <Graph+0x180>
	}
}
 800147e:	b005      	add	sp, #20
 8001480:	ecbd 8b08 	vpop	{d8-d11}
 8001484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001488 <GraphLine>:
void GraphLine(uint16 X1, uint16 X2, uint16 Y1, uint16 Y2, uint32 Color, uint8 Tl, uint32 StepX, uint32 StepY, uint32 XMax, uint32 XMin, int YMax, int YMin, int data[], uint32 Points, uint8 LineTl)
{
 8001488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800148c:	ed2d 8b0a 	vpush	{d8-d12}
 8001490:	b089      	sub	sp, #36	; 0x24
 8001492:	4605      	mov	r5, r0
 8001494:	4691      	mov	r9, r2
 8001496:	461f      	mov	r7, r3
 8001498:	f89d b074 	ldrb.w	fp, [sp, #116]	; 0x74
 800149c:	9c21      	ldr	r4, [sp, #132]	; 0x84
 800149e:	f8dd 8088 	ldr.w	r8, [sp, #136]	; 0x88
 80014a2:	f8dd a08c 	ldr.w	sl, [sp, #140]	; 0x8c
 80014a6:	9e24      	ldr	r6, [sp, #144]	; 0x90
 80014a8:	f89d 3098 	ldrb.w	r3, [sp, #152]	; 0x98
 80014ac:	9303      	str	r3, [sp, #12]
	uint16 Points_cnt = 0, Yctrl = 0;
	float LineX = 0, NextX = 0, LineY = 0, NextY = 0;
	float XC = 0, StX = 0, YY = 0, Ydif = 0, StY = 0, StartY = 0;
    uint8 owf_flag = 1;
	YY = Y2 - Y1;
 80014ae:	1abb      	subs	r3, r7, r2
 80014b0:	ee09 3a90 	vmov	s19, r3
 80014b4:	eef8 9ae9 	vcvt.f32.s32	s19, s19
	Ydif = YMax - YMin;
 80014b8:	eba8 030a 	sub.w	r3, r8, sl
 80014bc:	ee09 3a10 	vmov	s18, r3
 80014c0:	eeb8 9ac9 	vcvt.f32.s32	s18, s18

	if((X2 - X1) >= (XMax - XMin))
 80014c4:	9106      	str	r1, [sp, #24]
 80014c6:	1a09      	subs	r1, r1, r0
 80014c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80014ca:	1b1b      	subs	r3, r3, r4
 80014cc:	4299      	cmp	r1, r3
 80014ce:	d366      	bcc.n	800159e <GraphLine+0x116>
	{
		XC = (float)XMax;
 80014d0:	eddd 7a20 	vldr	s15, [sp, #128]	; 0x80
 80014d4:	eeb8 ba67 	vcvt.f32.u32	s22, s15
		StX = (float)(X2 - X1) / (float)(XMax - XMin) * 0.9902;
 80014d8:	ee07 1a90 	vmov	s15, r1
 80014dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014e0:	ee07 3a10 	vmov	s14, r3
 80014e4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80014e8:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80014ec:	ee17 0a90 	vmov	r0, s15
 80014f0:	f7fe ffee 	bl	80004d0 <__aeabi_f2d>
 80014f4:	a379      	add	r3, pc, #484	; (adr r3, 80016dc <GraphLine+0x254>)
 80014f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fa:	f7ff f841 	bl	8000580 <__aeabi_dmul>
 80014fe:	f7ff fa51 	bl	80009a4 <__aeabi_d2f>
 8001502:	ee0b 0a90 	vmov	s23, r0
	}

	LineX = (float)X1 + (float)Tl + (float)(LineTl - 1);
 8001506:	ee07 5a90 	vmov	s15, r5
 800150a:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800150e:	ee07 ba90 	vmov	s15, fp
 8001512:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001516:	ee78 7a07 	vadd.f32	s15, s16, s14
 800151a:	9b03      	ldr	r3, [sp, #12]
 800151c:	9307      	str	r3, [sp, #28]
 800151e:	1e5a      	subs	r2, r3, #1
 8001520:	ee08 2a10 	vmov	s16, r2
 8001524:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 8001528:	ee37 8a88 	vadd.f32	s16, s15, s16
	NextX = LineX;
	StartY = (float)Y2 - (float)(Tl) - (float)LineTl;
 800152c:	ee07 7a90 	vmov	s15, r7
 8001530:	eef8 8a67 	vcvt.f32.u32	s17, s15
 8001534:	ee78 8ac7 	vsub.f32	s17, s17, s14
 8001538:	ee07 3a90 	vmov	s15, r3
 800153c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001540:	ee78 8ae7 	vsub.f32	s17, s17, s15

	LineY = StartY - ((YY / Ydif * (float)data[XMin]) * 0.974);
 8001544:	eec9 aa89 	vdiv.f32	s21, s19, s18
 8001548:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 800154c:	ee07 3a90 	vmov	s15, r3
 8001550:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001554:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8001558:	ee17 0a90 	vmov	r0, s15
 800155c:	f7fe ffb8 	bl	80004d0 <__aeabi_f2d>
 8001560:	a35b      	add	r3, pc, #364	; (adr r3, 80016d0 <GraphLine+0x248>)
 8001562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001566:	f7ff f80b 	bl	8000580 <__aeabi_dmul>
 800156a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800156e:	ee18 0a90 	vmov	r0, s17
 8001572:	f7fe ffad 	bl	80004d0 <__aeabi_f2d>
 8001576:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800157a:	f7fe fe49 	bl	8000210 <__aeabi_dsub>
 800157e:	f7ff fa11 	bl	80009a4 <__aeabi_d2f>
 8001582:	ee09 0a90 	vmov	s19, r0

	Yctrl = LineY;

	if(Yctrl < (Y1 + Tl))
 8001586:	f8cd b010 	str.w	fp, [sp, #16]
 800158a:	eb09 030b 	add.w	r3, r9, fp
 800158e:	ee0c 3a10 	vmov	s24, r3
		Yctrl = Y1 + Tl;
	}

	NextY = Yctrl;

	for(uint16 x = XMin; x < XC; x++)
 8001592:	b2a4      	uxth	r4, r4
    uint8 owf_flag = 1;
 8001594:	f04f 0b01 	mov.w	fp, #1
	uint16 Points_cnt = 0, Yctrl = 0;
 8001598:	f04f 0900 	mov.w	r9, #0
	for(uint16 x = XMin; x < XC; x++)
 800159c:	e032      	b.n	8001604 <GraphLine+0x17c>
	float XC = 0, StX = 0, YY = 0, Ydif = 0, StY = 0, StartY = 0;
 800159e:	eddf ba4e 	vldr	s23, [pc, #312]	; 80016d8 <GraphLine+0x250>
 80015a2:	eeb0 ba6b 	vmov.f32	s22, s23
 80015a6:	e7ae      	b.n	8001506 <GraphLine+0x7e>
			LineX = NextX;
			LineY = NextY;
	    }
		else
		{
			if(owf_flag == 0)
 80015a8:	f1bb 0f00 	cmp.w	fp, #0
 80015ac:	d005      	beq.n	80015ba <GraphLine+0x132>
				NextY = Y1 + Tl;
				Line((uint16)LineX, (uint16)LineY, (uint16)NextX, (uint16)NextY, Color, LineTl);
				owf_flag = 1;
			}

			if(data[x] > YMax)
 80015ae:	59f3      	ldr	r3, [r6, r7]
 80015b0:	4543      	cmp	r3, r8
 80015b2:	dd21      	ble.n	80015f8 <GraphLine+0x170>
			{
			    LineX = NextX;
			    LineY = Y1 + Tl;
 80015b4:	eef8 9acc 	vcvt.f32.s32	s19, s24
 80015b8:	e020      	b.n	80015fc <GraphLine+0x174>
				NextY = Y1 + Tl;
 80015ba:	eef8 7acc 	vcvt.f32.s32	s15, s24
				Line((uint16)LineX, (uint16)LineY, (uint16)NextX, (uint16)NextY, Color, LineTl);
 80015be:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 80015c2:	eefc 9ae9 	vcvt.u32.f32	s19, s19
 80015c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015ca:	9b03      	ldr	r3, [sp, #12]
 80015cc:	9301      	str	r3, [sp, #4]
 80015ce:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	ee17 3a90 	vmov	r3, s15
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	eefc 7ac9 	vcvt.u32.f32	s15, s18
 80015dc:	ee17 2a90 	vmov	r2, s15
 80015e0:	b212      	sxth	r2, r2
 80015e2:	ee19 1a90 	vmov	r1, s19
 80015e6:	b209      	sxth	r1, r1
 80015e8:	ee18 0a10 	vmov	r0, s16
 80015ec:	b200      	sxth	r0, r0
 80015ee:	f7ff fd37 	bl	8001060 <Line>
				owf_flag = 1;
 80015f2:	f04f 0b01 	mov.w	fp, #1
 80015f6:	e7da      	b.n	80015ae <GraphLine+0x126>
		    }
			else
			{
			    LineX = NextX;
			    LineY = StartY;
 80015f8:	eef0 9a68 	vmov.f32	s19, s17
	for(uint16 x = XMin; x < XC; x++)
 80015fc:	3401      	adds	r4, #1
 80015fe:	b2a4      	uxth	r4, r4
 8001600:	eeb0 8a49 	vmov.f32	s16, s18
 8001604:	ee07 4a90 	vmov	s15, r4
 8001608:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800160c:	eef4 7acb 	vcmpe.f32	s15, s22
 8001610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001614:	d555      	bpl.n	80016c2 <GraphLine+0x23a>
		StY = (YY / Ydif * (float)data[x]) * 0.974; //расчет дисплейного Y, 0.974 - корректировка погрешности
 8001616:	00a7      	lsls	r7, r4, #2
 8001618:	f856 5024 	ldr.w	r5, [r6, r4, lsl #2]
 800161c:	ee07 5a90 	vmov	s15, r5
 8001620:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001624:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8001628:	ee17 0a90 	vmov	r0, s15
 800162c:	f7fe ff50 	bl	80004d0 <__aeabi_f2d>
 8001630:	a327      	add	r3, pc, #156	; (adr r3, 80016d0 <GraphLine+0x248>)
 8001632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001636:	f7fe ffa3 	bl	8000580 <__aeabi_dmul>
 800163a:	f7ff f9b3 	bl	80009a4 <__aeabi_d2f>
		NextX += StX;
 800163e:	ee38 9a2b 	vadd.f32	s18, s16, s23
		NextY = StartY - StY;
 8001642:	ee07 0a90 	vmov	s15, r0
 8001646:	ee38 aae7 	vsub.f32	s20, s17, s15
		if((data[x] >= YMin) && (data[x] <= YMax))
 800164a:	4555      	cmp	r5, sl
 800164c:	dbac      	blt.n	80015a8 <GraphLine+0x120>
 800164e:	4545      	cmp	r5, r8
 8001650:	dcaa      	bgt.n	80015a8 <GraphLine+0x120>
		    if(Points_cnt < Points)
 8001652:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8001654:	4599      	cmp	r9, r3
 8001656:	d22d      	bcs.n	80016b4 <GraphLine+0x22c>
		    	if(NextX >= X2 - Tl)
 8001658:	9b06      	ldr	r3, [sp, #24]
 800165a:	9a04      	ldr	r2, [sp, #16]
 800165c:	1a9a      	subs	r2, r3, r2
 800165e:	ee07 2a90 	vmov	s15, r2
 8001662:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001666:	eef4 7ac9 	vcmpe.f32	s15, s18
 800166a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166e:	d805      	bhi.n	800167c <GraphLine+0x1f4>
		    	{NextX = X2 - LineTl;}
 8001670:	9a07      	ldr	r2, [sp, #28]
 8001672:	1a9b      	subs	r3, r3, r2
 8001674:	ee09 3a10 	vmov	s18, r3
 8001678:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
		        Line((uint16)LineX, (uint16)LineY, (uint16)NextX, (uint16)NextY, Color, LineTl);
 800167c:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 8001680:	eefc 9ae9 	vcvt.u32.f32	s19, s19
 8001684:	9b03      	ldr	r3, [sp, #12]
 8001686:	9301      	str	r3, [sp, #4]
 8001688:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	eefc 7aca 	vcvt.u32.f32	s15, s20
 8001690:	ee17 3a90 	vmov	r3, s15
 8001694:	b21b      	sxth	r3, r3
 8001696:	eefc 7ac9 	vcvt.u32.f32	s15, s18
 800169a:	ee17 2a90 	vmov	r2, s15
 800169e:	b212      	sxth	r2, r2
 80016a0:	ee19 1a90 	vmov	r1, s19
 80016a4:	b209      	sxth	r1, r1
 80016a6:	ee18 0a10 	vmov	r0, s16
 80016aa:	b200      	sxth	r0, r0
 80016ac:	f7ff fcd8 	bl	8001060 <Line>
		        owf_flag = 0;
 80016b0:	f04f 0b00 	mov.w	fp, #0
		    Points_cnt++;
 80016b4:	f109 0901 	add.w	r9, r9, #1
 80016b8:	fa1f f989 	uxth.w	r9, r9
			LineY = NextY;
 80016bc:	eef0 9a4a 	vmov.f32	s19, s20
 80016c0:	e79c      	b.n	80015fc <GraphLine+0x174>
	//Line(50, 40, 150, 140, green | 0xff000000, 2);
	//Line(150, 150, 50, 50, green | 0xff000000, 2);

	//Line(160, 140, 260, 40, green | 0xff000000, 2);
	//Line(270, 40, 170, 140, green | 0xff000000, 2);
}
 80016c2:	b009      	add	sp, #36	; 0x24
 80016c4:	ecbd 8b0a 	vpop	{d8-d12}
 80016c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016cc:	f3af 8000 	nop.w
 80016d0:	0c49ba5e 	.word	0x0c49ba5e
 80016d4:	3fef2b02 	.word	0x3fef2b02
 80016d8:	00000000 	.word	0x00000000
 80016dc:	e90ff972 	.word	0xe90ff972
 80016e0:	3fefafb7 	.word	0x3fefafb7

080016e4 <LCD_Graph>:
//	}
	return NotClicked;
}
void LCD_Graph(D_Graph *Gr)
{
	if(Gr->Unvisible == 0)
 80016e4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80016e8:	b103      	cbz	r3, 80016ec <LCD_Graph+0x8>
 80016ea:	4770      	bx	lr
{
 80016ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ee:	b08d      	sub	sp, #52	; 0x34
 80016f0:	4604      	mov	r4, r0
	{
	   Graph(Gr->X1, Gr->X2, Gr->Y1, Gr->Y2, Gr->FillColor, Gr->FrameColor, Gr->Thickness, Gr->LinesColor, Gr->StepX, Gr->StepY, Gr->XMax, Gr->XMin, Gr->YMax, Gr->YMin);
 80016f2:	6a85      	ldr	r5, [r0, #40]	; 0x28
 80016f4:	950b      	str	r5, [sp, #44]	; 0x2c
 80016f6:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
 80016f8:	6b07      	ldr	r7, [r0, #48]	; 0x30
 80016fa:	8983      	ldrh	r3, [r0, #12]
 80016fc:	8902      	ldrh	r2, [r0, #8]
 80016fe:	8881      	ldrh	r1, [r0, #4]
 8001700:	8800      	ldrh	r0, [r0, #0]
 8001702:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8001704:	9509      	str	r5, [sp, #36]	; 0x24
 8001706:	9708      	str	r7, [sp, #32]
 8001708:	9607      	str	r6, [sp, #28]
 800170a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800170c:	9506      	str	r5, [sp, #24]
 800170e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8001710:	9505      	str	r5, [sp, #20]
 8001712:	6a25      	ldr	r5, [r4, #32]
 8001714:	9504      	str	r5, [sp, #16]
 8001716:	69e5      	ldr	r5, [r4, #28]
 8001718:	9503      	str	r5, [sp, #12]
 800171a:	69a5      	ldr	r5, [r4, #24]
 800171c:	b2ed      	uxtb	r5, r5
 800171e:	9502      	str	r5, [sp, #8]
 8001720:	6965      	ldr	r5, [r4, #20]
 8001722:	9501      	str	r5, [sp, #4]
 8001724:	6924      	ldr	r4, [r4, #16]
 8001726:	9400      	str	r4, [sp, #0]
 8001728:	f7ff fdc8 	bl	80012bc <Graph>
	}
}
 800172c:	b00d      	add	sp, #52	; 0x34
 800172e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001730 <LCD_GraphLine>:
void LCD_GraphLine(D_Graph *Gr, D_GraphLine *GrL, int data[])
{
	if(GrL->Unvisible == 0)
 8001730:	7a4b      	ldrb	r3, [r1, #9]
 8001732:	b103      	cbz	r3, 8001736 <LCD_GraphLine+0x6>
 8001734:	4770      	bx	lr
{
 8001736:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001738:	b08d      	sub	sp, #52	; 0x34
 800173a:	4696      	mov	lr, r2
 800173c:	460e      	mov	r6, r1
 800173e:	4604      	mov	r4, r0
	{
	   GraphLine(Gr->X1, Gr->X2, Gr->Y1, Gr->Y2, GrL->LineColor, Gr->Thickness, Gr->StepX, Gr->StepY, Gr->XMax, Gr->XMin, Gr->YMax, Gr->YMin, data, GrL->Points_count, GrL->Thickness);
 8001740:	6987      	ldr	r7, [r0, #24]
 8001742:	8983      	ldrh	r3, [r0, #12]
 8001744:	8902      	ldrh	r2, [r0, #8]
 8001746:	8881      	ldrh	r1, [r0, #4]
 8001748:	8800      	ldrh	r0, [r0, #0]
 800174a:	f896 c008 	ldrb.w	ip, [r6, #8]
 800174e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
 8001752:	6835      	ldr	r5, [r6, #0]
 8001754:	9509      	str	r5, [sp, #36]	; 0x24
 8001756:	f8cd e020 	str.w	lr, [sp, #32]
 800175a:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800175c:	9507      	str	r5, [sp, #28]
 800175e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8001760:	9506      	str	r5, [sp, #24]
 8001762:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8001764:	9505      	str	r5, [sp, #20]
 8001766:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8001768:	9504      	str	r5, [sp, #16]
 800176a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800176c:	9503      	str	r5, [sp, #12]
 800176e:	6a24      	ldr	r4, [r4, #32]
 8001770:	9402      	str	r4, [sp, #8]
 8001772:	b2ff      	uxtb	r7, r7
 8001774:	9701      	str	r7, [sp, #4]
 8001776:	6874      	ldr	r4, [r6, #4]
 8001778:	9400      	str	r4, [sp, #0]
 800177a:	f7ff fe85 	bl	8001488 <GraphLine>
	}
}
 800177e:	b00d      	add	sp, #52	; 0x34
 8001780:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001784 <MainFunc>:

extern LTDC_HandleTypeDef hltdc;
DisplayConfig ds;

void MainFunc ()
{
 8001784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001788:	b09c      	sub	sp, #112	; 0x70
	ds.Color_Type = Color565;
 800178a:	4d2d      	ldr	r5, [pc, #180]	; (8001840 <MainFunc+0xbc>)
 800178c:	2400      	movs	r4, #0
 800178e:	732c      	strb	r4, [r5, #12]
	ds.Display_Height = 272;
 8001790:	f44f 7788 	mov.w	r7, #272	; 0x110
 8001794:	606f      	str	r7, [r5, #4]
	ds.Display_Width = 480;
 8001796:	f44f 78f0 	mov.w	r8, #480	; 0x1e0
 800179a:	f8c5 8008 	str.w	r8, [r5, #8]
	ds.Layers = 1;
 800179e:	2601      	movs	r6, #1
 80017a0:	736e      	strb	r6, [r5, #13]
	ds.Start_RAM_Address = (uint32_t)&RGB;
 80017a2:	4928      	ldr	r1, [pc, #160]	; (8001844 <MainFunc+0xc0>)
 80017a4:	6029      	str	r1, [r5, #0]

	HAL_LTDC_SetAddress(&hltdc,(uint32_t)&RGB,0);  // запускаем модуль LTDC (железный)
 80017a6:	4622      	mov	r2, r4
 80017a8:	4827      	ldr	r0, [pc, #156]	; (8001848 <MainFunc+0xc4>)
 80017aa:	f001 fcbf 	bl	800312c <HAL_LTDC_SetAddress>
	Graphics_Init(&ds); //инит библиотеки (из структуры ds)
 80017ae:	4628      	mov	r0, r5
 80017b0:	f7ff fb3e 	bl	8000e30 <Graphics_Init>
	rb.Transp_key = 0;
	rb.ExCirColor = green;
	rb.InCirColor = blue;
	rb.Unvisible = 1;

	gr.FillColor = white;
 80017b4:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80017b8:	9311      	str	r3, [sp, #68]	; 0x44
	gr.FrameColor = green;
 80017ba:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80017be:	9312      	str	r3, [sp, #72]	; 0x48
	gr.LinesColor = red;
 80017c0:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 80017c4:	9314      	str	r3, [sp, #80]	; 0x50
	gr.StepX = 1;
 80017c6:	9615      	str	r6, [sp, #84]	; 0x54
	gr.StepY = 10;
 80017c8:	230a      	movs	r3, #10
 80017ca:	9316      	str	r3, [sp, #88]	; 0x58
	gr.X1 = 1;
 80017cc:	960d      	str	r6, [sp, #52]	; 0x34
	gr.X2 = 480;
 80017ce:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
	gr.XMax = 10;
 80017d2:	9317      	str	r3, [sp, #92]	; 0x5c
	gr.XMin = 0;
 80017d4:	9418      	str	r4, [sp, #96]	; 0x60
	gr.Y1 = 1;
 80017d6:	960f      	str	r6, [sp, #60]	; 0x3c
	gr.Y2 = 272;
 80017d8:	9710      	str	r7, [sp, #64]	; 0x40
	gr.YMax = 100;
 80017da:	2264      	movs	r2, #100	; 0x64
 80017dc:	9219      	str	r2, [sp, #100]	; 0x64
	gr.YMin = 0;
 80017de:	941a      	str	r4, [sp, #104]	; 0x68
	gr.Unvisible = 0;
 80017e0:	f88d 406c 	strb.w	r4, [sp, #108]	; 0x6c
	gr.Thickness = 2;
 80017e4:	2202      	movs	r2, #2
 80017e6:	9213      	str	r2, [sp, #76]	; 0x4c

	grL.LineColor = black;
 80017e8:	940b      	str	r4, [sp, #44]	; 0x2c
	grL.Points_count = 10;
 80017ea:	930a      	str	r3, [sp, #40]	; 0x28
	grL.Thickness = 2;
 80017ec:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 80017f0:	e023      	b.n	800183a <MainFunc+0xb6>
			tra.CurrentValue = i;
			pvg.CurrentValue = i;
//
//			lb.Y += 2;
//
			Fill_Display(darkBlue3);
 80017f2:	2066      	movs	r0, #102	; 0x66
 80017f4:	f7ff fb62 	bl	8000ebc <Fill_Display>
			Fill_Display(black);
 80017f8:	2000      	movs	r0, #0
 80017fa:	f7ff fb5f 	bl	8000ebc <Fill_Display>

//				HAL_Delay(800);

//				Fill_Display(black);

				LCD_Graph(&gr);
 80017fe:	a80d      	add	r0, sp, #52	; 0x34
 8001800:	f7ff ff70 	bl	80016e4 <LCD_Graph>

				int data[] = {90, 80, 70, 60, 50, 40, 30, 20, 10, 0};
 8001804:	466c      	mov	r4, sp
 8001806:	4d11      	ldr	r5, [pc, #68]	; (800184c <MainFunc+0xc8>)
 8001808:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800180a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800180c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800180e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001810:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001814:	e884 0003 	stmia.w	r4, {r0, r1}
				LCD_GraphLine(&gr, &grL, data);
 8001818:	466a      	mov	r2, sp
 800181a:	a90a      	add	r1, sp, #40	; 0x28
 800181c:	a80d      	add	r0, sp, #52	; 0x34
 800181e:	f7ff ff87 	bl	8001730 <LCD_GraphLine>



				HAL_Delay(3000);
 8001822:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001826:	f000 ff11 	bl	800264c <HAL_Delay>
		for(i = 0; i < 11; i++)
 800182a:	3601      	adds	r6, #1
 800182c:	b2b6      	uxth	r6, r6
 800182e:	2e0a      	cmp	r6, #10
 8001830:	d9df      	bls.n	80017f2 <MainFunc+0x6e>
//		    LCD_DualVGradient(&dvgr);
//		    LCD_Label(&lb, "Vitea & Iulea = Love");
//		    LCD_Button(&bt, "Butt1");
//		    HAL_Delay(800);
		}
		HAL_Delay(300);
 8001832:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001836:	f000 ff09 	bl	800264c <HAL_Delay>
		for(i = 0; i < 11; i++)
 800183a:	2600      	movs	r6, #0
 800183c:	e7f7      	b.n	800182e <MainFunc+0xaa>
 800183e:	bf00      	nop
 8001840:	20000044 	.word	0x20000044
 8001844:	20000054 	.word	0x20000054
 8001848:	2003fd24 	.word	0x2003fd24
 800184c:	08004890 	.word	0x08004890

08001850 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8001850:	b510      	push	{r4, lr}
 8001852:	b084      	sub	sp, #16
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001854:	2400      	movs	r4, #0
 8001856:	9400      	str	r4, [sp, #0]
 8001858:	9401      	str	r4, [sp, #4]
 800185a:	9402      	str	r4, [sp, #8]
 800185c:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800185e:	f000 ff5b 	bl	8002718 <HAL_MPU_Disable>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001862:	2301      	movs	r3, #1
 8001864:	f88d 3000 	strb.w	r3, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001868:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x20000004;
 800186c:	4a0d      	ldr	r2, [pc, #52]	; (80018a4 <MPU_Config+0x54>)
 800186e:	9201      	str	r2, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 8001870:	2211      	movs	r2, #17
 8001872:	f88d 2008 	strb.w	r2, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001876:	f88d 4009 	strb.w	r4, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800187a:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800187e:	2203      	movs	r2, #3
 8001880:	f88d 200b 	strb.w	r2, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001884:	f88d 400c 	strb.w	r4, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001888:	f88d 400d 	strb.w	r4, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 800188c:	f88d 300e 	strb.w	r3, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001890:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001894:	4668      	mov	r0, sp
 8001896:	f000 ff61 	bl	800275c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800189a:	2004      	movs	r0, #4
 800189c:	f000 ff4c 	bl	8002738 <HAL_MPU_Enable>

}
 80018a0:	b004      	add	sp, #16
 80018a2:	bd10      	pop	{r4, pc}
 80018a4:	20000004 	.word	0x20000004

080018a8 <MX_GPIO_Init>:
{
 80018a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018ac:	b091      	sub	sp, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ae:	2400      	movs	r4, #0
 80018b0:	940b      	str	r4, [sp, #44]	; 0x2c
 80018b2:	940c      	str	r4, [sp, #48]	; 0x30
 80018b4:	940d      	str	r4, [sp, #52]	; 0x34
 80018b6:	940e      	str	r4, [sp, #56]	; 0x38
 80018b8:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018ba:	4ba9      	ldr	r3, [pc, #676]	; (8001b60 <MX_GPIO_Init+0x2b8>)
 80018bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018be:	f042 0210 	orr.w	r2, r2, #16
 80018c2:	631a      	str	r2, [r3, #48]	; 0x30
 80018c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018c6:	f002 0210 	and.w	r2, r2, #16
 80018ca:	9200      	str	r2, [sp, #0]
 80018cc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80018ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80018d4:	631a      	str	r2, [r3, #48]	; 0x30
 80018d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018d8:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80018dc:	9201      	str	r2, [sp, #4]
 80018de:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018e2:	f042 0202 	orr.w	r2, r2, #2
 80018e6:	631a      	str	r2, [r3, #48]	; 0x30
 80018e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018ea:	f002 0202 	and.w	r2, r2, #2
 80018ee:	9202      	str	r2, [sp, #8]
 80018f0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018f4:	f042 0208 	orr.w	r2, r2, #8
 80018f8:	631a      	str	r2, [r3, #48]	; 0x30
 80018fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018fc:	f002 0208 	and.w	r2, r2, #8
 8001900:	9203      	str	r2, [sp, #12]
 8001902:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001904:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001906:	f042 0204 	orr.w	r2, r2, #4
 800190a:	631a      	str	r2, [r3, #48]	; 0x30
 800190c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800190e:	f002 0204 	and.w	r2, r2, #4
 8001912:	9204      	str	r2, [sp, #16]
 8001914:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001916:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001918:	f042 0201 	orr.w	r2, r2, #1
 800191c:	631a      	str	r2, [r3, #48]	; 0x30
 800191e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001920:	f002 0201 	and.w	r2, r2, #1
 8001924:	9205      	str	r2, [sp, #20]
 8001926:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001928:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800192a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800192e:	631a      	str	r2, [r3, #48]	; 0x30
 8001930:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001932:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001936:	9206      	str	r2, [sp, #24]
 8001938:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800193a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800193c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001940:	631a      	str	r2, [r3, #48]	; 0x30
 8001942:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001944:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8001948:	9207      	str	r2, [sp, #28]
 800194a:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800194c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800194e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001952:	631a      	str	r2, [r3, #48]	; 0x30
 8001954:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001956:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 800195a:	9208      	str	r2, [sp, #32]
 800195c:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800195e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001960:	f042 0220 	orr.w	r2, r2, #32
 8001964:	631a      	str	r2, [r3, #48]	; 0x30
 8001966:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001968:	f002 0220 	and.w	r2, r2, #32
 800196c:	9209      	str	r2, [sp, #36]	; 0x24
 800196e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001970:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001972:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001976:	631a      	str	r2, [r3, #48]	; 0x30
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800197e:	930a      	str	r3, [sp, #40]	; 0x28
 8001980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001982:	2201      	movs	r2, #1
 8001984:	2120      	movs	r1, #32
 8001986:	4877      	ldr	r0, [pc, #476]	; (8001b64 <MX_GPIO_Init+0x2bc>)
 8001988:	f001 f930 	bl	8002bec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 800198c:	4622      	mov	r2, r4
 800198e:	210c      	movs	r1, #12
 8001990:	4875      	ldr	r0, [pc, #468]	; (8001b68 <MX_GPIO_Init+0x2c0>)
 8001992:	f001 f92b 	bl	8002bec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001996:	2201      	movs	r2, #1
 8001998:	2108      	movs	r1, #8
 800199a:	4874      	ldr	r0, [pc, #464]	; (8001b6c <MX_GPIO_Init+0x2c4>)
 800199c:	f001 f926 	bl	8002bec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80019a0:	2201      	movs	r2, #1
 80019a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019a6:	4870      	ldr	r0, [pc, #448]	; (8001b68 <MX_GPIO_Init+0x2c0>)
 80019a8:	f001 f920 	bl	8002bec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80019ac:	4622      	mov	r2, r4
 80019ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019b2:	486f      	ldr	r0, [pc, #444]	; (8001b70 <MX_GPIO_Init+0x2c8>)
 80019b4:	f001 f91a 	bl	8002bec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80019b8:	4622      	mov	r2, r4
 80019ba:	21c8      	movs	r1, #200	; 0xc8
 80019bc:	486d      	ldr	r0, [pc, #436]	; (8001b74 <MX_GPIO_Init+0x2cc>)
 80019be:	f001 f915 	bl	8002bec <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80019c2:	f04f 0b08 	mov.w	fp, #8
 80019c6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ca:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019cc:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80019ce:	a90b      	add	r1, sp, #44	; 0x2c
 80019d0:	4869      	ldr	r0, [pc, #420]	; (8001b78 <MX_GPIO_Init+0x2d0>)
 80019d2:	f001 f81d 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80019d6:	2304      	movs	r3, #4
 80019d8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019da:	2502      	movs	r5, #2
 80019dc:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019de:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e0:	2603      	movs	r6, #3
 80019e2:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80019e4:	2309      	movs	r3, #9
 80019e6:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80019e8:	a90b      	add	r1, sp, #44	; 0x2c
 80019ea:	4863      	ldr	r0, [pc, #396]	; (8001b78 <MX_GPIO_Init+0x2d0>)
 80019ec:	f001 f810 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 80019f0:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 80019f4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f6:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fa:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80019fc:	230b      	movs	r3, #11
 80019fe:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a00:	a90b      	add	r1, sp, #44	; 0x2c
 8001a02:	485c      	ldr	r0, [pc, #368]	; (8001b74 <MX_GPIO_Init+0x2cc>)
 8001a04:	f001 f804 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8001a08:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a0c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a0e:	2312      	movs	r3, #18
 8001a10:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a16:	2304      	movs	r3, #4
 8001a18:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a1a:	a90b      	add	r1, sp, #44	; 0x2c
 8001a1c:	4857      	ldr	r0, [pc, #348]	; (8001b7c <MX_GPIO_Init+0x2d4>)
 8001a1e:	f000 fff7 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001a22:	f643 4323 	movw	r3, #15395	; 0x3c23
 8001a26:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a28:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2c:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a2e:	f04f 080a 	mov.w	r8, #10
 8001a32:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a36:	a90b      	add	r1, sp, #44	; 0x2c
 8001a38:	4850      	ldr	r0, [pc, #320]	; (8001b7c <MX_GPIO_Init+0x2d4>)
 8001a3a:	f000 ffe9 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8001a3e:	2310      	movs	r3, #16
 8001a40:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a42:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a46:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a48:	950f      	str	r5, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8001a4a:	a90b      	add	r1, sp, #44	; 0x2c
 8001a4c:	484b      	ldr	r0, [pc, #300]	; (8001b7c <MX_GPIO_Init+0x2d4>)
 8001a4e:	f000 ffdf 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8001a52:	f04f 0a80 	mov.w	sl, #128	; 0x80
 8001a56:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5e:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8001a60:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8001a64:	a90b      	add	r1, sp, #44	; 0x2c
 8001a66:	483f      	ldr	r0, [pc, #252]	; (8001b64 <MX_GPIO_Init+0x2bc>)
 8001a68:	f000 ffd2 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8001a6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a70:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a72:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a76:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a78:	2701      	movs	r7, #1
 8001a7a:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8001a7c:	a90b      	add	r1, sp, #44	; 0x2c
 8001a7e:	4840      	ldr	r0, [pc, #256]	; (8001b80 <MX_GPIO_Init+0x2d8>)
 8001a80:	f000 ffc6 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001a84:	2360      	movs	r3, #96	; 0x60
 8001a86:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a88:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8c:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001a8e:	f04f 090d 	mov.w	r9, #13
 8001a92:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a96:	a90b      	add	r1, sp, #44	; 0x2c
 8001a98:	4837      	ldr	r0, [pc, #220]	; (8001b78 <MX_GPIO_Init+0x2d0>)
 8001a9a:	f000 ffb9 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001a9e:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa2:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa6:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001aa8:	2307      	movs	r3, #7
 8001aaa:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001aac:	a90b      	add	r1, sp, #44	; 0x2c
 8001aae:	4833      	ldr	r0, [pc, #204]	; (8001b7c <MX_GPIO_Init+0x2d4>)
 8001ab0:	f000 ffae 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8001ab4:	2340      	movs	r3, #64	; 0x40
 8001ab6:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab8:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001abc:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001abe:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8001ac2:	a90b      	add	r1, sp, #44	; 0x2c
 8001ac4:	482d      	ldr	r0, [pc, #180]	; (8001b7c <MX_GPIO_Init+0x2d4>)
 8001ac6:	f000 ffa3 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001aca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ace:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad0:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001ad4:	a90b      	add	r1, sp, #44	; 0x2c
 8001ad6:	482b      	ldr	r0, [pc, #172]	; (8001b84 <MX_GPIO_Init+0x2dc>)
 8001ad8:	f000 ff9a 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001adc:	2340      	movs	r3, #64	; 0x40
 8001ade:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001ae0:	4b29      	ldr	r3, [pc, #164]	; (8001b88 <MX_GPIO_Init+0x2e0>)
 8001ae2:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001ae6:	a90b      	add	r1, sp, #44	; 0x2c
 8001ae8:	481e      	ldr	r0, [pc, #120]	; (8001b64 <MX_GPIO_Init+0x2bc>)
 8001aea:	f000 ff91 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8001aee:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001af2:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af4:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af8:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001afa:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afe:	a90b      	add	r1, sp, #44	; 0x2c
 8001b00:	481f      	ldr	r0, [pc, #124]	; (8001b80 <MX_GPIO_Init+0x2d8>)
 8001b02:	f000 ff85 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8001b06:	23f0      	movs	r3, #240	; 0xf0
 8001b08:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0e:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001b10:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001b14:	a90b      	add	r1, sp, #44	; 0x2c
 8001b16:	4814      	ldr	r0, [pc, #80]	; (8001b68 <MX_GPIO_Init+0x2c0>)
 8001b18:	f000 ff7a 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8001b1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b20:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b22:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b26:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001b28:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8001b2c:	a90b      	add	r1, sp, #44	; 0x2c
 8001b2e:	4811      	ldr	r0, [pc, #68]	; (8001b74 <MX_GPIO_Init+0x2cc>)
 8001b30:	f000 ff6e 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001b34:	2320      	movs	r3, #32
 8001b36:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b38:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3c:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001b3e:	a90b      	add	r1, sp, #44	; 0x2c
 8001b40:	4808      	ldr	r0, [pc, #32]	; (8001b64 <MX_GPIO_Init+0x2bc>)
 8001b42:	f000 ff65 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001b46:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4e:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001b50:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001b54:	a90b      	add	r1, sp, #44	; 0x2c
 8001b56:	4803      	ldr	r0, [pc, #12]	; (8001b64 <MX_GPIO_Init+0x2bc>)
 8001b58:	f000 ff5a 	bl	8002a10 <HAL_GPIO_Init>
 8001b5c:	e016      	b.n	8001b8c <MX_GPIO_Init+0x2e4>
 8001b5e:	bf00      	nop
 8001b60:	40023800 	.word	0x40023800
 8001b64:	40020c00 	.word	0x40020c00
 8001b68:	40022000 	.word	0x40022000
 8001b6c:	40022800 	.word	0x40022800
 8001b70:	40021c00 	.word	0x40021c00
 8001b74:	40021800 	.word	0x40021800
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	40020400 	.word	0x40020400
 8001b80:	40020000 	.word	0x40020000
 8001b84:	40022400 	.word	0x40022400
 8001b88:	10120000 	.word	0x10120000
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001b8c:	f241 030c 	movw	r3, #4108	; 0x100c
 8001b90:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b92:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b96:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001b98:	a90b      	add	r1, sp, #44	; 0x2c
 8001b9a:	488d      	ldr	r0, [pc, #564]	; (8001dd0 <MX_GPIO_Init+0x528>)
 8001b9c:	f000 ff38 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001ba0:	f44f 5a00 	mov.w	sl, #8192	; 0x2000
 8001ba4:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ba8:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001bac:	a90b      	add	r1, sp, #44	; 0x2c
 8001bae:	4889      	ldr	r0, [pc, #548]	; (8001dd4 <MX_GPIO_Init+0x52c>)
 8001bb0:	f000 ff2e 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001bb4:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb8:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbc:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001bbe:	a90b      	add	r1, sp, #44	; 0x2c
 8001bc0:	4885      	ldr	r0, [pc, #532]	; (8001dd8 <MX_GPIO_Init+0x530>)
 8001bc2:	f000 ff25 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001bc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bca:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bcc:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bce:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd0:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001bd2:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001bd6:	a90b      	add	r1, sp, #44	; 0x2c
 8001bd8:	4880      	ldr	r0, [pc, #512]	; (8001ddc <MX_GPIO_Init+0x534>)
 8001bda:	f000 ff19 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001bde:	2210      	movs	r2, #16
 8001be0:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001be2:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001be6:	a90b      	add	r1, sp, #44	; 0x2c
 8001be8:	487d      	ldr	r0, [pc, #500]	; (8001de0 <MX_GPIO_Init+0x538>)
 8001bea:	f000 ff11 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001bee:	f248 0304 	movw	r3, #32772	; 0x8004
 8001bf2:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bf4:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf6:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001bf8:	a90b      	add	r1, sp, #44	; 0x2c
 8001bfa:	487a      	ldr	r0, [pc, #488]	; (8001de4 <MX_GPIO_Init+0x53c>)
 8001bfc:	f000 ff08 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8001c00:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c02:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c06:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c08:	2205      	movs	r2, #5
 8001c0a:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8001c0c:	a90b      	add	r1, sp, #44	; 0x2c
 8001c0e:	4870      	ldr	r0, [pc, #448]	; (8001dd0 <MX_GPIO_Init+0x528>)
 8001c10:	f000 fefe 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001c14:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c18:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1c:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001c1e:	a90b      	add	r1, sp, #44	; 0x2c
 8001c20:	4870      	ldr	r0, [pc, #448]	; (8001de4 <MX_GPIO_Init+0x53c>)
 8001c22:	f000 fef5 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001c26:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 8001c2a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c30:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c32:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c36:	a90b      	add	r1, sp, #44	; 0x2c
 8001c38:	486a      	ldr	r0, [pc, #424]	; (8001de4 <MX_GPIO_Init+0x53c>)
 8001c3a:	f000 fee9 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8001c3e:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c40:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c44:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001c46:	950f      	str	r5, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8001c48:	a90b      	add	r1, sp, #44	; 0x2c
 8001c4a:	4861      	ldr	r0, [pc, #388]	; (8001dd0 <MX_GPIO_Init+0x528>)
 8001c4c:	f000 fee0 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001c50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c54:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c56:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5a:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c5c:	2207      	movs	r2, #7
 8001c5e:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001c60:	a90b      	add	r1, sp, #44	; 0x2c
 8001c62:	4861      	ldr	r0, [pc, #388]	; (8001de8 <MX_GPIO_Init+0x540>)
 8001c64:	f000 fed4 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8001c68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c6c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c72:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c74:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8001c76:	a90b      	add	r1, sp, #44	; 0x2c
 8001c78:	485b      	ldr	r0, [pc, #364]	; (8001de8 <MX_GPIO_Init+0x540>)
 8001c7a:	f000 fec9 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001c7e:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c82:	4b5a      	ldr	r3, [pc, #360]	; (8001dec <MX_GPIO_Init+0x544>)
 8001c84:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c86:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001c88:	a90b      	add	r1, sp, #44	; 0x2c
 8001c8a:	4851      	ldr	r0, [pc, #324]	; (8001dd0 <MX_GPIO_Init+0x528>)
 8001c8c:	f000 fec0 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8001c90:	23c0      	movs	r3, #192	; 0xc0
 8001c92:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c94:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c98:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001c9a:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c9e:	a90b      	add	r1, sp, #44	; 0x2c
 8001ca0:	484c      	ldr	r0, [pc, #304]	; (8001dd4 <MX_GPIO_Init+0x52c>)
 8001ca2:	f000 feb5 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001ca6:	2310      	movs	r3, #16
 8001ca8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001caa:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cac:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cae:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001cb0:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001cb4:	a90b      	add	r1, sp, #44	; 0x2c
 8001cb6:	484b      	ldr	r0, [pc, #300]	; (8001de4 <MX_GPIO_Init+0x53c>)
 8001cb8:	f000 feaa 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001cbc:	23c8      	movs	r3, #200	; 0xc8
 8001cbe:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc0:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc4:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cc6:	a90b      	add	r1, sp, #44	; 0x2c
 8001cc8:	4844      	ldr	r0, [pc, #272]	; (8001ddc <MX_GPIO_Init+0x534>)
 8001cca:	f000 fea1 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001cce:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8001cd2:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cd4:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd6:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001cd8:	a90b      	add	r1, sp, #44	; 0x2c
 8001cda:	4845      	ldr	r0, [pc, #276]	; (8001df0 <MX_GPIO_Init+0x548>)
 8001cdc:	f000 fe98 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001ce0:	2305      	movs	r3, #5
 8001ce2:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce4:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce6:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce8:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001cea:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cee:	a90b      	add	r1, sp, #44	; 0x2c
 8001cf0:	4838      	ldr	r0, [pc, #224]	; (8001dd4 <MX_GPIO_Init+0x52c>)
 8001cf2:	f000 fe8d 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001cf6:	2332      	movs	r3, #50	; 0x32
 8001cf8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfc:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfe:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d00:	230b      	movs	r3, #11
 8001d02:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d04:	a90b      	add	r1, sp, #44	; 0x2c
 8001d06:	4833      	ldr	r0, [pc, #204]	; (8001dd4 <MX_GPIO_Init+0x52c>)
 8001d08:	f000 fe82 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d12:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d14:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001d16:	2309      	movs	r3, #9
 8001d18:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1a:	a90b      	add	r1, sp, #44	; 0x2c
 8001d1c:	4835      	ldr	r0, [pc, #212]	; (8001df4 <MX_GPIO_Init+0x54c>)
 8001d1e:	f000 fe77 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8001d22:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d26:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d28:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2c:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001d2e:	2309      	movs	r3, #9
 8001d30:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d32:	a90b      	add	r1, sp, #44	; 0x2c
 8001d34:	482a      	ldr	r0, [pc, #168]	; (8001de0 <MX_GPIO_Init+0x538>)
 8001d36:	f000 fe6b 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001d3a:	2304      	movs	r3, #4
 8001d3c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d3e:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001d42:	a90b      	add	r1, sp, #44	; 0x2c
 8001d44:	4825      	ldr	r0, [pc, #148]	; (8001ddc <MX_GPIO_Init+0x534>)
 8001d46:	f000 fe63 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001d4a:	2386      	movs	r3, #134	; 0x86
 8001d4c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d52:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d54:	230b      	movs	r3, #11
 8001d56:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d58:	a90b      	add	r1, sp, #44	; 0x2c
 8001d5a:	4823      	ldr	r0, [pc, #140]	; (8001de8 <MX_GPIO_Init+0x540>)
 8001d5c:	f000 fe58 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001d60:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d62:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d64:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001d66:	a90b      	add	r1, sp, #44	; 0x2c
 8001d68:	481f      	ldr	r0, [pc, #124]	; (8001de8 <MX_GPIO_Init+0x540>)
 8001d6a:	f000 fe51 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001d6e:	2350      	movs	r3, #80	; 0x50
 8001d70:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d72:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001d78:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7c:	a90b      	add	r1, sp, #44	; 0x2c
 8001d7e:	481a      	ldr	r0, [pc, #104]	; (8001de8 <MX_GPIO_Init+0x540>)
 8001d80:	f000 fe46 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001d84:	2328      	movs	r3, #40	; 0x28
 8001d86:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d88:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8c:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001d8e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d92:	a90b      	add	r1, sp, #44	; 0x2c
 8001d94:	4814      	ldr	r0, [pc, #80]	; (8001de8 <MX_GPIO_Init+0x540>)
 8001d96:	f000 fe3b 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8001d9a:	2340      	movs	r3, #64	; 0x40
 8001d9c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da0:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da2:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001da4:	2309      	movs	r3, #9
 8001da6:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8001da8:	a90b      	add	r1, sp, #44	; 0x2c
 8001daa:	480e      	ldr	r0, [pc, #56]	; (8001de4 <MX_GPIO_Init+0x53c>)
 8001dac:	f000 fe30 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8001db0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001db4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db6:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dba:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001dbc:	2305      	movs	r3, #5
 8001dbe:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc0:	a90b      	add	r1, sp, #44	; 0x2c
 8001dc2:	480c      	ldr	r0, [pc, #48]	; (8001df4 <MX_GPIO_Init+0x54c>)
 8001dc4:	f000 fe24 	bl	8002a10 <HAL_GPIO_Init>
}
 8001dc8:	b011      	add	sp, #68	; 0x44
 8001dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001dce:	bf00      	nop
 8001dd0:	40022000 	.word	0x40022000
 8001dd4:	40020800 	.word	0x40020800
 8001dd8:	40022800 	.word	0x40022800
 8001ddc:	40021800 	.word	0x40021800
 8001de0:	40020c00 	.word	0x40020c00
 8001de4:	40021c00 	.word	0x40021c00
 8001de8:	40020000 	.word	0x40020000
 8001dec:	10120000 	.word	0x10120000
 8001df0:	40021400 	.word	0x40021400
 8001df4:	40020400 	.word	0x40020400

08001df8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001df8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001dfa:	6802      	ldr	r2, [r0, #0]
 8001dfc:	4b03      	ldr	r3, [pc, #12]	; (8001e0c <HAL_TIM_PeriodElapsedCallback+0x14>)
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d000      	beq.n	8001e04 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e02:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8001e04:	f000 fc10 	bl	8002628 <HAL_IncTick>
}
 8001e08:	e7fb      	b.n	8001e02 <HAL_TIM_PeriodElapsedCallback+0xa>
 8001e0a:	bf00      	nop
 8001e0c:	40001000 	.word	0x40001000

08001e10 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e10:	b672      	cpsid	i
 8001e12:	e7fe      	b.n	8001e12 <Error_Handler+0x2>

08001e14 <MX_DMA2D_Init>:
{
 8001e14:	b508      	push	{r3, lr}
  hdma2d.Instance = DMA2D;
 8001e16:	480c      	ldr	r0, [pc, #48]	; (8001e48 <MX_DMA2D_Init+0x34>)
 8001e18:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <MX_DMA2D_Init+0x38>)
 8001e1a:	6003      	str	r3, [r0, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	6043      	str	r3, [r0, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 8001e20:	2202      	movs	r2, #2
 8001e22:	6082      	str	r2, [r0, #8]
  hdma2d.Init.OutputOffset = 0;
 8001e24:	60c3      	str	r3, [r0, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001e26:	6283      	str	r3, [r0, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8001e28:	62c2      	str	r2, [r0, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001e2a:	6303      	str	r3, [r0, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001e2c:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001e2e:	f000 fcbf 	bl	80027b0 <HAL_DMA2D_Init>
 8001e32:	b928      	cbnz	r0, 8001e40 <MX_DMA2D_Init+0x2c>
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001e34:	2101      	movs	r1, #1
 8001e36:	4804      	ldr	r0, [pc, #16]	; (8001e48 <MX_DMA2D_Init+0x34>)
 8001e38:	f000 fd88 	bl	800294c <HAL_DMA2D_ConfigLayer>
 8001e3c:	b910      	cbnz	r0, 8001e44 <MX_DMA2D_Init+0x30>
}
 8001e3e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001e40:	f7ff ffe6 	bl	8001e10 <Error_Handler>
    Error_Handler();
 8001e44:	f7ff ffe4 	bl	8001e10 <Error_Handler>
 8001e48:	2003fdec 	.word	0x2003fdec
 8001e4c:	4002b000 	.word	0x4002b000

08001e50 <MX_FMC_Init>:
{
 8001e50:	b500      	push	{lr}
 8001e52:	b089      	sub	sp, #36	; 0x24
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001e54:	4814      	ldr	r0, [pc, #80]	; (8001ea8 <MX_FMC_Init+0x58>)
 8001e56:	4b15      	ldr	r3, [pc, #84]	; (8001eac <MX_FMC_Init+0x5c>)
 8001e58:	6003      	str	r3, [r0, #0]
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	6043      	str	r3, [r0, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001e5e:	6083      	str	r3, [r0, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001e60:	2104      	movs	r1, #4
 8001e62:	60c1      	str	r1, [r0, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001e64:	2210      	movs	r2, #16
 8001e66:	6102      	str	r2, [r0, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001e68:	2240      	movs	r2, #64	; 0x40
 8001e6a:	6142      	str	r2, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001e6c:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001e70:	6182      	str	r2, [r0, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001e72:	61c3      	str	r3, [r0, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001e74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e78:	6202      	str	r2, [r0, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001e7a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e7e:	6242      	str	r2, [r0, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001e80:	6283      	str	r3, [r0, #40]	; 0x28
  SdramTiming.LoadToActiveDelay = 2;
 8001e82:	2302      	movs	r3, #2
 8001e84:	9301      	str	r3, [sp, #4]
  SdramTiming.ExitSelfRefreshDelay = 6;
 8001e86:	2206      	movs	r2, #6
 8001e88:	9202      	str	r2, [sp, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001e8a:	9103      	str	r1, [sp, #12]
  SdramTiming.RowCycleDelay = 6;
 8001e8c:	9204      	str	r2, [sp, #16]
  SdramTiming.WriteRecoveryTime = 2;
 8001e8e:	9305      	str	r3, [sp, #20]
  SdramTiming.RPDelay = 2;
 8001e90:	9306      	str	r3, [sp, #24]
  SdramTiming.RCDDelay = 2;
 8001e92:	9307      	str	r3, [sp, #28]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001e94:	4469      	add	r1, sp
 8001e96:	f002 fa4b 	bl	8004330 <HAL_SDRAM_Init>
 8001e9a:	b910      	cbnz	r0, 8001ea2 <MX_FMC_Init+0x52>
}
 8001e9c:	b009      	add	sp, #36	; 0x24
 8001e9e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler( );
 8001ea2:	f7ff ffb5 	bl	8001e10 <Error_Handler>
 8001ea6:	bf00      	nop
 8001ea8:	2003fe2c 	.word	0x2003fe2c
 8001eac:	a0000140 	.word	0xa0000140

08001eb0 <MX_I2C3_Init>:
{
 8001eb0:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 8001eb2:	4811      	ldr	r0, [pc, #68]	; (8001ef8 <MX_I2C3_Init+0x48>)
 8001eb4:	4b11      	ldr	r3, [pc, #68]	; (8001efc <MX_I2C3_Init+0x4c>)
 8001eb6:	6003      	str	r3, [r0, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8001eb8:	4b11      	ldr	r3, [pc, #68]	; (8001f00 <MX_I2C3_Init+0x50>)
 8001eba:	6043      	str	r3, [r0, #4]
  hi2c3.Init.OwnAddress1 = 224;
 8001ebc:	23e0      	movs	r3, #224	; 0xe0
 8001ebe:	6083      	str	r3, [r0, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	60c3      	str	r3, [r0, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	6103      	str	r3, [r0, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001ec8:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001eca:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ecc:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ece:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001ed0:	f000 fe92 	bl	8002bf8 <HAL_I2C_Init>
 8001ed4:	b950      	cbnz	r0, 8001eec <MX_I2C3_Init+0x3c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	4807      	ldr	r0, [pc, #28]	; (8001ef8 <MX_I2C3_Init+0x48>)
 8001eda:	f000 feeb 	bl	8002cb4 <HAL_I2CEx_ConfigAnalogFilter>
 8001ede:	b938      	cbnz	r0, 8001ef0 <MX_I2C3_Init+0x40>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	4805      	ldr	r0, [pc, #20]	; (8001ef8 <MX_I2C3_Init+0x48>)
 8001ee4:	f000 ff14 	bl	8002d10 <HAL_I2CEx_ConfigDigitalFilter>
 8001ee8:	b920      	cbnz	r0, 8001ef4 <MX_I2C3_Init+0x44>
}
 8001eea:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001eec:	f7ff ff90 	bl	8001e10 <Error_Handler>
    Error_Handler();
 8001ef0:	f7ff ff8e 	bl	8001e10 <Error_Handler>
    Error_Handler();
 8001ef4:	f7ff ff8c 	bl	8001e10 <Error_Handler>
 8001ef8:	2003fc54 	.word	0x2003fc54
 8001efc:	40005c00 	.word	0x40005c00
 8001f00:	00c0eaff 	.word	0x00c0eaff

08001f04 <MX_LTDC_Init>:
{
 8001f04:	b500      	push	{lr}
 8001f06:	b08f      	sub	sp, #60	; 0x3c
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001f08:	2234      	movs	r2, #52	; 0x34
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	a801      	add	r0, sp, #4
 8001f0e:	f002 fcab 	bl	8004868 <memset>
  hltdc.Instance = LTDC;
 8001f12:	4826      	ldr	r0, [pc, #152]	; (8001fac <MX_LTDC_Init+0xa8>)
 8001f14:	4b26      	ldr	r3, [pc, #152]	; (8001fb0 <MX_LTDC_Init+0xac>)
 8001f16:	6003      	str	r3, [r0, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	6043      	str	r3, [r0, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001f1c:	6083      	str	r3, [r0, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001f1e:	60c3      	str	r3, [r0, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001f20:	6103      	str	r3, [r0, #16]
  hltdc.Init.HorizontalSync = 40;
 8001f22:	2228      	movs	r2, #40	; 0x28
 8001f24:	6142      	str	r2, [r0, #20]
  hltdc.Init.VerticalSync = 9;
 8001f26:	2209      	movs	r2, #9
 8001f28:	6182      	str	r2, [r0, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8001f2a:	2235      	movs	r2, #53	; 0x35
 8001f2c:	61c2      	str	r2, [r0, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8001f2e:	220b      	movs	r2, #11
 8001f30:	6202      	str	r2, [r0, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8001f32:	f240 2215 	movw	r2, #533	; 0x215
 8001f36:	6242      	str	r2, [r0, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8001f38:	f240 121b 	movw	r2, #283	; 0x11b
 8001f3c:	6282      	str	r2, [r0, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 8001f3e:	f240 2235 	movw	r2, #565	; 0x235
 8001f42:	62c2      	str	r2, [r0, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 8001f44:	f240 121d 	movw	r2, #285	; 0x11d
 8001f48:	6302      	str	r2, [r0, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001f4a:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001f4e:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001f52:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001f56:	f000 ffd1 	bl	8002efc <HAL_LTDC_Init>
 8001f5a:	bb18      	cbnz	r0, 8001fa4 <MX_LTDC_Init+0xa0>
  pLayerCfg.WindowX0 = 0;
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	9201      	str	r2, [sp, #4]
  pLayerCfg.WindowX1 = 480;
 8001f60:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8001f64:	9102      	str	r1, [sp, #8]
  pLayerCfg.WindowY0 = 0;
 8001f66:	9203      	str	r2, [sp, #12]
  pLayerCfg.WindowY1 = 272;
 8001f68:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001f6c:	9304      	str	r3, [sp, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001f6e:	2002      	movs	r0, #2
 8001f70:	9005      	str	r0, [sp, #20]
  pLayerCfg.Alpha = 255;
 8001f72:	20ff      	movs	r0, #255	; 0xff
 8001f74:	9006      	str	r0, [sp, #24]
  pLayerCfg.Alpha0 = 0;
 8001f76:	9207      	str	r2, [sp, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001f78:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001f7c:	9008      	str	r0, [sp, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001f7e:	2005      	movs	r0, #5
 8001f80:	9009      	str	r0, [sp, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0;
 8001f82:	920a      	str	r2, [sp, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8001f84:	910b      	str	r1, [sp, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 8001f86:	930c      	str	r3, [sp, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001f88:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001f8c:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001f90:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001f94:	a901      	add	r1, sp, #4
 8001f96:	4805      	ldr	r0, [pc, #20]	; (8001fac <MX_LTDC_Init+0xa8>)
 8001f98:	f001 f89a 	bl	80030d0 <HAL_LTDC_ConfigLayer>
 8001f9c:	b920      	cbnz	r0, 8001fa8 <MX_LTDC_Init+0xa4>
}
 8001f9e:	b00f      	add	sp, #60	; 0x3c
 8001fa0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001fa4:	f7ff ff34 	bl	8001e10 <Error_Handler>
    Error_Handler();
 8001fa8:	f7ff ff32 	bl	8001e10 <Error_Handler>
 8001fac:	2003fd24 	.word	0x2003fd24
 8001fb0:	40016800 	.word	0x40016800

08001fb4 <MX_RTC_Init>:
{
 8001fb4:	b510      	push	{r4, lr}
 8001fb6:	b092      	sub	sp, #72	; 0x48
  RTC_TimeTypeDef sTime = {0};
 8001fb8:	2400      	movs	r4, #0
 8001fba:	940c      	str	r4, [sp, #48]	; 0x30
 8001fbc:	940d      	str	r4, [sp, #52]	; 0x34
 8001fbe:	940e      	str	r4, [sp, #56]	; 0x38
 8001fc0:	940f      	str	r4, [sp, #60]	; 0x3c
 8001fc2:	9410      	str	r4, [sp, #64]	; 0x40
 8001fc4:	9411      	str	r4, [sp, #68]	; 0x44
  RTC_DateTypeDef sDate = {0};
 8001fc6:	940b      	str	r4, [sp, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 8001fc8:	222c      	movs	r2, #44	; 0x2c
 8001fca:	4621      	mov	r1, r4
 8001fcc:	4668      	mov	r0, sp
 8001fce:	f002 fc4b 	bl	8004868 <memset>
  hrtc.Instance = RTC;
 8001fd2:	4831      	ldr	r0, [pc, #196]	; (8002098 <MX_RTC_Init+0xe4>)
 8001fd4:	4b31      	ldr	r3, [pc, #196]	; (800209c <MX_RTC_Init+0xe8>)
 8001fd6:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001fd8:	6044      	str	r4, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001fda:	237f      	movs	r3, #127	; 0x7f
 8001fdc:	6083      	str	r3, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8001fde:	23ff      	movs	r3, #255	; 0xff
 8001fe0:	60c3      	str	r3, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001fe2:	6104      	str	r4, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001fe4:	6144      	str	r4, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001fe6:	6184      	str	r4, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001fe8:	f001 ff68 	bl	8003ebc <HAL_RTC_Init>
 8001fec:	2800      	cmp	r0, #0
 8001fee:	d147      	bne.n	8002080 <MX_RTC_Init+0xcc>
  sTime.Hours = 0x0;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  sTime.Minutes = 0x0;
 8001ff6:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  sTime.Seconds = 0x0;
 8001ffa:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001ffe:	9310      	str	r3, [sp, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002000:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002002:	2201      	movs	r2, #1
 8002004:	a90c      	add	r1, sp, #48	; 0x30
 8002006:	4824      	ldr	r0, [pc, #144]	; (8002098 <MX_RTC_Init+0xe4>)
 8002008:	f001 ffc6 	bl	8003f98 <HAL_RTC_SetTime>
 800200c:	2800      	cmp	r0, #0
 800200e:	d139      	bne.n	8002084 <MX_RTC_Init+0xd0>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002010:	2201      	movs	r2, #1
 8002012:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 8002016:	f88d 202d 	strb.w	r2, [sp, #45]	; 0x2d
  sDate.Date = 0x1;
 800201a:	f88d 202e 	strb.w	r2, [sp, #46]	; 0x2e
  sDate.Year = 0x0;
 800201e:	2300      	movs	r3, #0
 8002020:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002024:	a90b      	add	r1, sp, #44	; 0x2c
 8002026:	481c      	ldr	r0, [pc, #112]	; (8002098 <MX_RTC_Init+0xe4>)
 8002028:	f002 f836 	bl	8004098 <HAL_RTC_SetDate>
 800202c:	bb60      	cbnz	r0, 8002088 <MX_RTC_Init+0xd4>
  sAlarm.AlarmTime.Hours = 0x0;
 800202e:	2300      	movs	r3, #0
 8002030:	f88d 3000 	strb.w	r3, [sp]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002034:	f88d 3001 	strb.w	r3, [sp, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002038:	f88d 3002 	strb.w	r3, [sp, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800203c:	9301      	str	r3, [sp, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800203e:	9304      	str	r3, [sp, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002040:	9305      	str	r3, [sp, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002042:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002044:	9307      	str	r3, [sp, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002046:	9308      	str	r3, [sp, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002048:	2201      	movs	r2, #1
 800204a:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 800204e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002052:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002054:	4669      	mov	r1, sp
 8002056:	4810      	ldr	r0, [pc, #64]	; (8002098 <MX_RTC_Init+0xe4>)
 8002058:	f002 f88c 	bl	8004174 <HAL_RTC_SetAlarm>
 800205c:	b9b0      	cbnz	r0, 800208c <MX_RTC_Init+0xd8>
  sAlarm.Alarm = RTC_ALARM_B;
 800205e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002062:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002064:	2201      	movs	r2, #1
 8002066:	4669      	mov	r1, sp
 8002068:	480b      	ldr	r0, [pc, #44]	; (8002098 <MX_RTC_Init+0xe4>)
 800206a:	f002 f883 	bl	8004174 <HAL_RTC_SetAlarm>
 800206e:	b978      	cbnz	r0, 8002090 <MX_RTC_Init+0xdc>
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8002070:	2202      	movs	r2, #2
 8002072:	2100      	movs	r1, #0
 8002074:	4808      	ldr	r0, [pc, #32]	; (8002098 <MX_RTC_Init+0xe4>)
 8002076:	f002 f92d 	bl	80042d4 <HAL_RTCEx_SetTimeStamp>
 800207a:	b958      	cbnz	r0, 8002094 <MX_RTC_Init+0xe0>
}
 800207c:	b012      	add	sp, #72	; 0x48
 800207e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002080:	f7ff fec6 	bl	8001e10 <Error_Handler>
    Error_Handler();
 8002084:	f7ff fec4 	bl	8001e10 <Error_Handler>
    Error_Handler();
 8002088:	f7ff fec2 	bl	8001e10 <Error_Handler>
    Error_Handler();
 800208c:	f7ff fec0 	bl	8001e10 <Error_Handler>
    Error_Handler();
 8002090:	f7ff febe 	bl	8001e10 <Error_Handler>
    Error_Handler();
 8002094:	f7ff febc 	bl	8001e10 <Error_Handler>
 8002098:	2003fdcc 	.word	0x2003fdcc
 800209c:	40002800 	.word	0x40002800

080020a0 <SystemClock_Config>:
{
 80020a0:	b500      	push	{lr}
 80020a2:	b0b5      	sub	sp, #212	; 0xd4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020a4:	2230      	movs	r2, #48	; 0x30
 80020a6:	2100      	movs	r1, #0
 80020a8:	a828      	add	r0, sp, #160	; 0xa0
 80020aa:	f002 fbdd 	bl	8004868 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020ae:	2100      	movs	r1, #0
 80020b0:	9123      	str	r1, [sp, #140]	; 0x8c
 80020b2:	9124      	str	r1, [sp, #144]	; 0x90
 80020b4:	9125      	str	r1, [sp, #148]	; 0x94
 80020b6:	9126      	str	r1, [sp, #152]	; 0x98
 80020b8:	9127      	str	r1, [sp, #156]	; 0x9c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020ba:	2284      	movs	r2, #132	; 0x84
 80020bc:	a802      	add	r0, sp, #8
 80020be:	f002 fbd3 	bl	8004868 <memset>
  HAL_PWR_EnableBkUpAccess();
 80020c2:	f001 f855 	bl	8003170 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c6:	4b33      	ldr	r3, [pc, #204]	; (8002194 <SystemClock_Config+0xf4>)
 80020c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020ca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80020ce:	641a      	str	r2, [r3, #64]	; 0x40
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d6:	9300      	str	r3, [sp, #0]
 80020d8:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020da:	4b2f      	ldr	r3, [pc, #188]	; (8002198 <SystemClock_Config+0xf8>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020ea:	9301      	str	r3, [sp, #4]
 80020ec:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80020ee:	2309      	movs	r3, #9
 80020f0:	9328      	str	r3, [sp, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020f6:	9329      	str	r3, [sp, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80020f8:	2301      	movs	r3, #1
 80020fa:	932d      	str	r3, [sp, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020fc:	2302      	movs	r3, #2
 80020fe:	932e      	str	r3, [sp, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002100:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002104:	922f      	str	r2, [sp, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002106:	2219      	movs	r2, #25
 8002108:	9230      	str	r2, [sp, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 400;
 800210a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800210e:	9231      	str	r2, [sp, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002110:	9332      	str	r3, [sp, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002112:	2308      	movs	r3, #8
 8002114:	9333      	str	r3, [sp, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002116:	a828      	add	r0, sp, #160	; 0xa0
 8002118:	f001 f870 	bl	80031fc <HAL_RCC_OscConfig>
 800211c:	2800      	cmp	r0, #0
 800211e:	d131      	bne.n	8002184 <SystemClock_Config+0xe4>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002120:	f001 f82e 	bl	8003180 <HAL_PWREx_EnableOverDrive>
 8002124:	2800      	cmp	r0, #0
 8002126:	d12f      	bne.n	8002188 <SystemClock_Config+0xe8>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002128:	230f      	movs	r3, #15
 800212a:	9323      	str	r3, [sp, #140]	; 0x8c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800212c:	2302      	movs	r3, #2
 800212e:	9324      	str	r3, [sp, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002130:	2300      	movs	r3, #0
 8002132:	9325      	str	r3, [sp, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002134:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002138:	9326      	str	r3, [sp, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800213a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800213e:	9327      	str	r3, [sp, #156]	; 0x9c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8002140:	2106      	movs	r1, #6
 8002142:	a823      	add	r0, sp, #140	; 0x8c
 8002144:	f001 fac8 	bl	80036d8 <HAL_RCC_ClockConfig>
 8002148:	bb00      	cbnz	r0, 800218c <SystemClock_Config+0xec>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_RTC
 800214a:	4b14      	ldr	r3, [pc, #80]	; (800219c <SystemClock_Config+0xfc>)
 800214c:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 100;
 800214e:	2364      	movs	r3, #100	; 0x64
 8002150:	9307      	str	r3, [sp, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002152:	2302      	movs	r3, #2
 8002154:	9309      	str	r3, [sp, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8002156:	9308      	str	r3, [sp, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8002158:	2300      	movs	r3, #0
 800215a:	930a      	str	r3, [sp, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 800215c:	2201      	movs	r2, #1
 800215e:	920c      	str	r2, [sp, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8002160:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002164:	920d      	str	r2, [sp, #52]	; 0x34
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002166:	f44f 7200 	mov.w	r2, #512	; 0x200
 800216a:	920e      	str	r2, [sp, #56]	; 0x38
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800216c:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800216e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002172:	9221      	str	r2, [sp, #132]	; 0x84
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8002174:	9322      	str	r3, [sp, #136]	; 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002176:	a802      	add	r0, sp, #8
 8002178:	f001 fb96 	bl	80038a8 <HAL_RCCEx_PeriphCLKConfig>
 800217c:	b940      	cbnz	r0, 8002190 <SystemClock_Config+0xf0>
}
 800217e:	b035      	add	sp, #212	; 0xd4
 8002180:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002184:	f7ff fe44 	bl	8001e10 <Error_Handler>
    Error_Handler();
 8002188:	f7ff fe42 	bl	8001e10 <Error_Handler>
    Error_Handler();
 800218c:	f7ff fe40 	bl	8001e10 <Error_Handler>
    Error_Handler();
 8002190:	f7ff fe3e 	bl	8001e10 <Error_Handler>
 8002194:	40023800 	.word	0x40023800
 8002198:	40007000 	.word	0x40007000
 800219c:	00a10028 	.word	0x00a10028

080021a0 <main>:
{
 80021a0:	b508      	push	{r3, lr}
  MPU_Config();
 80021a2:	f7ff fb55 	bl	8001850 <MPU_Config>
  HAL_Init();
 80021a6:	f000 fa2d 	bl	8002604 <HAL_Init>
  SystemClock_Config();
 80021aa:	f7ff ff79 	bl	80020a0 <SystemClock_Config>
  HAL_Delay(500);
 80021ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80021b2:	f000 fa4b 	bl	800264c <HAL_Delay>
  MX_GPIO_Init();
 80021b6:	f7ff fb77 	bl	80018a8 <MX_GPIO_Init>
  MX_DMA2D_Init();
 80021ba:	f7ff fe2b 	bl	8001e14 <MX_DMA2D_Init>
  MX_FMC_Init();
 80021be:	f7ff fe47 	bl	8001e50 <MX_FMC_Init>
  MX_I2C3_Init();
 80021c2:	f7ff fe75 	bl	8001eb0 <MX_I2C3_Init>
  MX_LTDC_Init();
 80021c6:	f7ff fe9d 	bl	8001f04 <MX_LTDC_Init>
  MX_RTC_Init();
 80021ca:	f7ff fef3 	bl	8001fb4 <MX_RTC_Init>
	  MainFunc ();
 80021ce:	f7ff fad9 	bl	8001784 <MainFunc>
 80021d2:	e7fc      	b.n	80021ce <main+0x2e>

080021d4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80021d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021d6:	b087      	sub	sp, #28
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80021d8:	2300      	movs	r3, #0
 80021da:	9301      	str	r3, [sp, #4]
 80021dc:	9302      	str	r3, [sp, #8]
 80021de:	9303      	str	r3, [sp, #12]
 80021e0:	9304      	str	r3, [sp, #16]
 80021e2:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 80021e4:	4b2a      	ldr	r3, [pc, #168]	; (8002290 <HAL_FMC_MspInit+0xbc>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	b10b      	cbz	r3, 80021ee <HAL_FMC_MspInit+0x1a>
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80021ea:	b007      	add	sp, #28
 80021ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  FMC_Initialized = 1;
 80021ee:	4b28      	ldr	r3, [pc, #160]	; (8002290 <HAL_FMC_MspInit+0xbc>)
 80021f0:	2201      	movs	r2, #1
 80021f2:	601a      	str	r2, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 80021f4:	4b27      	ldr	r3, [pc, #156]	; (8002294 <HAL_FMC_MspInit+0xc0>)
 80021f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021f8:	f042 0201 	orr.w	r2, r2, #1
 80021fc:	639a      	str	r2, [r3, #56]	; 0x38
 80021fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002200:	f003 0301 	and.w	r3, r3, #1
 8002204:	9300      	str	r3, [sp, #0]
 8002206:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002208:	f64f 7383 	movw	r3, #65411	; 0xff83
 800220c:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220e:	2602      	movs	r6, #2
 8002210:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002212:	2503      	movs	r5, #3
 8002214:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002216:	240c      	movs	r4, #12
 8002218:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800221a:	a901      	add	r1, sp, #4
 800221c:	481e      	ldr	r0, [pc, #120]	; (8002298 <HAL_FMC_MspInit+0xc4>)
 800221e:	f000 fbf7 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002222:	f248 1333 	movw	r3, #33075	; 0x8133
 8002226:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002228:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222a:	2700      	movs	r7, #0
 800222c:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800222e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002230:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002232:	a901      	add	r1, sp, #4
 8002234:	4819      	ldr	r0, [pc, #100]	; (800229c <HAL_FMC_MspInit+0xc8>)
 8002236:	f000 fbeb 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 800223a:	f24c 7303 	movw	r3, #50947	; 0xc703
 800223e:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002240:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002242:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002244:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002246:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002248:	a901      	add	r1, sp, #4
 800224a:	4815      	ldr	r0, [pc, #84]	; (80022a0 <HAL_FMC_MspInit+0xcc>)
 800224c:	f000 fbe0 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002250:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002254:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002256:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800225a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800225c:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800225e:	a901      	add	r1, sp, #4
 8002260:	4810      	ldr	r0, [pc, #64]	; (80022a4 <HAL_FMC_MspInit+0xd0>)
 8002262:	f000 fbd5 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002266:	2328      	movs	r3, #40	; 0x28
 8002268:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226a:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800226e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002270:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002272:	a901      	add	r1, sp, #4
 8002274:	480c      	ldr	r0, [pc, #48]	; (80022a8 <HAL_FMC_MspInit+0xd4>)
 8002276:	f000 fbcb 	bl	8002a10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 800227a:	2308      	movs	r3, #8
 800227c:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227e:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002280:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002282:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002284:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002286:	a901      	add	r1, sp, #4
 8002288:	4808      	ldr	r0, [pc, #32]	; (80022ac <HAL_FMC_MspInit+0xd8>)
 800228a:	f000 fbc1 	bl	8002a10 <HAL_GPIO_Init>
 800228e:	e7ac      	b.n	80021ea <HAL_FMC_MspInit+0x16>
 8002290:	20000040 	.word	0x20000040
 8002294:	40023800 	.word	0x40023800
 8002298:	40021000 	.word	0x40021000
 800229c:	40021800 	.word	0x40021800
 80022a0:	40020c00 	.word	0x40020c00
 80022a4:	40021400 	.word	0x40021400
 80022a8:	40021c00 	.word	0x40021c00
 80022ac:	40020800 	.word	0x40020800

080022b0 <HAL_MspInit>:
{
 80022b0:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 80022b2:	4b0a      	ldr	r3, [pc, #40]	; (80022dc <HAL_MspInit+0x2c>)
 80022b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022b6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80022ba:	641a      	str	r2, [r3, #64]	; 0x40
 80022bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022be:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80022c2:	9200      	str	r2, [sp, #0]
 80022c4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022cc:	645a      	str	r2, [r3, #68]	; 0x44
 80022ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022d4:	9301      	str	r3, [sp, #4]
 80022d6:	9b01      	ldr	r3, [sp, #4]
}
 80022d8:	b002      	add	sp, #8
 80022da:	4770      	bx	lr
 80022dc:	40023800 	.word	0x40023800

080022e0 <HAL_DMA2D_MspInit>:
  if(hdma2d->Instance==DMA2D)
 80022e0:	6802      	ldr	r2, [r0, #0]
 80022e2:	4b0e      	ldr	r3, [pc, #56]	; (800231c <HAL_DMA2D_MspInit+0x3c>)
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d000      	beq.n	80022ea <HAL_DMA2D_MspInit+0xa>
 80022e8:	4770      	bx	lr
{
 80022ea:	b500      	push	{lr}
 80022ec:	b083      	sub	sp, #12
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80022ee:	f5a3 43f0 	sub.w	r3, r3, #30720	; 0x7800
 80022f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022f4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80022f8:	631a      	str	r2, [r3, #48]	; 0x30
 80022fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002300:	9301      	str	r3, [sp, #4]
 8002302:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 8002304:	2200      	movs	r2, #0
 8002306:	4611      	mov	r1, r2
 8002308:	205a      	movs	r0, #90	; 0x5a
 800230a:	f000 f9c5 	bl	8002698 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800230e:	205a      	movs	r0, #90	; 0x5a
 8002310:	f000 f9f4 	bl	80026fc <HAL_NVIC_EnableIRQ>
}
 8002314:	b003      	add	sp, #12
 8002316:	f85d fb04 	ldr.w	pc, [sp], #4
 800231a:	bf00      	nop
 800231c:	4002b000 	.word	0x4002b000

08002320 <HAL_I2C_MspInit>:
{
 8002320:	b510      	push	{r4, lr}
 8002322:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002324:	2300      	movs	r3, #0
 8002326:	9303      	str	r3, [sp, #12]
 8002328:	9304      	str	r3, [sp, #16]
 800232a:	9305      	str	r3, [sp, #20]
 800232c:	9306      	str	r3, [sp, #24]
 800232e:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C3)
 8002330:	6802      	ldr	r2, [r0, #0]
 8002332:	4b14      	ldr	r3, [pc, #80]	; (8002384 <HAL_I2C_MspInit+0x64>)
 8002334:	429a      	cmp	r2, r3
 8002336:	d001      	beq.n	800233c <HAL_I2C_MspInit+0x1c>
}
 8002338:	b008      	add	sp, #32
 800233a:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800233c:	4c12      	ldr	r4, [pc, #72]	; (8002388 <HAL_I2C_MspInit+0x68>)
 800233e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002344:	6323      	str	r3, [r4, #48]	; 0x30
 8002346:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002348:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800234c:	9301      	str	r3, [sp, #4]
 800234e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8002350:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002354:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002356:	2312      	movs	r3, #18
 8002358:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800235a:	2301      	movs	r3, #1
 800235c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800235e:	2303      	movs	r3, #3
 8002360:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002362:	2304      	movs	r3, #4
 8002364:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002366:	a903      	add	r1, sp, #12
 8002368:	4808      	ldr	r0, [pc, #32]	; (800238c <HAL_I2C_MspInit+0x6c>)
 800236a:	f000 fb51 	bl	8002a10 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800236e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002370:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002374:	6423      	str	r3, [r4, #64]	; 0x40
 8002376:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002378:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800237c:	9302      	str	r3, [sp, #8]
 800237e:	9b02      	ldr	r3, [sp, #8]
}
 8002380:	e7da      	b.n	8002338 <HAL_I2C_MspInit+0x18>
 8002382:	bf00      	nop
 8002384:	40005c00 	.word	0x40005c00
 8002388:	40023800 	.word	0x40023800
 800238c:	40021c00 	.word	0x40021c00

08002390 <HAL_LTDC_MspInit>:
{
 8002390:	b570      	push	{r4, r5, r6, lr}
 8002392:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002394:	2300      	movs	r3, #0
 8002396:	9307      	str	r3, [sp, #28]
 8002398:	9308      	str	r3, [sp, #32]
 800239a:	9309      	str	r3, [sp, #36]	; 0x24
 800239c:	930a      	str	r3, [sp, #40]	; 0x28
 800239e:	930b      	str	r3, [sp, #44]	; 0x2c
  if(hltdc->Instance==LTDC)
 80023a0:	6802      	ldr	r2, [r0, #0]
 80023a2:	4b3e      	ldr	r3, [pc, #248]	; (800249c <HAL_LTDC_MspInit+0x10c>)
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d001      	beq.n	80023ac <HAL_LTDC_MspInit+0x1c>
}
 80023a8:	b00c      	add	sp, #48	; 0x30
 80023aa:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_LTDC_CLK_ENABLE();
 80023ac:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
 80023b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80023b2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80023b6:	645a      	str	r2, [r3, #68]	; 0x44
 80023b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80023ba:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 80023be:	9201      	str	r2, [sp, #4]
 80023c0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023c4:	f042 0210 	orr.w	r2, r2, #16
 80023c8:	631a      	str	r2, [r3, #48]	; 0x30
 80023ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023cc:	f002 0210 	and.w	r2, r2, #16
 80023d0:	9202      	str	r2, [sp, #8]
 80023d2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80023d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023da:	631a      	str	r2, [r3, #48]	; 0x30
 80023dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023de:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80023e2:	9203      	str	r2, [sp, #12]
 80023e4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 80023e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80023ec:	631a      	str	r2, [r3, #48]	; 0x30
 80023ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023f0:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 80023f4:	9204      	str	r2, [sp, #16]
 80023f6:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80023f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023fe:	631a      	str	r2, [r3, #48]	; 0x30
 8002400:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002402:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8002406:	9205      	str	r2, [sp, #20]
 8002408:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800240a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800240c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002410:	631a      	str	r2, [r3, #48]	; 0x30
 8002412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002418:	9306      	str	r3, [sp, #24]
 800241a:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 800241c:	2310      	movs	r3, #16
 800241e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002420:	2502      	movs	r5, #2
 8002422:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002424:	260e      	movs	r6, #14
 8002426:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8002428:	a907      	add	r1, sp, #28
 800242a:	481d      	ldr	r0, [pc, #116]	; (80024a0 <HAL_LTDC_MspInit+0x110>)
 800242c:	f000 faf0 	bl	8002a10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8002430:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8002434:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002436:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002438:	2400      	movs	r4, #0
 800243a:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243c:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800243e:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002440:	a907      	add	r1, sp, #28
 8002442:	4818      	ldr	r0, [pc, #96]	; (80024a4 <HAL_LTDC_MspInit+0x114>)
 8002444:	f000 fae4 	bl	8002a10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8002448:	23f7      	movs	r3, #247	; 0xf7
 800244a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244c:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244e:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002450:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002452:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002454:	a907      	add	r1, sp, #28
 8002456:	4814      	ldr	r0, [pc, #80]	; (80024a8 <HAL_LTDC_MspInit+0x118>)
 8002458:	f000 fada 	bl	8002a10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800245c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002460:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002462:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002464:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002466:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002468:	2309      	movs	r3, #9
 800246a:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 800246c:	a907      	add	r1, sp, #28
 800246e:	480f      	ldr	r0, [pc, #60]	; (80024ac <HAL_LTDC_MspInit+0x11c>)
 8002470:	f000 face 	bl	8002a10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8002474:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8002478:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247a:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247c:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800247e:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002480:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002482:	a907      	add	r1, sp, #28
 8002484:	480a      	ldr	r0, [pc, #40]	; (80024b0 <HAL_LTDC_MspInit+0x120>)
 8002486:	f000 fac3 	bl	8002a10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 800248a:	4622      	mov	r2, r4
 800248c:	4621      	mov	r1, r4
 800248e:	2058      	movs	r0, #88	; 0x58
 8002490:	f000 f902 	bl	8002698 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002494:	2058      	movs	r0, #88	; 0x58
 8002496:	f000 f931 	bl	80026fc <HAL_NVIC_EnableIRQ>
}
 800249a:	e785      	b.n	80023a8 <HAL_LTDC_MspInit+0x18>
 800249c:	40016800 	.word	0x40016800
 80024a0:	40021000 	.word	0x40021000
 80024a4:	40022400 	.word	0x40022400
 80024a8:	40022800 	.word	0x40022800
 80024ac:	40021800 	.word	0x40021800
 80024b0:	40022000 	.word	0x40022000

080024b4 <HAL_RTC_MspInit>:
  if(hrtc->Instance==RTC)
 80024b4:	6802      	ldr	r2, [r0, #0]
 80024b6:	4b05      	ldr	r3, [pc, #20]	; (80024cc <HAL_RTC_MspInit+0x18>)
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d000      	beq.n	80024be <HAL_RTC_MspInit+0xa>
}
 80024bc:	4770      	bx	lr
    __HAL_RCC_RTC_ENABLE();
 80024be:	4a04      	ldr	r2, [pc, #16]	; (80024d0 <HAL_RTC_MspInit+0x1c>)
 80024c0:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80024c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024c6:	6713      	str	r3, [r2, #112]	; 0x70
}
 80024c8:	e7f8      	b.n	80024bc <HAL_RTC_MspInit+0x8>
 80024ca:	bf00      	nop
 80024cc:	40002800 	.word	0x40002800
 80024d0:	40023800 	.word	0x40023800

080024d4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80024d4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80024d6:	f7ff fe7d 	bl	80021d4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80024da:	bd08      	pop	{r3, pc}

080024dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024dc:	b500      	push	{lr}
 80024de:	b089      	sub	sp, #36	; 0x24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80024e0:	2200      	movs	r2, #0
 80024e2:	4601      	mov	r1, r0
 80024e4:	2036      	movs	r0, #54	; 0x36
 80024e6:	f000 f8d7 	bl	8002698 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80024ea:	2036      	movs	r0, #54	; 0x36
 80024ec:	f000 f906 	bl	80026fc <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80024f0:	4b15      	ldr	r3, [pc, #84]	; (8002548 <HAL_InitTick+0x6c>)
 80024f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024f4:	f042 0210 	orr.w	r2, r2, #16
 80024f8:	641a      	str	r2, [r3, #64]	; 0x40
 80024fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fc:	f003 0310 	and.w	r3, r3, #16
 8002500:	9301      	str	r3, [sp, #4]
 8002502:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002504:	a902      	add	r1, sp, #8
 8002506:	a803      	add	r0, sp, #12
 8002508:	f001 f9b0 	bl	800386c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800250c:	f001 f99e 	bl	800384c <HAL_RCC_GetPCLK1Freq>
 8002510:	0043      	lsls	r3, r0, #1
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002512:	480e      	ldr	r0, [pc, #56]	; (800254c <HAL_InitTick+0x70>)
 8002514:	fba0 2303 	umull	r2, r3, r0, r3
 8002518:	0c9b      	lsrs	r3, r3, #18
 800251a:	3b01      	subs	r3, #1

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800251c:	480c      	ldr	r0, [pc, #48]	; (8002550 <HAL_InitTick+0x74>)
 800251e:	4a0d      	ldr	r2, [pc, #52]	; (8002554 <HAL_InitTick+0x78>)
 8002520:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002522:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002526:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002528:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 800252a:	2300      	movs	r3, #0
 800252c:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800252e:	6083      	str	r3, [r0, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002530:	f002 f8be 	bl	80046b0 <HAL_TIM_Base_Init>
 8002534:	b118      	cbz	r0, 800253e <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
  }

  /* Return function status */
  return HAL_ERROR;
 8002536:	2001      	movs	r0, #1
}
 8002538:	b009      	add	sp, #36	; 0x24
 800253a:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim6);
 800253e:	4804      	ldr	r0, [pc, #16]	; (8002550 <HAL_InitTick+0x74>)
 8002540:	f001 ff16 	bl	8004370 <HAL_TIM_Base_Start_IT>
 8002544:	e7f8      	b.n	8002538 <HAL_InitTick+0x5c>
 8002546:	bf00      	nop
 8002548:	40023800 	.word	0x40023800
 800254c:	431bde83 	.word	0x431bde83
 8002550:	2003fe60 	.word	0x2003fe60
 8002554:	40001000 	.word	0x40001000

08002558 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002558:	e7fe      	b.n	8002558 <NMI_Handler>

0800255a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800255a:	e7fe      	b.n	800255a <HardFault_Handler>

0800255c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800255c:	e7fe      	b.n	800255c <MemManage_Handler>

0800255e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800255e:	e7fe      	b.n	800255e <BusFault_Handler>

08002560 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002560:	e7fe      	b.n	8002560 <UsageFault_Handler>

08002562 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002562:	4770      	bx	lr

08002564 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002564:	4770      	bx	lr

08002566 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002566:	4770      	bx	lr

08002568 <SysTick_Handler>:
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002568:	4770      	bx	lr
	...

0800256c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800256c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800256e:	4802      	ldr	r0, [pc, #8]	; (8002578 <TIM6_DAC_IRQHandler+0xc>)
 8002570:	f001 ff4a 	bl	8004408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002574:	bd08      	pop	{r3, pc}
 8002576:	bf00      	nop
 8002578:	2003fe60 	.word	0x2003fe60

0800257c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800257c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800257e:	4802      	ldr	r0, [pc, #8]	; (8002588 <LTDC_IRQHandler+0xc>)
 8002580:	f000 fd39 	bl	8002ff6 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002584:	bd08      	pop	{r3, pc}
 8002586:	bf00      	nop
 8002588:	2003fd24 	.word	0x2003fd24

0800258c <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 800258c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800258e:	4802      	ldr	r0, [pc, #8]	; (8002598 <DMA2D_IRQHandler+0xc>)
 8002590:	f000 f93e 	bl	8002810 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002594:	bd08      	pop	{r3, pc}
 8002596:	bf00      	nop
 8002598:	2003fdec 	.word	0x2003fdec

0800259c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800259c:	4a03      	ldr	r2, [pc, #12]	; (80025ac <SystemInit+0x10>)
 800259e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80025a2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025a6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025aa:	4770      	bx	lr
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80025b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025b4:	480d      	ldr	r0, [pc, #52]	; (80025ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025b6:	490e      	ldr	r1, [pc, #56]	; (80025f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025b8:	4a0e      	ldr	r2, [pc, #56]	; (80025f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025bc:	e002      	b.n	80025c4 <LoopCopyDataInit>

080025be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025c2:	3304      	adds	r3, #4

080025c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025c8:	d3f9      	bcc.n	80025be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ca:	4a0b      	ldr	r2, [pc, #44]	; (80025f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025cc:	4c0b      	ldr	r4, [pc, #44]	; (80025fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80025ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025d0:	e001      	b.n	80025d6 <LoopFillZerobss>

080025d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025d4:	3204      	adds	r2, #4

080025d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025d8:	d3fb      	bcc.n	80025d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80025da:	f7ff ffdf 	bl	800259c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025de:	f002 f91f 	bl	8004820 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025e2:	f7ff fddd 	bl	80021a0 <main>
  bx  lr    
 80025e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80025e8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80025ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025f0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80025f4:	080048e0 	.word	0x080048e0
  ldr r2, =_sbss
 80025f8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80025fc:	2003feb0 	.word	0x2003feb0

08002600 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002600:	e7fe      	b.n	8002600 <ADC_IRQHandler>
	...

08002604 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002604:	b508      	push	{r3, lr}
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 8002606:	4a07      	ldr	r2, [pc, #28]	; (8002624 <HAL_Init+0x20>)
 8002608:	6813      	ldr	r3, [r2, #0]
 800260a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800260e:	6013      	str	r3, [r2, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002610:	2003      	movs	r0, #3
 8002612:	f000 f82f 	bl	8002674 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002616:	2000      	movs	r0, #0
 8002618:	f7ff ff60 	bl	80024dc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800261c:	f7ff fe48 	bl	80022b0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8002620:	2000      	movs	r0, #0
 8002622:	bd08      	pop	{r3, pc}
 8002624:	40023c00 	.word	0x40023c00

08002628 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002628:	4a03      	ldr	r2, [pc, #12]	; (8002638 <HAL_IncTick+0x10>)
 800262a:	6811      	ldr	r1, [r2, #0]
 800262c:	4b03      	ldr	r3, [pc, #12]	; (800263c <HAL_IncTick+0x14>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	440b      	add	r3, r1
 8002632:	6013      	str	r3, [r2, #0]
}
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	2003feac 	.word	0x2003feac
 800263c:	20000004 	.word	0x20000004

08002640 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002640:	4b01      	ldr	r3, [pc, #4]	; (8002648 <HAL_GetTick+0x8>)
 8002642:	6818      	ldr	r0, [r3, #0]
}
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	2003feac 	.word	0x2003feac

0800264c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800264c:	b538      	push	{r3, r4, r5, lr}
 800264e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002650:	f7ff fff6 	bl	8002640 <HAL_GetTick>
 8002654:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002656:	f1b4 3fff 	cmp.w	r4, #4294967295
 800265a:	d002      	beq.n	8002662 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 800265c:	4b04      	ldr	r3, [pc, #16]	; (8002670 <HAL_Delay+0x24>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002662:	f7ff ffed 	bl	8002640 <HAL_GetTick>
 8002666:	1b40      	subs	r0, r0, r5
 8002668:	42a0      	cmp	r0, r4
 800266a:	d3fa      	bcc.n	8002662 <HAL_Delay+0x16>
  {
  }
}
 800266c:	bd38      	pop	{r3, r4, r5, pc}
 800266e:	bf00      	nop
 8002670:	20000004 	.word	0x20000004

08002674 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002674:	4906      	ldr	r1, [pc, #24]	; (8002690 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8002676:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002678:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800267c:	041b      	lsls	r3, r3, #16
 800267e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002680:	0200      	lsls	r0, r0, #8
 8002682:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002686:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8002688:	4a02      	ldr	r2, [pc, #8]	; (8002694 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800268a:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 800268c:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800268e:	4770      	bx	lr
 8002690:	e000ed00 	.word	0xe000ed00
 8002694:	05fa0000 	.word	0x05fa0000

08002698 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002698:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800269a:	4b15      	ldr	r3, [pc, #84]	; (80026f0 <HAL_NVIC_SetPriority+0x58>)
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026a2:	f1c3 0407 	rsb	r4, r3, #7
 80026a6:	2c04      	cmp	r4, #4
 80026a8:	bf28      	it	cs
 80026aa:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ac:	1d1d      	adds	r5, r3, #4
 80026ae:	2d06      	cmp	r5, #6
 80026b0:	d914      	bls.n	80026dc <HAL_NVIC_SetPriority+0x44>
 80026b2:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b4:	f04f 35ff 	mov.w	r5, #4294967295
 80026b8:	fa05 f404 	lsl.w	r4, r5, r4
 80026bc:	ea21 0104 	bic.w	r1, r1, r4
 80026c0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026c2:	fa05 f303 	lsl.w	r3, r5, r3
 80026c6:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ca:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80026cc:	2800      	cmp	r0, #0
 80026ce:	db07      	blt.n	80026e0 <HAL_NVIC_SetPriority+0x48>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d0:	0109      	lsls	r1, r1, #4
 80026d2:	b2c9      	uxtb	r1, r1
 80026d4:	4b07      	ldr	r3, [pc, #28]	; (80026f4 <HAL_NVIC_SetPriority+0x5c>)
 80026d6:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80026d8:	bc30      	pop	{r4, r5}
 80026da:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026dc:	2300      	movs	r3, #0
 80026de:	e7e9      	b.n	80026b4 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e0:	f000 000f 	and.w	r0, r0, #15
 80026e4:	0109      	lsls	r1, r1, #4
 80026e6:	b2c9      	uxtb	r1, r1
 80026e8:	4b03      	ldr	r3, [pc, #12]	; (80026f8 <HAL_NVIC_SetPriority+0x60>)
 80026ea:	5419      	strb	r1, [r3, r0]
 80026ec:	e7f4      	b.n	80026d8 <HAL_NVIC_SetPriority+0x40>
 80026ee:	bf00      	nop
 80026f0:	e000ed00 	.word	0xe000ed00
 80026f4:	e000e400 	.word	0xe000e400
 80026f8:	e000ed14 	.word	0xe000ed14

080026fc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80026fc:	2800      	cmp	r0, #0
 80026fe:	db07      	blt.n	8002710 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002700:	f000 021f 	and.w	r2, r0, #31
 8002704:	0940      	lsrs	r0, r0, #5
 8002706:	2301      	movs	r3, #1
 8002708:	4093      	lsls	r3, r2
 800270a:	4a02      	ldr	r2, [pc, #8]	; (8002714 <HAL_NVIC_EnableIRQ+0x18>)
 800270c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	e000e100 	.word	0xe000e100

08002718 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002718:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800271c:	4a04      	ldr	r2, [pc, #16]	; (8002730 <HAL_MPU_Disable+0x18>)
 800271e:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002720:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002724:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002726:	4b03      	ldr	r3, [pc, #12]	; (8002734 <HAL_MPU_Disable+0x1c>)
 8002728:	2200      	movs	r2, #0
 800272a:	605a      	str	r2, [r3, #4]
}
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	e000ed00 	.word	0xe000ed00
 8002734:	e000ed90 	.word	0xe000ed90

08002738 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002738:	f040 0001 	orr.w	r0, r0, #1
 800273c:	4b05      	ldr	r3, [pc, #20]	; (8002754 <HAL_MPU_Enable+0x1c>)
 800273e:	6058      	str	r0, [r3, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002740:	4a05      	ldr	r2, [pc, #20]	; (8002758 <HAL_MPU_Enable+0x20>)
 8002742:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002748:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800274a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800274e:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002752:	4770      	bx	lr
 8002754:	e000ed90 	.word	0xe000ed90
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800275c:	7842      	ldrb	r2, [r0, #1]
 800275e:	4b13      	ldr	r3, [pc, #76]	; (80027ac <HAL_MPU_ConfigRegion+0x50>)
 8002760:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 8002762:	7803      	ldrb	r3, [r0, #0]
 8002764:	b923      	cbnz	r3, 8002770 <HAL_MPU_ConfigRegion+0x14>
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00;
 8002766:	4b11      	ldr	r3, [pc, #68]	; (80027ac <HAL_MPU_ConfigRegion+0x50>)
 8002768:	2200      	movs	r2, #0
 800276a:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 800276c:	611a      	str	r2, [r3, #16]
  }
}
 800276e:	4770      	bx	lr
    MPU->RBAR = MPU_Init->BaseAddress;
 8002770:	6843      	ldr	r3, [r0, #4]
 8002772:	4a0e      	ldr	r2, [pc, #56]	; (80027ac <HAL_MPU_ConfigRegion+0x50>)
 8002774:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002776:	7b01      	ldrb	r1, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002778:	7ac3      	ldrb	r3, [r0, #11]
 800277a:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800277c:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002780:	7a81      	ldrb	r1, [r0, #10]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002782:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002786:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002788:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800278c:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800278e:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002792:	7bc1      	ldrb	r1, [r0, #15]
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002794:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002798:	7a41      	ldrb	r1, [r0, #9]
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800279a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800279e:	7a01      	ldrb	r1, [r0, #8]
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80027a0:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80027a4:	7801      	ldrb	r1, [r0, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80027a6:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80027a8:	6113      	str	r3, [r2, #16]
 80027aa:	4770      	bx	lr
 80027ac:	e000ed90 	.word	0xe000ed90

080027b0 <HAL_DMA2D_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80027b0:	b338      	cbz	r0, 8002802 <HAL_DMA2D_Init+0x52>
{
 80027b2:	b510      	push	{r4, lr}
 80027b4:	4604      	mov	r4, r0

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80027b6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80027ba:	b1eb      	cbz	r3, 80027f8 <HAL_DMA2D_Init+0x48>
    HAL_DMA2D_MspInit(hdma2d);
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80027bc:	2302      	movs	r3, #2
 80027be:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80027c2:	6822      	ldr	r2, [r4, #0]
 80027c4:	6813      	ldr	r3, [r2, #0]
 80027c6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80027ca:	6861      	ldr	r1, [r4, #4]
 80027cc:	430b      	orrs	r3, r1
 80027ce:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80027d0:	6822      	ldr	r2, [r4, #0]
 80027d2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80027d4:	f023 0307 	bic.w	r3, r3, #7
 80027d8:	68a1      	ldr	r1, [r4, #8]
 80027da:	430b      	orrs	r3, r1
 80027dc:	6353      	str	r3, [r2, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80027de:	6822      	ldr	r2, [r4, #0]
 80027e0:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80027e2:	4b09      	ldr	r3, [pc, #36]	; (8002808 <HAL_DMA2D_Init+0x58>)
 80027e4:	400b      	ands	r3, r1
 80027e6:	68e1      	ldr	r1, [r4, #12]
 80027e8:	430b      	orrs	r3, r1
 80027ea:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80027ec:	2000      	movs	r0, #0
 80027ee:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80027f0:	2301      	movs	r3, #1
 80027f2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  return HAL_OK;
}
 80027f6:	bd10      	pop	{r4, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 80027f8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_DMA2D_MspInit(hdma2d);
 80027fc:	f7ff fd70 	bl	80022e0 <HAL_DMA2D_MspInit>
 8002800:	e7dc      	b.n	80027bc <HAL_DMA2D_Init+0xc>
    return HAL_ERROR;
 8002802:	2001      	movs	r0, #1
}
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	ffffc000 	.word	0xffffc000

0800280c <HAL_DMA2D_LineEventCallback>:
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800280c:	4770      	bx	lr

0800280e <HAL_DMA2D_CLUTLoadingCpltCallback>:
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 800280e:	4770      	bx	lr

08002810 <HAL_DMA2D_IRQHandler>:
{
 8002810:	b570      	push	{r4, r5, r6, lr}
 8002812:	4604      	mov	r4, r0
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8002814:	6803      	ldr	r3, [r0, #0]
 8002816:	685d      	ldr	r5, [r3, #4]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8002818:	681e      	ldr	r6, [r3, #0]
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800281a:	f015 0f01 	tst.w	r5, #1
 800281e:	d016      	beq.n	800284e <HAL_DMA2D_IRQHandler+0x3e>
    if ((crflags & DMA2D_IT_TE) != 0U)
 8002820:	f416 7f80 	tst.w	r6, #256	; 0x100
 8002824:	d013      	beq.n	800284e <HAL_DMA2D_IRQHandler+0x3e>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800282c:	601a      	str	r2, [r3, #0]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800282e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002830:	f043 0301 	orr.w	r3, r3, #1
 8002834:	63c3      	str	r3, [r0, #60]	; 0x3c
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8002836:	6803      	ldr	r3, [r0, #0]
 8002838:	2201      	movs	r2, #1
 800283a:	609a      	str	r2, [r3, #8]
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800283c:	2304      	movs	r3, #4
 800283e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 8002842:	2300      	movs	r3, #0
 8002844:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
      if (hdma2d->XferErrorCallback != NULL)
 8002848:	6943      	ldr	r3, [r0, #20]
 800284a:	b103      	cbz	r3, 800284e <HAL_DMA2D_IRQHandler+0x3e>
        hdma2d->XferErrorCallback(hdma2d);
 800284c:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800284e:	f015 0f20 	tst.w	r5, #32
 8002852:	d018      	beq.n	8002886 <HAL_DMA2D_IRQHandler+0x76>
    if ((crflags & DMA2D_IT_CE) != 0U)
 8002854:	f416 5f00 	tst.w	r6, #8192	; 0x2000
 8002858:	d015      	beq.n	8002886 <HAL_DMA2D_IRQHandler+0x76>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800285a:	6822      	ldr	r2, [r4, #0]
 800285c:	6813      	ldr	r3, [r2, #0]
 800285e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002862:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8002864:	6823      	ldr	r3, [r4, #0]
 8002866:	2220      	movs	r2, #32
 8002868:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800286a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800286c:	f043 0302 	orr.w	r3, r3, #2
 8002870:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002872:	2304      	movs	r3, #4
 8002874:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 8002878:	2300      	movs	r3, #0
 800287a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      if (hdma2d->XferErrorCallback != NULL)
 800287e:	6963      	ldr	r3, [r4, #20]
 8002880:	b10b      	cbz	r3, 8002886 <HAL_DMA2D_IRQHandler+0x76>
        hdma2d->XferErrorCallback(hdma2d);
 8002882:	4620      	mov	r0, r4
 8002884:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002886:	f015 0f08 	tst.w	r5, #8
 800288a:	d018      	beq.n	80028be <HAL_DMA2D_IRQHandler+0xae>
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800288c:	f416 6f00 	tst.w	r6, #2048	; 0x800
 8002890:	d015      	beq.n	80028be <HAL_DMA2D_IRQHandler+0xae>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8002892:	6822      	ldr	r2, [r4, #0]
 8002894:	6813      	ldr	r3, [r2, #0]
 8002896:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800289a:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 800289c:	6823      	ldr	r3, [r4, #0]
 800289e:	2208      	movs	r2, #8
 80028a0:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80028a2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80028a4:	f043 0304 	orr.w	r3, r3, #4
 80028a8:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80028aa:	2304      	movs	r3, #4
 80028ac:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 80028b0:	2300      	movs	r3, #0
 80028b2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      if (hdma2d->XferErrorCallback != NULL)
 80028b6:	6963      	ldr	r3, [r4, #20]
 80028b8:	b10b      	cbz	r3, 80028be <HAL_DMA2D_IRQHandler+0xae>
        hdma2d->XferErrorCallback(hdma2d);
 80028ba:	4620      	mov	r0, r4
 80028bc:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80028be:	f015 0f04 	tst.w	r5, #4
 80028c2:	d002      	beq.n	80028ca <HAL_DMA2D_IRQHandler+0xba>
    if ((crflags & DMA2D_IT_TW) != 0U)
 80028c4:	f416 6f80 	tst.w	r6, #1024	; 0x400
 80028c8:	d120      	bne.n	800290c <HAL_DMA2D_IRQHandler+0xfc>
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80028ca:	f015 0f02 	tst.w	r5, #2
 80028ce:	d016      	beq.n	80028fe <HAL_DMA2D_IRQHandler+0xee>
    if ((crflags & DMA2D_IT_TC) != 0U)
 80028d0:	f416 7f00 	tst.w	r6, #512	; 0x200
 80028d4:	d013      	beq.n	80028fe <HAL_DMA2D_IRQHandler+0xee>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80028d6:	6822      	ldr	r2, [r4, #0]
 80028d8:	6813      	ldr	r3, [r2, #0]
 80028da:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80028de:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80028e0:	6823      	ldr	r3, [r4, #0]
 80028e2:	2202      	movs	r2, #2
 80028e4:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80028e6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80028e8:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80028ea:	2301      	movs	r3, #1
 80028ec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 80028f0:	2300      	movs	r3, #0
 80028f2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      if (hdma2d->XferCpltCallback != NULL)
 80028f6:	6923      	ldr	r3, [r4, #16]
 80028f8:	b10b      	cbz	r3, 80028fe <HAL_DMA2D_IRQHandler+0xee>
        hdma2d->XferCpltCallback(hdma2d);
 80028fa:	4620      	mov	r0, r4
 80028fc:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80028fe:	f015 0f10 	tst.w	r5, #16
 8002902:	d002      	beq.n	800290a <HAL_DMA2D_IRQHandler+0xfa>
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8002904:	f416 5f80 	tst.w	r6, #4096	; 0x1000
 8002908:	d10c      	bne.n	8002924 <HAL_DMA2D_IRQHandler+0x114>
}
 800290a:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800290c:	6822      	ldr	r2, [r4, #0]
 800290e:	6813      	ldr	r3, [r2, #0]
 8002910:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002914:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8002916:	6823      	ldr	r3, [r4, #0]
 8002918:	2204      	movs	r2, #4
 800291a:	609a      	str	r2, [r3, #8]
      HAL_DMA2D_LineEventCallback(hdma2d);
 800291c:	4620      	mov	r0, r4
 800291e:	f7ff ff75 	bl	800280c <HAL_DMA2D_LineEventCallback>
 8002922:	e7d2      	b.n	80028ca <HAL_DMA2D_IRQHandler+0xba>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8002924:	6822      	ldr	r2, [r4, #0]
 8002926:	6813      	ldr	r3, [r2, #0]
 8002928:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800292c:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 800292e:	6823      	ldr	r3, [r4, #0]
 8002930:	2210      	movs	r2, #16
 8002932:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002934:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002936:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002938:	2301      	movs	r3, #1
 800293a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 800293e:	2300      	movs	r3, #0
 8002940:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8002944:	4620      	mov	r0, r4
 8002946:	f7ff ff62 	bl	800280e <HAL_DMA2D_CLUTLoadingCpltCallback>
}
 800294a:	e7de      	b.n	800290a <HAL_DMA2D_IRQHandler+0xfa>

0800294c <HAL_DMA2D_ConfigLayer>:
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800294c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002950:	2b01      	cmp	r3, #1
 8002952:	d059      	beq.n	8002a08 <HAL_DMA2D_ConfigLayer+0xbc>
{
 8002954:	b430      	push	{r4, r5}
  __HAL_LOCK(hdma2d);
 8002956:	2301      	movs	r3, #1
 8002958:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800295c:	2302      	movs	r3, #2
 800295e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002962:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8002966:	69da      	ldr	r2, [r3, #28]
 8002968:	1c8b      	adds	r3, r1, #2
 800296a:	011b      	lsls	r3, r3, #4
 800296c:	58c3      	ldr	r3, [r0, r3]
 800296e:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002972:	3a09      	subs	r2, #9
 8002974:	2a01      	cmp	r2, #1
 8002976:	d91e      	bls.n	80029b6 <HAL_DMA2D_ConfigLayer+0x6a>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002978:	1c8a      	adds	r2, r1, #2
 800297a:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 800297e:	6852      	ldr	r2, [r2, #4]
 8002980:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002984:	bb41      	cbnz	r1, 80029d8 <HAL_DMA2D_ConfigLayer+0x8c>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002986:	6804      	ldr	r4, [r0, #0]
 8002988:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800298a:	4a20      	ldr	r2, [pc, #128]	; (8002a0c <HAL_DMA2D_ConfigLayer+0xc0>)
 800298c:	402a      	ands	r2, r5
 800298e:	4313      	orrs	r3, r2
 8002990:	6263      	str	r3, [r4, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002992:	6802      	ldr	r2, [r0, #0]
 8002994:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8002998:	699c      	ldr	r4, [r3, #24]
 800299a:	6194      	str	r4, [r2, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800299c:	69db      	ldr	r3, [r3, #28]
 800299e:	3b09      	subs	r3, #9
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d910      	bls.n	80029c6 <HAL_DMA2D_ConfigLayer+0x7a>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80029a4:	2301      	movs	r3, #1
 80029a6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80029aa:	2300      	movs	r3, #0
 80029ac:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 80029b0:	4618      	mov	r0, r3
}
 80029b2:	bc30      	pop	{r4, r5}
 80029b4:	4770      	bx	lr
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80029b6:	1c8a      	adds	r2, r1, #2
 80029b8:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 80029bc:	6852      	ldr	r2, [r2, #4]
 80029be:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80029c2:	4313      	orrs	r3, r2
 80029c4:	e7de      	b.n	8002984 <HAL_DMA2D_ConfigLayer+0x38>
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80029c6:	3102      	adds	r1, #2
 80029c8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80029cc:	684b      	ldr	r3, [r1, #4]
 80029ce:	6802      	ldr	r2, [r0, #0]
 80029d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80029d4:	6293      	str	r3, [r2, #40]	; 0x28
 80029d6:	e7e5      	b.n	80029a4 <HAL_DMA2D_ConfigLayer+0x58>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80029d8:	6804      	ldr	r4, [r0, #0]
 80029da:	69e5      	ldr	r5, [r4, #28]
 80029dc:	4a0b      	ldr	r2, [pc, #44]	; (8002a0c <HAL_DMA2D_ConfigLayer+0xc0>)
 80029de:	402a      	ands	r2, r5
 80029e0:	4313      	orrs	r3, r2
 80029e2:	61e3      	str	r3, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80029e4:	6802      	ldr	r2, [r0, #0]
 80029e6:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 80029ea:	699c      	ldr	r4, [r3, #24]
 80029ec:	6114      	str	r4, [r2, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80029ee:	69db      	ldr	r3, [r3, #28]
 80029f0:	3b09      	subs	r3, #9
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d8d6      	bhi.n	80029a4 <HAL_DMA2D_ConfigLayer+0x58>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80029f6:	3102      	adds	r1, #2
 80029f8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80029fc:	684b      	ldr	r3, [r1, #4]
 80029fe:	6802      	ldr	r2, [r0, #0]
 8002a00:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002a04:	6213      	str	r3, [r2, #32]
 8002a06:	e7cd      	b.n	80029a4 <HAL_DMA2D_ConfigLayer+0x58>
  __HAL_LOCK(hdma2d);
 8002a08:	2002      	movs	r0, #2
}
 8002a0a:	4770      	bx	lr
 8002a0c:	00fcfff0 	.word	0x00fcfff0

08002a10 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002a10:	2300      	movs	r3, #0
 8002a12:	2b0f      	cmp	r3, #15
 8002a14:	f200 80e1 	bhi.w	8002bda <HAL_GPIO_Init+0x1ca>
{
 8002a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	e039      	b.n	8002a92 <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002a1e:	2209      	movs	r2, #9
 8002a20:	e000      	b.n	8002a24 <HAL_GPIO_Init+0x14>
 8002a22:	2200      	movs	r2, #0
 8002a24:	40b2      	lsls	r2, r6
 8002a26:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8002a28:	3402      	adds	r4, #2
 8002a2a:	4e6c      	ldr	r6, [pc, #432]	; (8002bdc <HAL_GPIO_Init+0x1cc>)
 8002a2c:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a30:	4a6b      	ldr	r2, [pc, #428]	; (8002be0 <HAL_GPIO_Init+0x1d0>)
 8002a32:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8002a34:	43ea      	mvns	r2, r5
 8002a36:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a3a:	684f      	ldr	r7, [r1, #4]
 8002a3c:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8002a40:	d001      	beq.n	8002a46 <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 8002a42:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8002a46:	4c66      	ldr	r4, [pc, #408]	; (8002be0 <HAL_GPIO_Init+0x1d0>)
 8002a48:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8002a4a:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8002a4c:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a50:	684f      	ldr	r7, [r1, #4]
 8002a52:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8002a56:	d001      	beq.n	8002a5c <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 8002a58:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8002a5c:	4c60      	ldr	r4, [pc, #384]	; (8002be0 <HAL_GPIO_Init+0x1d0>)
 8002a5e:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a60:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8002a62:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a66:	684f      	ldr	r7, [r1, #4]
 8002a68:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8002a6c:	d001      	beq.n	8002a72 <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8002a6e:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8002a72:	4c5b      	ldr	r4, [pc, #364]	; (8002be0 <HAL_GPIO_Init+0x1d0>)
 8002a74:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8002a76:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8002a78:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a7a:	684e      	ldr	r6, [r1, #4]
 8002a7c:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8002a80:	d001      	beq.n	8002a86 <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8002a82:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8002a86:	4c56      	ldr	r4, [pc, #344]	; (8002be0 <HAL_GPIO_Init+0x1d0>)
 8002a88:	60e2      	str	r2, [r4, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	2b0f      	cmp	r3, #15
 8002a8e:	f200 80a2 	bhi.w	8002bd6 <HAL_GPIO_Init+0x1c6>
    ioposition = ((uint32_t)0x01) << position;
 8002a92:	2201      	movs	r2, #1
 8002a94:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a96:	680c      	ldr	r4, [r1, #0]
 8002a98:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8002a9c:	42aa      	cmp	r2, r5
 8002a9e:	d1f4      	bne.n	8002a8a <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002aa0:	684c      	ldr	r4, [r1, #4]
 8002aa2:	1e66      	subs	r6, r4, #1
 8002aa4:	2c11      	cmp	r4, #17
 8002aa6:	bf18      	it	ne
 8002aa8:	2e01      	cmpne	r6, #1
 8002aaa:	d901      	bls.n	8002ab0 <HAL_GPIO_Init+0xa0>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aac:	2c12      	cmp	r4, #18
 8002aae:	d112      	bne.n	8002ad6 <HAL_GPIO_Init+0xc6>
        temp = GPIOx->OSPEEDR; 
 8002ab0:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ab2:	005f      	lsls	r7, r3, #1
 8002ab4:	2403      	movs	r4, #3
 8002ab6:	40bc      	lsls	r4, r7
 8002ab8:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8002abc:	68cc      	ldr	r4, [r1, #12]
 8002abe:	40bc      	lsls	r4, r7
 8002ac0:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8002ac2:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8002ac4:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ac6:	ea26 0602 	bic.w	r6, r6, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002aca:	684c      	ldr	r4, [r1, #4]
 8002acc:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8002ad4:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8002ad6:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002ad8:	005f      	lsls	r7, r3, #1
 8002ada:	2603      	movs	r6, #3
 8002adc:	40be      	lsls	r6, r7
 8002ade:	43f6      	mvns	r6, r6
 8002ae0:	4032      	ands	r2, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002ae2:	688c      	ldr	r4, [r1, #8]
 8002ae4:	40bc      	lsls	r4, r7
 8002ae6:	4314      	orrs	r4, r2
      GPIOx->PUPDR = temp;
 8002ae8:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aea:	684a      	ldr	r2, [r1, #4]
 8002aec:	2a12      	cmp	r2, #18
 8002aee:	bf18      	it	ne
 8002af0:	2a02      	cmpne	r2, #2
 8002af2:	d113      	bne.n	8002b1c <HAL_GPIO_Init+0x10c>
        temp = GPIOx->AFR[position >> 3];
 8002af4:	08dc      	lsrs	r4, r3, #3
 8002af6:	3408      	adds	r4, #8
 8002af8:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002afc:	f003 0207 	and.w	r2, r3, #7
 8002b00:	ea4f 0c82 	mov.w	ip, r2, lsl #2
 8002b04:	220f      	movs	r2, #15
 8002b06:	fa02 f20c 	lsl.w	r2, r2, ip
 8002b0a:	ea2e 0e02 	bic.w	lr, lr, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002b0e:	690a      	ldr	r2, [r1, #16]
 8002b10:	fa02 f20c 	lsl.w	r2, r2, ip
 8002b14:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3] = temp;
 8002b18:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
      temp = GPIOx->MODER;
 8002b1c:	6802      	ldr	r2, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002b1e:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002b20:	684a      	ldr	r2, [r1, #4]
 8002b22:	f002 0203 	and.w	r2, r2, #3
 8002b26:	40ba      	lsls	r2, r7
 8002b28:	4332      	orrs	r2, r6
      GPIOx->MODER = temp;
 8002b2a:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b2c:	684a      	ldr	r2, [r1, #4]
 8002b2e:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8002b32:	d0aa      	beq.n	8002a8a <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b34:	4a2b      	ldr	r2, [pc, #172]	; (8002be4 <HAL_GPIO_Init+0x1d4>)
 8002b36:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8002b38:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002b3c:	6454      	str	r4, [r2, #68]	; 0x44
 8002b3e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002b40:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002b44:	9201      	str	r2, [sp, #4]
 8002b46:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8002b48:	089c      	lsrs	r4, r3, #2
 8002b4a:	1ca6      	adds	r6, r4, #2
 8002b4c:	4a23      	ldr	r2, [pc, #140]	; (8002bdc <HAL_GPIO_Init+0x1cc>)
 8002b4e:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002b52:	f003 0203 	and.w	r2, r3, #3
 8002b56:	0096      	lsls	r6, r2, #2
 8002b58:	220f      	movs	r2, #15
 8002b5a:	40b2      	lsls	r2, r6
 8002b5c:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002b60:	4a21      	ldr	r2, [pc, #132]	; (8002be8 <HAL_GPIO_Init+0x1d8>)
 8002b62:	4290      	cmp	r0, r2
 8002b64:	f43f af5d 	beq.w	8002a22 <HAL_GPIO_Init+0x12>
 8002b68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b6c:	4290      	cmp	r0, r2
 8002b6e:	d022      	beq.n	8002bb6 <HAL_GPIO_Init+0x1a6>
 8002b70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b74:	4290      	cmp	r0, r2
 8002b76:	d020      	beq.n	8002bba <HAL_GPIO_Init+0x1aa>
 8002b78:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b7c:	4290      	cmp	r0, r2
 8002b7e:	d01e      	beq.n	8002bbe <HAL_GPIO_Init+0x1ae>
 8002b80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b84:	4290      	cmp	r0, r2
 8002b86:	d01c      	beq.n	8002bc2 <HAL_GPIO_Init+0x1b2>
 8002b88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b8c:	4290      	cmp	r0, r2
 8002b8e:	d01a      	beq.n	8002bc6 <HAL_GPIO_Init+0x1b6>
 8002b90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b94:	4290      	cmp	r0, r2
 8002b96:	d018      	beq.n	8002bca <HAL_GPIO_Init+0x1ba>
 8002b98:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b9c:	4290      	cmp	r0, r2
 8002b9e:	d016      	beq.n	8002bce <HAL_GPIO_Init+0x1be>
 8002ba0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ba4:	4290      	cmp	r0, r2
 8002ba6:	d014      	beq.n	8002bd2 <HAL_GPIO_Init+0x1c2>
 8002ba8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002bac:	4290      	cmp	r0, r2
 8002bae:	f43f af36 	beq.w	8002a1e <HAL_GPIO_Init+0xe>
 8002bb2:	220a      	movs	r2, #10
 8002bb4:	e736      	b.n	8002a24 <HAL_GPIO_Init+0x14>
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	e734      	b.n	8002a24 <HAL_GPIO_Init+0x14>
 8002bba:	2202      	movs	r2, #2
 8002bbc:	e732      	b.n	8002a24 <HAL_GPIO_Init+0x14>
 8002bbe:	2203      	movs	r2, #3
 8002bc0:	e730      	b.n	8002a24 <HAL_GPIO_Init+0x14>
 8002bc2:	2204      	movs	r2, #4
 8002bc4:	e72e      	b.n	8002a24 <HAL_GPIO_Init+0x14>
 8002bc6:	2205      	movs	r2, #5
 8002bc8:	e72c      	b.n	8002a24 <HAL_GPIO_Init+0x14>
 8002bca:	2206      	movs	r2, #6
 8002bcc:	e72a      	b.n	8002a24 <HAL_GPIO_Init+0x14>
 8002bce:	2207      	movs	r2, #7
 8002bd0:	e728      	b.n	8002a24 <HAL_GPIO_Init+0x14>
 8002bd2:	2208      	movs	r2, #8
 8002bd4:	e726      	b.n	8002a24 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8002bd6:	b003      	add	sp, #12
 8002bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bda:	4770      	bx	lr
 8002bdc:	40013800 	.word	0x40013800
 8002be0:	40013c00 	.word	0x40013c00
 8002be4:	40023800 	.word	0x40023800
 8002be8:	40020000 	.word	0x40020000

08002bec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bec:	b912      	cbnz	r2, 8002bf4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002bee:	0409      	lsls	r1, r1, #16
 8002bf0:	6181      	str	r1, [r0, #24]
  }
}
 8002bf2:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8002bf4:	6181      	str	r1, [r0, #24]
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bf8:	2800      	cmp	r0, #0
 8002bfa:	d057      	beq.n	8002cac <HAL_I2C_Init+0xb4>
{
 8002bfc:	b510      	push	{r4, lr}
 8002bfe:	4604      	mov	r4, r0
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c00:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d041      	beq.n	8002c8c <HAL_I2C_Init+0x94>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c08:	2324      	movs	r3, #36	; 0x24
 8002c0a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c0e:	6822      	ldr	r2, [r4, #0]
 8002c10:	6813      	ldr	r3, [r2, #0]
 8002c12:	f023 0301 	bic.w	r3, r3, #1
 8002c16:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002c18:	6863      	ldr	r3, [r4, #4]
 8002c1a:	6822      	ldr	r2, [r4, #0]
 8002c1c:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8002c20:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002c22:	6822      	ldr	r2, [r4, #0]
 8002c24:	6893      	ldr	r3, [r2, #8]
 8002c26:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002c2a:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c2c:	68e3      	ldr	r3, [r4, #12]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d031      	beq.n	8002c96 <HAL_I2C_Init+0x9e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002c32:	68a3      	ldr	r3, [r4, #8]
 8002c34:	6822      	ldr	r2, [r4, #0]
 8002c36:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8002c3a:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c3c:	68e3      	ldr	r3, [r4, #12]
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d02f      	beq.n	8002ca2 <HAL_I2C_Init+0xaa>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002c42:	6822      	ldr	r2, [r4, #0]
 8002c44:	6851      	ldr	r1, [r2, #4]
 8002c46:	4b1a      	ldr	r3, [pc, #104]	; (8002cb0 <HAL_I2C_Init+0xb8>)
 8002c48:	430b      	orrs	r3, r1
 8002c4a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002c4c:	6822      	ldr	r2, [r4, #0]
 8002c4e:	68d3      	ldr	r3, [r2, #12]
 8002c50:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002c54:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002c56:	6923      	ldr	r3, [r4, #16]
 8002c58:	6962      	ldr	r2, [r4, #20]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	69a1      	ldr	r1, [r4, #24]
 8002c5e:	6822      	ldr	r2, [r4, #0]
 8002c60:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002c64:	60d3      	str	r3, [r2, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c66:	69e3      	ldr	r3, [r4, #28]
 8002c68:	6a21      	ldr	r1, [r4, #32]
 8002c6a:	6822      	ldr	r2, [r4, #0]
 8002c6c:	430b      	orrs	r3, r1
 8002c6e:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c70:	6822      	ldr	r2, [r4, #0]
 8002c72:	6813      	ldr	r3, [r2, #0]
 8002c74:	f043 0301 	orr.w	r3, r3, #1
 8002c78:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c7a:	2000      	movs	r0, #0
 8002c7c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c7e:	2320      	movs	r3, #32
 8002c80:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c84:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c86:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42

  return HAL_OK;
}
 8002c8a:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002c8c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8002c90:	f7ff fb46 	bl	8002320 <HAL_I2C_MspInit>
 8002c94:	e7b8      	b.n	8002c08 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002c96:	68a3      	ldr	r3, [r4, #8]
 8002c98:	6822      	ldr	r2, [r4, #0]
 8002c9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c9e:	6093      	str	r3, [r2, #8]
 8002ca0:	e7cc      	b.n	8002c3c <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ca2:	6823      	ldr	r3, [r4, #0]
 8002ca4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ca8:	605a      	str	r2, [r3, #4]
 8002caa:	e7ca      	b.n	8002c42 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8002cac:	2001      	movs	r0, #1
}
 8002cae:	4770      	bx	lr
 8002cb0:	02008000 	.word	0x02008000

08002cb4 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cb4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b20      	cmp	r3, #32
 8002cbc:	d124      	bne.n	8002d08 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cbe:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d022      	beq.n	8002d0c <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ccc:	2324      	movs	r3, #36	; 0x24
 8002cce:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cd2:	6802      	ldr	r2, [r0, #0]
 8002cd4:	6813      	ldr	r3, [r2, #0]
 8002cd6:	f023 0301 	bic.w	r3, r3, #1
 8002cda:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002cdc:	6802      	ldr	r2, [r0, #0]
 8002cde:	6813      	ldr	r3, [r2, #0]
 8002ce0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ce4:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002ce6:	6802      	ldr	r2, [r0, #0]
 8002ce8:	6813      	ldr	r3, [r2, #0]
 8002cea:	4319      	orrs	r1, r3
 8002cec:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cee:	6802      	ldr	r2, [r0, #0]
 8002cf0:	6813      	ldr	r3, [r2, #0]
 8002cf2:	f043 0301 	orr.w	r3, r3, #1
 8002cf6:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cf8:	2320      	movs	r3, #32
 8002cfa:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cfe:	2300      	movs	r3, #0
 8002d00:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002d04:	4618      	mov	r0, r3
 8002d06:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8002d08:	2002      	movs	r0, #2
 8002d0a:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8002d0c:	2002      	movs	r0, #2
  }
}
 8002d0e:	4770      	bx	lr

08002d10 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d10:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b20      	cmp	r3, #32
 8002d18:	d122      	bne.n	8002d60 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d1a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d020      	beq.n	8002d64 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8002d22:	2301      	movs	r3, #1
 8002d24:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d28:	2324      	movs	r3, #36	; 0x24
 8002d2a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d2e:	6802      	ldr	r2, [r0, #0]
 8002d30:	6813      	ldr	r3, [r2, #0]
 8002d32:	f023 0301 	bic.w	r3, r3, #1
 8002d36:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d38:	6802      	ldr	r2, [r0, #0]
 8002d3a:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d3c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d40:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d44:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d46:	6802      	ldr	r2, [r0, #0]
 8002d48:	6813      	ldr	r3, [r2, #0]
 8002d4a:	f043 0301 	orr.w	r3, r3, #1
 8002d4e:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d50:	2320      	movs	r3, #32
 8002d52:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d56:	2300      	movs	r3, #0
 8002d58:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8002d60:	2002      	movs	r0, #2
 8002d62:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8002d64:	2002      	movs	r0, #2
  }
}
 8002d66:	4770      	bx	lr

08002d68 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002d68:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8002d6a:	684d      	ldr	r5, [r1, #4]
 8002d6c:	6804      	ldr	r4, [r0, #0]
 8002d6e:	68e3      	ldr	r3, [r4, #12]
 8002d70:	f3c3 430b 	ubfx	r3, r3, #16, #12
 8002d74:	441d      	add	r5, r3
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8002d76:	01d2      	lsls	r2, r2, #7
 8002d78:	4414      	add	r4, r2
 8002d7a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002d7e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002d82:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002d86:	680b      	ldr	r3, [r1, #0]
 8002d88:	6804      	ldr	r4, [r0, #0]
 8002d8a:	68e6      	ldr	r6, [r4, #12]
 8002d8c:	f3c6 460b 	ubfx	r6, r6, #16, #12
 8002d90:	4433      	add	r3, r6
 8002d92:	3301      	adds	r3, #1
 8002d94:	4414      	add	r4, r2
 8002d96:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8002d9a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8002d9e:	68cd      	ldr	r5, [r1, #12]
 8002da0:	6804      	ldr	r4, [r0, #0]
 8002da2:	68e3      	ldr	r3, [r4, #12]
 8002da4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002da8:	441d      	add	r5, r3
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8002daa:	4414      	add	r4, r2
 8002dac:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8002db0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002db4:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8002db8:	688b      	ldr	r3, [r1, #8]
 8002dba:	6804      	ldr	r4, [r0, #0]
 8002dbc:	68e6      	ldr	r6, [r4, #12]
 8002dbe:	f3c6 060a 	ubfx	r6, r6, #0, #11
 8002dc2:	4433      	add	r3, r6
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	4414      	add	r4, r2
 8002dc8:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8002dcc:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8002dd0:	6803      	ldr	r3, [r0, #0]
 8002dd2:	4413      	add	r3, r2
 8002dd4:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
 8002dd8:	f024 0407 	bic.w	r4, r4, #7
 8002ddc:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8002de0:	6803      	ldr	r3, [r0, #0]
 8002de2:	4413      	add	r3, r2
 8002de4:	690c      	ldr	r4, [r1, #16]
 8002de6:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8002dea:	f891 c031 	ldrb.w	ip, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8002dee:	f891 7032 	ldrb.w	r7, [r1, #50]	; 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8002df2:	698e      	ldr	r6, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8002df4:	6805      	ldr	r5, [r0, #0]
 8002df6:	4415      	add	r5, r2
 8002df8:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 8002dfc:	2400      	movs	r4, #0
 8002dfe:	f8c5 409c 	str.w	r4, [r5, #156]	; 0x9c
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8002e02:	f891 3030 	ldrb.w	r3, [r1, #48]	; 0x30
 8002e06:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8002e0a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8002e0e:	6805      	ldr	r5, [r0, #0]
 8002e10:	4415      	add	r5, r2
 8002e12:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8002e16:	f8c5 309c 	str.w	r3, [r5, #156]	; 0x9c

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8002e1a:	6803      	ldr	r3, [r0, #0]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	f8d3 5098 	ldr.w	r5, [r3, #152]	; 0x98
 8002e22:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8002e26:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8002e2a:	6803      	ldr	r3, [r0, #0]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	694d      	ldr	r5, [r1, #20]
 8002e30:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8002e34:	6803      	ldr	r3, [r0, #0]
 8002e36:	4413      	add	r3, r2
 8002e38:	f8d3 60a0 	ldr.w	r6, [r3, #160]	; 0xa0
 8002e3c:	4d2d      	ldr	r5, [pc, #180]	; (8002ef4 <LTDC_SetConfig+0x18c>)
 8002e3e:	4035      	ands	r5, r6
 8002e40:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8002e44:	69cd      	ldr	r5, [r1, #28]
 8002e46:	6a0e      	ldr	r6, [r1, #32]
 8002e48:	6803      	ldr	r3, [r0, #0]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	4335      	orrs	r5, r6
 8002e4e:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8002e52:	6803      	ldr	r3, [r0, #0]
 8002e54:	4413      	add	r3, r2
 8002e56:	f8d3 50ac 	ldr.w	r5, [r3, #172]	; 0xac
 8002e5a:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8002e5e:	6803      	ldr	r3, [r0, #0]
 8002e60:	4413      	add	r3, r2
 8002e62:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002e64:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002e68:	690b      	ldr	r3, [r1, #16]
 8002e6a:	b16b      	cbz	r3, 8002e88 <LTDC_SetConfig+0x120>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d03a      	beq.n	8002ee6 <LTDC_SetConfig+0x17e>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	bf18      	it	ne
 8002e74:	2b04      	cmpne	r3, #4
 8002e76:	d038      	beq.n	8002eea <LTDC_SetConfig+0x182>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8002e78:	2b03      	cmp	r3, #3
 8002e7a:	d038      	beq.n	8002eee <LTDC_SetConfig+0x186>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002e7c:	2b07      	cmp	r3, #7
 8002e7e:	d001      	beq.n	8002e84 <LTDC_SetConfig+0x11c>
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e002      	b.n	8002e8a <LTDC_SetConfig+0x122>
    tmp = 2U;
 8002e84:	2302      	movs	r3, #2
 8002e86:	e000      	b.n	8002e8a <LTDC_SetConfig+0x122>
    tmp = 4U;
 8002e88:	2304      	movs	r3, #4
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8002e8a:	6804      	ldr	r4, [r0, #0]
 8002e8c:	4414      	add	r4, r2
 8002e8e:	f8d4 50b0 	ldr.w	r5, [r4, #176]	; 0xb0
 8002e92:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
 8002e96:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8002e9a:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8002e9c:	fb03 f504 	mul.w	r5, r3, r4
 8002ea0:	684c      	ldr	r4, [r1, #4]
 8002ea2:	680e      	ldr	r6, [r1, #0]
 8002ea4:	1ba4      	subs	r4, r4, r6
 8002ea6:	fb03 f304 	mul.w	r3, r3, r4
 8002eaa:	3303      	adds	r3, #3
 8002eac:	6804      	ldr	r4, [r0, #0]
 8002eae:	4414      	add	r4, r2
 8002eb0:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8002eb4:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8002eb8:	6803      	ldr	r3, [r0, #0]
 8002eba:	4413      	add	r3, r2
 8002ebc:	f8d3 50b4 	ldr.w	r5, [r3, #180]	; 0xb4
 8002ec0:	4c0d      	ldr	r4, [pc, #52]	; (8002ef8 <LTDC_SetConfig+0x190>)
 8002ec2:	402c      	ands	r4, r5
 8002ec4:	f8c3 40b4 	str.w	r4, [r3, #180]	; 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8002ec8:	6803      	ldr	r3, [r0, #0]
 8002eca:	4413      	add	r3, r2
 8002ecc:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8002ece:	f8c3 10b4 	str.w	r1, [r3, #180]	; 0xb4

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8002ed2:	6803      	ldr	r3, [r0, #0]
 8002ed4:	441a      	add	r2, r3
 8002ed6:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8002eda:	f043 0301 	orr.w	r3, r3, #1
 8002ede:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
}
 8002ee2:	bcf0      	pop	{r4, r5, r6, r7}
 8002ee4:	4770      	bx	lr
    tmp = 3U;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e7cf      	b.n	8002e8a <LTDC_SetConfig+0x122>
    tmp = 2U;
 8002eea:	2302      	movs	r3, #2
 8002eec:	e7cd      	b.n	8002e8a <LTDC_SetConfig+0x122>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	e7cb      	b.n	8002e8a <LTDC_SetConfig+0x122>
 8002ef2:	bf00      	nop
 8002ef4:	fffff8f8 	.word	0xfffff8f8
 8002ef8:	fffff800 	.word	0xfffff800

08002efc <HAL_LTDC_Init>:
  if (hltdc == NULL)
 8002efc:	2800      	cmp	r0, #0
 8002efe:	d072      	beq.n	8002fe6 <HAL_LTDC_Init+0xea>
{
 8002f00:	b538      	push	{r3, r4, r5, lr}
 8002f02:	4604      	mov	r4, r0
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8002f04:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d067      	beq.n	8002fdc <HAL_LTDC_Init+0xe0>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8002f12:	6822      	ldr	r2, [r4, #0]
 8002f14:	6993      	ldr	r3, [r2, #24]
 8002f16:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002f1a:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002f1c:	6821      	ldr	r1, [r4, #0]
 8002f1e:	698a      	ldr	r2, [r1, #24]
 8002f20:	6863      	ldr	r3, [r4, #4]
 8002f22:	68a0      	ldr	r0, [r4, #8]
 8002f24:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002f26:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002f28:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002f2a:	6920      	ldr	r0, [r4, #16]
 8002f2c:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8002f32:	6821      	ldr	r1, [r4, #0]
 8002f34:	688a      	ldr	r2, [r1, #8]
 8002f36:	4b2d      	ldr	r3, [pc, #180]	; (8002fec <HAL_LTDC_Init+0xf0>)
 8002f38:	401a      	ands	r2, r3
 8002f3a:	608a      	str	r2, [r1, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8002f3c:	6965      	ldr	r5, [r4, #20]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8002f3e:	6820      	ldr	r0, [r4, #0]
 8002f40:	6882      	ldr	r2, [r0, #8]
 8002f42:	69a1      	ldr	r1, [r4, #24]
 8002f44:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8002f4c:	6821      	ldr	r1, [r4, #0]
 8002f4e:	68ca      	ldr	r2, [r1, #12]
 8002f50:	401a      	ands	r2, r3
 8002f52:	60ca      	str	r2, [r1, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8002f54:	69e5      	ldr	r5, [r4, #28]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8002f56:	6820      	ldr	r0, [r4, #0]
 8002f58:	68c2      	ldr	r2, [r0, #12]
 8002f5a:	6a21      	ldr	r1, [r4, #32]
 8002f5c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002f60:	430a      	orrs	r2, r1
 8002f62:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8002f64:	6821      	ldr	r1, [r4, #0]
 8002f66:	690a      	ldr	r2, [r1, #16]
 8002f68:	401a      	ands	r2, r3
 8002f6a:	610a      	str	r2, [r1, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8002f6c:	6a65      	ldr	r5, [r4, #36]	; 0x24
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8002f6e:	6820      	ldr	r0, [r4, #0]
 8002f70:	6902      	ldr	r2, [r0, #16]
 8002f72:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002f74:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8002f7c:	6821      	ldr	r1, [r4, #0]
 8002f7e:	694a      	ldr	r2, [r1, #20]
 8002f80:	4013      	ands	r3, r2
 8002f82:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8002f84:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8002f86:	6821      	ldr	r1, [r4, #0]
 8002f88:	694b      	ldr	r3, [r1, #20]
 8002f8a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002f8c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8002f90:	4313      	orrs	r3, r2
 8002f92:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002f94:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002f98:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8002f9c:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8002f9e:	6821      	ldr	r1, [r4, #0]
 8002fa0:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002fa2:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002fa6:	62ca      	str	r2, [r1, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002fa8:	6821      	ldr	r1, [r4, #0]
 8002faa:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002fac:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002fb0:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8002fb4:	4303      	orrs	r3, r0
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	62cb      	str	r3, [r1, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8002fba:	6822      	ldr	r2, [r4, #0]
 8002fbc:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002fbe:	f043 0306 	orr.w	r3, r3, #6
 8002fc2:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8002fc4:	6822      	ldr	r2, [r4, #0]
 8002fc6:	6993      	ldr	r3, [r2, #24]
 8002fc8:	f043 0301 	orr.w	r3, r3, #1
 8002fcc:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8002fce:	2000      	movs	r0, #0
 8002fd0:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
}
 8002fda:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 8002fdc:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8002fe0:	f7ff f9d6 	bl	8002390 <HAL_LTDC_MspInit>
 8002fe4:	e792      	b.n	8002f0c <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 8002fe6:	2001      	movs	r0, #1
}
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	f000f800 	.word	0xf000f800

08002ff0 <HAL_LTDC_ErrorCallback>:
}
 8002ff0:	4770      	bx	lr

08002ff2 <HAL_LTDC_LineEventCallback>:
}
 8002ff2:	4770      	bx	lr

08002ff4 <HAL_LTDC_ReloadEventCallback>:
}
 8002ff4:	4770      	bx	lr

08002ff6 <HAL_LTDC_IRQHandler>:
{
 8002ff6:	b570      	push	{r4, r5, r6, lr}
 8002ff8:	4604      	mov	r4, r0
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8002ffa:	6803      	ldr	r3, [r0, #0]
 8002ffc:	6b9d      	ldr	r5, [r3, #56]	; 0x38
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8002ffe:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8003000:	f015 0f04 	tst.w	r5, #4
 8003004:	d002      	beq.n	800300c <HAL_LTDC_IRQHandler+0x16>
 8003006:	f016 0f04 	tst.w	r6, #4
 800300a:	d112      	bne.n	8003032 <HAL_LTDC_IRQHandler+0x3c>
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800300c:	f015 0f02 	tst.w	r5, #2
 8003010:	d002      	beq.n	8003018 <HAL_LTDC_IRQHandler+0x22>
 8003012:	f016 0f02 	tst.w	r6, #2
 8003016:	d121      	bne.n	800305c <HAL_LTDC_IRQHandler+0x66>
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8003018:	f015 0f01 	tst.w	r5, #1
 800301c:	d002      	beq.n	8003024 <HAL_LTDC_IRQHandler+0x2e>
 800301e:	f016 0f01 	tst.w	r6, #1
 8003022:	d132      	bne.n	800308a <HAL_LTDC_IRQHandler+0x94>
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8003024:	f015 0f08 	tst.w	r5, #8
 8003028:	d002      	beq.n	8003030 <HAL_LTDC_IRQHandler+0x3a>
 800302a:	f016 0f08 	tst.w	r6, #8
 800302e:	d13d      	bne.n	80030ac <HAL_LTDC_IRQHandler+0xb6>
}
 8003030:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8003032:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003034:	f022 0204 	bic.w	r2, r2, #4
 8003038:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800303a:	6803      	ldr	r3, [r0, #0]
 800303c:	2204      	movs	r2, #4
 800303e:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8003040:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4
 8003044:	f043 0301 	orr.w	r3, r3, #1
 8003048:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800304c:	f880 20a1 	strb.w	r2, [r0, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8003050:	2300      	movs	r3, #0
 8003052:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 8003056:	f7ff ffcb 	bl	8002ff0 <HAL_LTDC_ErrorCallback>
 800305a:	e7d7      	b.n	800300c <HAL_LTDC_IRQHandler+0x16>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800305c:	6822      	ldr	r2, [r4, #0]
 800305e:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8003060:	f023 0302 	bic.w	r3, r3, #2
 8003064:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8003066:	6823      	ldr	r3, [r4, #0]
 8003068:	2202      	movs	r2, #2
 800306a:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800306c:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 8003070:	4313      	orrs	r3, r2
 8003072:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003076:	2304      	movs	r3, #4
 8003078:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 800307c:	2300      	movs	r3, #0
 800307e:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 8003082:	4620      	mov	r0, r4
 8003084:	f7ff ffb4 	bl	8002ff0 <HAL_LTDC_ErrorCallback>
 8003088:	e7c6      	b.n	8003018 <HAL_LTDC_IRQHandler+0x22>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800308a:	6822      	ldr	r2, [r4, #0]
 800308c:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800308e:	f023 0301 	bic.w	r3, r3, #1
 8003092:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8003094:	6822      	ldr	r2, [r4, #0]
 8003096:	2301      	movs	r3, #1
 8003098:	63d3      	str	r3, [r2, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 800309a:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 800309e:	2300      	movs	r3, #0
 80030a0:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_LineEventCallback(hltdc);
 80030a4:	4620      	mov	r0, r4
 80030a6:	f7ff ffa4 	bl	8002ff2 <HAL_LTDC_LineEventCallback>
 80030aa:	e7bb      	b.n	8003024 <HAL_LTDC_IRQHandler+0x2e>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80030ac:	6822      	ldr	r2, [r4, #0]
 80030ae:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80030b0:	f023 0308 	bic.w	r3, r3, #8
 80030b4:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80030b6:	6823      	ldr	r3, [r4, #0]
 80030b8:	2208      	movs	r2, #8
 80030ba:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 80030bc:	2301      	movs	r3, #1
 80030be:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 80030c2:	2300      	movs	r3, #0
 80030c4:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_ReloadEventCallback(hltdc);
 80030c8:	4620      	mov	r0, r4
 80030ca:	f7ff ff93 	bl	8002ff4 <HAL_LTDC_ReloadEventCallback>
}
 80030ce:	e7af      	b.n	8003030 <HAL_LTDC_IRQHandler+0x3a>

080030d0 <HAL_LTDC_ConfigLayer>:
  __HAL_LOCK(hltdc);
 80030d0:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d027      	beq.n	8003128 <HAL_LTDC_ConfigLayer+0x58>
{
 80030d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030dc:	4694      	mov	ip, r2
 80030de:	460f      	mov	r7, r1
 80030e0:	4606      	mov	r6, r0
  __HAL_LOCK(hltdc);
 80030e2:	f04f 0801 	mov.w	r8, #1
 80030e6:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80030ea:	2302      	movs	r3, #2
 80030ec:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80030f0:	2434      	movs	r4, #52	; 0x34
 80030f2:	fb04 0402 	mla	r4, r4, r2, r0
 80030f6:	3438      	adds	r4, #56	; 0x38
 80030f8:	460d      	mov	r5, r1
 80030fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003100:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003102:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003104:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003106:	682b      	ldr	r3, [r5, #0]
 8003108:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800310a:	4662      	mov	r2, ip
 800310c:	4639      	mov	r1, r7
 800310e:	4630      	mov	r0, r6
 8003110:	f7ff fe2a 	bl	8002d68 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003114:	6833      	ldr	r3, [r6, #0]
 8003116:	f8c3 8024 	str.w	r8, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 800311a:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 800311e:	2000      	movs	r0, #0
 8003120:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
 8003124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hltdc);
 8003128:	2002      	movs	r0, #2
}
 800312a:	4770      	bx	lr

0800312c <HAL_LTDC_SetAddress>:
{
 800312c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hltdc);
 800312e:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8003132:	2b01      	cmp	r3, #1
 8003134:	d019      	beq.n	800316a <HAL_LTDC_SetAddress+0x3e>
 8003136:	4604      	mov	r4, r0
 8003138:	2501      	movs	r5, #1
 800313a:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800313e:	2302      	movs	r3, #2
 8003140:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8003144:	2334      	movs	r3, #52	; 0x34
 8003146:	fb03 f302 	mul.w	r3, r3, r2
 800314a:	f103 0038 	add.w	r0, r3, #56	; 0x38
  pLayerCfg->FBStartAdress = Address;
 800314e:	4423      	add	r3, r4
 8003150:	65d9      	str	r1, [r3, #92]	; 0x5c
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003152:	1821      	adds	r1, r4, r0
 8003154:	4620      	mov	r0, r4
 8003156:	f7ff fe07 	bl	8002d68 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800315a:	6823      	ldr	r3, [r4, #0]
 800315c:	625d      	str	r5, [r3, #36]	; 0x24
  hltdc->State = HAL_LTDC_STATE_READY;
 800315e:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8003162:	2000      	movs	r0, #0
 8003164:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0
}
 8003168:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hltdc);
 800316a:	2002      	movs	r0, #2
 800316c:	e7fc      	b.n	8003168 <HAL_LTDC_SetAddress+0x3c>
	...

08003170 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003170:	4a02      	ldr	r2, [pc, #8]	; (800317c <HAL_PWR_EnableBkUpAccess+0xc>)
 8003172:	6813      	ldr	r3, [r2, #0]
 8003174:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003178:	6013      	str	r3, [r2, #0]
}
 800317a:	4770      	bx	lr
 800317c:	40007000 	.word	0x40007000

08003180 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003180:	b510      	push	{r4, lr}
 8003182:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8003184:	4b1b      	ldr	r3, [pc, #108]	; (80031f4 <HAL_PWREx_EnableOverDrive+0x74>)
 8003186:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003188:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800318c:	641a      	str	r2, [r3, #64]	; 0x40
 800318e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003190:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003194:	9301      	str	r3, [sp, #4]
 8003196:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003198:	4a17      	ldr	r2, [pc, #92]	; (80031f8 <HAL_PWREx_EnableOverDrive+0x78>)
 800319a:	6813      	ldr	r3, [r2, #0]
 800319c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031a0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031a2:	f7ff fa4d 	bl	8002640 <HAL_GetTick>
 80031a6:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80031a8:	4b13      	ldr	r3, [pc, #76]	; (80031f8 <HAL_PWREx_EnableOverDrive+0x78>)
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80031b0:	d108      	bne.n	80031c4 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80031b2:	f7ff fa45 	bl	8002640 <HAL_GetTick>
 80031b6:	1b00      	subs	r0, r0, r4
 80031b8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80031bc:	d9f4      	bls.n	80031a8 <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 80031be:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 80031c0:	b002      	add	sp, #8
 80031c2:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80031c4:	4a0c      	ldr	r2, [pc, #48]	; (80031f8 <HAL_PWREx_EnableOverDrive+0x78>)
 80031c6:	6813      	ldr	r3, [r2, #0]
 80031c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031cc:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 80031ce:	f7ff fa37 	bl	8002640 <HAL_GetTick>
 80031d2:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80031d4:	4b08      	ldr	r3, [pc, #32]	; (80031f8 <HAL_PWREx_EnableOverDrive+0x78>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80031dc:	d107      	bne.n	80031ee <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80031de:	f7ff fa2f 	bl	8002640 <HAL_GetTick>
 80031e2:	1b00      	subs	r0, r0, r4
 80031e4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80031e8:	d9f4      	bls.n	80031d4 <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 80031ea:	2003      	movs	r0, #3
 80031ec:	e7e8      	b.n	80031c0 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 80031ee:	2000      	movs	r0, #0
 80031f0:	e7e6      	b.n	80031c0 <HAL_PWREx_EnableOverDrive+0x40>
 80031f2:	bf00      	nop
 80031f4:	40023800 	.word	0x40023800
 80031f8:	40007000 	.word	0x40007000

080031fc <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031fc:	2800      	cmp	r0, #0
 80031fe:	f000 8209 	beq.w	8003614 <HAL_RCC_OscConfig+0x418>
{
 8003202:	b570      	push	{r4, r5, r6, lr}
 8003204:	b082      	sub	sp, #8
 8003206:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003208:	6803      	ldr	r3, [r0, #0]
 800320a:	f013 0f01 	tst.w	r3, #1
 800320e:	d029      	beq.n	8003264 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003210:	4ba2      	ldr	r3, [pc, #648]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	f003 030c 	and.w	r3, r3, #12
 8003218:	2b04      	cmp	r3, #4
 800321a:	d01a      	beq.n	8003252 <HAL_RCC_OscConfig+0x56>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800321c:	4b9f      	ldr	r3, [pc, #636]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	f003 030c 	and.w	r3, r3, #12
 8003224:	2b08      	cmp	r3, #8
 8003226:	d00f      	beq.n	8003248 <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003228:	6863      	ldr	r3, [r4, #4]
 800322a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800322e:	d040      	beq.n	80032b2 <HAL_RCC_OscConfig+0xb6>
 8003230:	2b00      	cmp	r3, #0
 8003232:	d154      	bne.n	80032de <HAL_RCC_OscConfig+0xe2>
 8003234:	4b99      	ldr	r3, [pc, #612]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003244:	601a      	str	r2, [r3, #0]
 8003246:	e039      	b.n	80032bc <HAL_RCC_OscConfig+0xc0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003248:	4b94      	ldr	r3, [pc, #592]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003250:	d0ea      	beq.n	8003228 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003252:	4b92      	ldr	r3, [pc, #584]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800325a:	d003      	beq.n	8003264 <HAL_RCC_OscConfig+0x68>
 800325c:	6863      	ldr	r3, [r4, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	f000 81da 	beq.w	8003618 <HAL_RCC_OscConfig+0x41c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003264:	6823      	ldr	r3, [r4, #0]
 8003266:	f013 0f02 	tst.w	r3, #2
 800326a:	d075      	beq.n	8003358 <HAL_RCC_OscConfig+0x15c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800326c:	4b8b      	ldr	r3, [pc, #556]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f013 0f0c 	tst.w	r3, #12
 8003274:	d05e      	beq.n	8003334 <HAL_RCC_OscConfig+0x138>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003276:	4b89      	ldr	r3, [pc, #548]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 030c 	and.w	r3, r3, #12
 800327e:	2b08      	cmp	r3, #8
 8003280:	d053      	beq.n	800332a <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003282:	68e3      	ldr	r3, [r4, #12]
 8003284:	2b00      	cmp	r3, #0
 8003286:	f000 808a 	beq.w	800339e <HAL_RCC_OscConfig+0x1a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800328a:	4a84      	ldr	r2, [pc, #528]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 800328c:	6813      	ldr	r3, [r2, #0]
 800328e:	f043 0301 	orr.w	r3, r3, #1
 8003292:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003294:	f7ff f9d4 	bl	8002640 <HAL_GetTick>
 8003298:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800329a:	4b80      	ldr	r3, [pc, #512]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f013 0f02 	tst.w	r3, #2
 80032a2:	d173      	bne.n	800338c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032a4:	f7ff f9cc 	bl	8002640 <HAL_GetTick>
 80032a8:	1b40      	subs	r0, r0, r5
 80032aa:	2802      	cmp	r0, #2
 80032ac:	d9f5      	bls.n	800329a <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 80032ae:	2003      	movs	r0, #3
 80032b0:	e1b5      	b.n	800361e <HAL_RCC_OscConfig+0x422>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032b2:	4a7a      	ldr	r2, [pc, #488]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 80032b4:	6813      	ldr	r3, [r2, #0]
 80032b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032ba:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032bc:	6863      	ldr	r3, [r4, #4]
 80032be:	b32b      	cbz	r3, 800330c <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 80032c0:	f7ff f9be 	bl	8002640 <HAL_GetTick>
 80032c4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032c6:	4b75      	ldr	r3, [pc, #468]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80032ce:	d1c9      	bne.n	8003264 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032d0:	f7ff f9b6 	bl	8002640 <HAL_GetTick>
 80032d4:	1b40      	subs	r0, r0, r5
 80032d6:	2864      	cmp	r0, #100	; 0x64
 80032d8:	d9f5      	bls.n	80032c6 <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 80032da:	2003      	movs	r0, #3
 80032dc:	e19f      	b.n	800361e <HAL_RCC_OscConfig+0x422>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032e2:	d009      	beq.n	80032f8 <HAL_RCC_OscConfig+0xfc>
 80032e4:	4b6d      	ldr	r3, [pc, #436]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80032f4:	601a      	str	r2, [r3, #0]
 80032f6:	e7e1      	b.n	80032bc <HAL_RCC_OscConfig+0xc0>
 80032f8:	4b68      	ldr	r3, [pc, #416]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003300:	601a      	str	r2, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003308:	601a      	str	r2, [r3, #0]
 800330a:	e7d7      	b.n	80032bc <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 800330c:	f7ff f998 	bl	8002640 <HAL_GetTick>
 8003310:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003312:	4b62      	ldr	r3, [pc, #392]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800331a:	d0a3      	beq.n	8003264 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800331c:	f7ff f990 	bl	8002640 <HAL_GetTick>
 8003320:	1b40      	subs	r0, r0, r5
 8003322:	2864      	cmp	r0, #100	; 0x64
 8003324:	d9f5      	bls.n	8003312 <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 8003326:	2003      	movs	r0, #3
 8003328:	e179      	b.n	800361e <HAL_RCC_OscConfig+0x422>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800332a:	4b5c      	ldr	r3, [pc, #368]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003332:	d1a6      	bne.n	8003282 <HAL_RCC_OscConfig+0x86>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003334:	4b59      	ldr	r3, [pc, #356]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f013 0f02 	tst.w	r3, #2
 800333c:	d004      	beq.n	8003348 <HAL_RCC_OscConfig+0x14c>
 800333e:	68e3      	ldr	r3, [r4, #12]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d001      	beq.n	8003348 <HAL_RCC_OscConfig+0x14c>
        return HAL_ERROR;
 8003344:	2001      	movs	r0, #1
 8003346:	e16a      	b.n	800361e <HAL_RCC_OscConfig+0x422>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003348:	4a54      	ldr	r2, [pc, #336]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 800334a:	6813      	ldr	r3, [r2, #0]
 800334c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003350:	6921      	ldr	r1, [r4, #16]
 8003352:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003356:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003358:	6823      	ldr	r3, [r4, #0]
 800335a:	f013 0f08 	tst.w	r3, #8
 800335e:	d046      	beq.n	80033ee <HAL_RCC_OscConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003360:	6963      	ldr	r3, [r4, #20]
 8003362:	b383      	cbz	r3, 80033c6 <HAL_RCC_OscConfig+0x1ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003364:	4a4d      	ldr	r2, [pc, #308]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 8003366:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8003368:	f043 0301 	orr.w	r3, r3, #1
 800336c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800336e:	f7ff f967 	bl	8002640 <HAL_GetTick>
 8003372:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003374:	4b49      	ldr	r3, [pc, #292]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 8003376:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003378:	f013 0f02 	tst.w	r3, #2
 800337c:	d137      	bne.n	80033ee <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800337e:	f7ff f95f 	bl	8002640 <HAL_GetTick>
 8003382:	1b40      	subs	r0, r0, r5
 8003384:	2802      	cmp	r0, #2
 8003386:	d9f5      	bls.n	8003374 <HAL_RCC_OscConfig+0x178>
        {
          return HAL_TIMEOUT;
 8003388:	2003      	movs	r0, #3
 800338a:	e148      	b.n	800361e <HAL_RCC_OscConfig+0x422>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800338c:	4a43      	ldr	r2, [pc, #268]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 800338e:	6813      	ldr	r3, [r2, #0]
 8003390:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003394:	6921      	ldr	r1, [r4, #16]
 8003396:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800339a:	6013      	str	r3, [r2, #0]
 800339c:	e7dc      	b.n	8003358 <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_HSI_DISABLE();
 800339e:	4a3f      	ldr	r2, [pc, #252]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 80033a0:	6813      	ldr	r3, [r2, #0]
 80033a2:	f023 0301 	bic.w	r3, r3, #1
 80033a6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80033a8:	f7ff f94a 	bl	8002640 <HAL_GetTick>
 80033ac:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ae:	4b3b      	ldr	r3, [pc, #236]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f013 0f02 	tst.w	r3, #2
 80033b6:	d0cf      	beq.n	8003358 <HAL_RCC_OscConfig+0x15c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033b8:	f7ff f942 	bl	8002640 <HAL_GetTick>
 80033bc:	1b40      	subs	r0, r0, r5
 80033be:	2802      	cmp	r0, #2
 80033c0:	d9f5      	bls.n	80033ae <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 80033c2:	2003      	movs	r0, #3
 80033c4:	e12b      	b.n	800361e <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033c6:	4a35      	ldr	r2, [pc, #212]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 80033c8:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80033ca:	f023 0301 	bic.w	r3, r3, #1
 80033ce:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033d0:	f7ff f936 	bl	8002640 <HAL_GetTick>
 80033d4:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033d6:	4b31      	ldr	r3, [pc, #196]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 80033d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033da:	f013 0f02 	tst.w	r3, #2
 80033de:	d006      	beq.n	80033ee <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033e0:	f7ff f92e 	bl	8002640 <HAL_GetTick>
 80033e4:	1b40      	subs	r0, r0, r5
 80033e6:	2802      	cmp	r0, #2
 80033e8:	d9f5      	bls.n	80033d6 <HAL_RCC_OscConfig+0x1da>
        {
          return HAL_TIMEOUT;
 80033ea:	2003      	movs	r0, #3
 80033ec:	e117      	b.n	800361e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033ee:	6823      	ldr	r3, [r4, #0]
 80033f0:	f013 0f04 	tst.w	r3, #4
 80033f4:	d07e      	beq.n	80034f4 <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033f6:	4b29      	ldr	r3, [pc, #164]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 80033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fa:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80033fe:	d11e      	bne.n	800343e <HAL_RCC_OscConfig+0x242>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003400:	4b26      	ldr	r3, [pc, #152]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 8003402:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003404:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003408:	641a      	str	r2, [r3, #64]	; 0x40
 800340a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003410:	9301      	str	r3, [sp, #4]
 8003412:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003414:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003416:	4b22      	ldr	r3, [pc, #136]	; (80034a0 <HAL_RCC_OscConfig+0x2a4>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800341e:	d010      	beq.n	8003442 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003420:	68a3      	ldr	r3, [r4, #8]
 8003422:	2b01      	cmp	r3, #1
 8003424:	d021      	beq.n	800346a <HAL_RCC_OscConfig+0x26e>
 8003426:	2b00      	cmp	r3, #0
 8003428:	d13c      	bne.n	80034a4 <HAL_RCC_OscConfig+0x2a8>
 800342a:	4b1c      	ldr	r3, [pc, #112]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 800342c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800342e:	f022 0201 	bic.w	r2, r2, #1
 8003432:	671a      	str	r2, [r3, #112]	; 0x70
 8003434:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003436:	f022 0204 	bic.w	r2, r2, #4
 800343a:	671a      	str	r2, [r3, #112]	; 0x70
 800343c:	e01a      	b.n	8003474 <HAL_RCC_OscConfig+0x278>
  FlagStatus pwrclkchanged = RESET;
 800343e:	2500      	movs	r5, #0
 8003440:	e7e9      	b.n	8003416 <HAL_RCC_OscConfig+0x21a>
      PWR->CR1 |= PWR_CR1_DBP;
 8003442:	4a17      	ldr	r2, [pc, #92]	; (80034a0 <HAL_RCC_OscConfig+0x2a4>)
 8003444:	6813      	ldr	r3, [r2, #0]
 8003446:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800344a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800344c:	f7ff f8f8 	bl	8002640 <HAL_GetTick>
 8003450:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003452:	4b13      	ldr	r3, [pc, #76]	; (80034a0 <HAL_RCC_OscConfig+0x2a4>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f413 7f80 	tst.w	r3, #256	; 0x100
 800345a:	d1e1      	bne.n	8003420 <HAL_RCC_OscConfig+0x224>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800345c:	f7ff f8f0 	bl	8002640 <HAL_GetTick>
 8003460:	1b80      	subs	r0, r0, r6
 8003462:	2864      	cmp	r0, #100	; 0x64
 8003464:	d9f5      	bls.n	8003452 <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 8003466:	2003      	movs	r0, #3
 8003468:	e0d9      	b.n	800361e <HAL_RCC_OscConfig+0x422>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800346a:	4a0c      	ldr	r2, [pc, #48]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 800346c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800346e:	f043 0301 	orr.w	r3, r3, #1
 8003472:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003474:	68a3      	ldr	r3, [r4, #8]
 8003476:	b35b      	cbz	r3, 80034d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003478:	f7ff f8e2 	bl	8002640 <HAL_GetTick>
 800347c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800347e:	4b07      	ldr	r3, [pc, #28]	; (800349c <HAL_RCC_OscConfig+0x2a0>)
 8003480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003482:	f013 0f02 	tst.w	r3, #2
 8003486:	d134      	bne.n	80034f2 <HAL_RCC_OscConfig+0x2f6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003488:	f7ff f8da 	bl	8002640 <HAL_GetTick>
 800348c:	1b80      	subs	r0, r0, r6
 800348e:	f241 3388 	movw	r3, #5000	; 0x1388
 8003492:	4298      	cmp	r0, r3
 8003494:	d9f3      	bls.n	800347e <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 8003496:	2003      	movs	r0, #3
 8003498:	e0c1      	b.n	800361e <HAL_RCC_OscConfig+0x422>
 800349a:	bf00      	nop
 800349c:	40023800 	.word	0x40023800
 80034a0:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034a4:	2b05      	cmp	r3, #5
 80034a6:	d009      	beq.n	80034bc <HAL_RCC_OscConfig+0x2c0>
 80034a8:	4b60      	ldr	r3, [pc, #384]	; (800362c <HAL_RCC_OscConfig+0x430>)
 80034aa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80034ac:	f022 0201 	bic.w	r2, r2, #1
 80034b0:	671a      	str	r2, [r3, #112]	; 0x70
 80034b2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80034b4:	f022 0204 	bic.w	r2, r2, #4
 80034b8:	671a      	str	r2, [r3, #112]	; 0x70
 80034ba:	e7db      	b.n	8003474 <HAL_RCC_OscConfig+0x278>
 80034bc:	4b5b      	ldr	r3, [pc, #364]	; (800362c <HAL_RCC_OscConfig+0x430>)
 80034be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80034c0:	f042 0204 	orr.w	r2, r2, #4
 80034c4:	671a      	str	r2, [r3, #112]	; 0x70
 80034c6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80034c8:	f042 0201 	orr.w	r2, r2, #1
 80034cc:	671a      	str	r2, [r3, #112]	; 0x70
 80034ce:	e7d1      	b.n	8003474 <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d0:	f7ff f8b6 	bl	8002640 <HAL_GetTick>
 80034d4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034d6:	4b55      	ldr	r3, [pc, #340]	; (800362c <HAL_RCC_OscConfig+0x430>)
 80034d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034da:	f013 0f02 	tst.w	r3, #2
 80034de:	d008      	beq.n	80034f2 <HAL_RCC_OscConfig+0x2f6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034e0:	f7ff f8ae 	bl	8002640 <HAL_GetTick>
 80034e4:	1b80      	subs	r0, r0, r6
 80034e6:	f241 3388 	movw	r3, #5000	; 0x1388
 80034ea:	4298      	cmp	r0, r3
 80034ec:	d9f3      	bls.n	80034d6 <HAL_RCC_OscConfig+0x2da>
        {
          return HAL_TIMEOUT;
 80034ee:	2003      	movs	r0, #3
 80034f0:	e095      	b.n	800361e <HAL_RCC_OscConfig+0x422>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034f2:	b9fd      	cbnz	r5, 8003534 <HAL_RCC_OscConfig+0x338>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034f4:	69a3      	ldr	r3, [r4, #24]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	f000 8090 	beq.w	800361c <HAL_RCC_OscConfig+0x420>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034fc:	4a4b      	ldr	r2, [pc, #300]	; (800362c <HAL_RCC_OscConfig+0x430>)
 80034fe:	6892      	ldr	r2, [r2, #8]
 8003500:	f002 020c 	and.w	r2, r2, #12
 8003504:	2a08      	cmp	r2, #8
 8003506:	d058      	beq.n	80035ba <HAL_RCC_OscConfig+0x3be>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003508:	2b02      	cmp	r3, #2
 800350a:	d019      	beq.n	8003540 <HAL_RCC_OscConfig+0x344>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800350c:	4a47      	ldr	r2, [pc, #284]	; (800362c <HAL_RCC_OscConfig+0x430>)
 800350e:	6813      	ldr	r3, [r2, #0]
 8003510:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003516:	f7ff f893 	bl	8002640 <HAL_GetTick>
 800351a:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800351c:	4b43      	ldr	r3, [pc, #268]	; (800362c <HAL_RCC_OscConfig+0x430>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003524:	d047      	beq.n	80035b6 <HAL_RCC_OscConfig+0x3ba>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003526:	f7ff f88b 	bl	8002640 <HAL_GetTick>
 800352a:	1b00      	subs	r0, r0, r4
 800352c:	2802      	cmp	r0, #2
 800352e:	d9f5      	bls.n	800351c <HAL_RCC_OscConfig+0x320>
          {
            return HAL_TIMEOUT;
 8003530:	2003      	movs	r0, #3
 8003532:	e074      	b.n	800361e <HAL_RCC_OscConfig+0x422>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003534:	4a3d      	ldr	r2, [pc, #244]	; (800362c <HAL_RCC_OscConfig+0x430>)
 8003536:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003538:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800353c:	6413      	str	r3, [r2, #64]	; 0x40
 800353e:	e7d9      	b.n	80034f4 <HAL_RCC_OscConfig+0x2f8>
        __HAL_RCC_PLL_DISABLE();
 8003540:	4a3a      	ldr	r2, [pc, #232]	; (800362c <HAL_RCC_OscConfig+0x430>)
 8003542:	6813      	ldr	r3, [r2, #0]
 8003544:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003548:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800354a:	f7ff f879 	bl	8002640 <HAL_GetTick>
 800354e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003550:	4b36      	ldr	r3, [pc, #216]	; (800362c <HAL_RCC_OscConfig+0x430>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003558:	d006      	beq.n	8003568 <HAL_RCC_OscConfig+0x36c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800355a:	f7ff f871 	bl	8002640 <HAL_GetTick>
 800355e:	1b40      	subs	r0, r0, r5
 8003560:	2802      	cmp	r0, #2
 8003562:	d9f5      	bls.n	8003550 <HAL_RCC_OscConfig+0x354>
            return HAL_TIMEOUT;
 8003564:	2003      	movs	r0, #3
 8003566:	e05a      	b.n	800361e <HAL_RCC_OscConfig+0x422>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003568:	69e3      	ldr	r3, [r4, #28]
 800356a:	6a22      	ldr	r2, [r4, #32]
 800356c:	4313      	orrs	r3, r2
 800356e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003570:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003574:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003576:	0852      	lsrs	r2, r2, #1
 8003578:	3a01      	subs	r2, #1
 800357a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800357e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003580:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003584:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003588:	4a28      	ldr	r2, [pc, #160]	; (800362c <HAL_RCC_OscConfig+0x430>)
 800358a:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 800358c:	6813      	ldr	r3, [r2, #0]
 800358e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003592:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003594:	f7ff f854 	bl	8002640 <HAL_GetTick>
 8003598:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800359a:	4b24      	ldr	r3, [pc, #144]	; (800362c <HAL_RCC_OscConfig+0x430>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80035a2:	d106      	bne.n	80035b2 <HAL_RCC_OscConfig+0x3b6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035a4:	f7ff f84c 	bl	8002640 <HAL_GetTick>
 80035a8:	1b00      	subs	r0, r0, r4
 80035aa:	2802      	cmp	r0, #2
 80035ac:	d9f5      	bls.n	800359a <HAL_RCC_OscConfig+0x39e>
            return HAL_TIMEOUT;
 80035ae:	2003      	movs	r0, #3
 80035b0:	e035      	b.n	800361e <HAL_RCC_OscConfig+0x422>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80035b2:	2000      	movs	r0, #0
 80035b4:	e033      	b.n	800361e <HAL_RCC_OscConfig+0x422>
 80035b6:	2000      	movs	r0, #0
 80035b8:	e031      	b.n	800361e <HAL_RCC_OscConfig+0x422>
      pll_config = RCC->PLLCFGR;
 80035ba:	4a1c      	ldr	r2, [pc, #112]	; (800362c <HAL_RCC_OscConfig+0x430>)
 80035bc:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d02f      	beq.n	8003622 <HAL_RCC_OscConfig+0x426>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035c2:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 80035c6:	69e1      	ldr	r1, [r4, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035c8:	428b      	cmp	r3, r1
 80035ca:	d001      	beq.n	80035d0 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 80035cc:	2001      	movs	r0, #1
 80035ce:	e026      	b.n	800361e <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80035d0:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 80035d4:	6a21      	ldr	r1, [r4, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035d6:	428b      	cmp	r3, r1
 80035d8:	d001      	beq.n	80035de <HAL_RCC_OscConfig+0x3e2>
        return HAL_ERROR;
 80035da:	2001      	movs	r0, #1
 80035dc:	e01f      	b.n	800361e <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035de:	6a61      	ldr	r1, [r4, #36]	; 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80035e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80035e4:	4013      	ands	r3, r2
 80035e6:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 80035ea:	d001      	beq.n	80035f0 <HAL_RCC_OscConfig+0x3f4>
        return HAL_ERROR;
 80035ec:	2001      	movs	r0, #1
 80035ee:	e016      	b.n	800361e <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80035f0:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 80035f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80035f6:	085b      	lsrs	r3, r3, #1
 80035f8:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035fa:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 80035fe:	d001      	beq.n	8003604 <HAL_RCC_OscConfig+0x408>
        return HAL_ERROR;
 8003600:	2001      	movs	r0, #1
 8003602:	e00c      	b.n	800361e <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003604:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8003608:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800360a:	ebb2 6f03 	cmp.w	r2, r3, lsl #24
 800360e:	d00a      	beq.n	8003626 <HAL_RCC_OscConfig+0x42a>
        return HAL_ERROR;
 8003610:	2001      	movs	r0, #1
 8003612:	e004      	b.n	800361e <HAL_RCC_OscConfig+0x422>
    return HAL_ERROR;
 8003614:	2001      	movs	r0, #1
}
 8003616:	4770      	bx	lr
        return HAL_ERROR;
 8003618:	2001      	movs	r0, #1
 800361a:	e000      	b.n	800361e <HAL_RCC_OscConfig+0x422>
  return HAL_OK;
 800361c:	2000      	movs	r0, #0
}
 800361e:	b002      	add	sp, #8
 8003620:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8003622:	2001      	movs	r0, #1
 8003624:	e7fb      	b.n	800361e <HAL_RCC_OscConfig+0x422>
  return HAL_OK;
 8003626:	2000      	movs	r0, #0
 8003628:	e7f9      	b.n	800361e <HAL_RCC_OscConfig+0x422>
 800362a:	bf00      	nop
 800362c:	40023800 	.word	0x40023800

08003630 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003630:	4b26      	ldr	r3, [pc, #152]	; (80036cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f003 030c 	and.w	r3, r3, #12
 8003638:	2b04      	cmp	r3, #4
 800363a:	d044      	beq.n	80036c6 <HAL_RCC_GetSysClockFreq+0x96>
 800363c:	2b08      	cmp	r3, #8
 800363e:	d001      	beq.n	8003644 <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003640:	4823      	ldr	r0, [pc, #140]	; (80036d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003642:	4770      	bx	lr
{
 8003644:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003648:	4b20      	ldr	r3, [pc, #128]	; (80036cc <HAL_RCC_GetSysClockFreq+0x9c>)
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003656:	d013      	beq.n	8003680 <HAL_RCC_GetSysClockFreq+0x50>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003658:	4b1c      	ldr	r3, [pc, #112]	; (80036cc <HAL_RCC_GetSysClockFreq+0x9c>)
 800365a:	6859      	ldr	r1, [r3, #4]
 800365c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003660:	2300      	movs	r3, #0
 8003662:	481c      	ldr	r0, [pc, #112]	; (80036d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003664:	fba1 0100 	umull	r0, r1, r1, r0
 8003668:	f7fd f9ec 	bl	8000a44 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800366c:	4b17      	ldr	r3, [pc, #92]	; (80036cc <HAL_RCC_GetSysClockFreq+0x9c>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003674:	3301      	adds	r3, #1
 8003676:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8003678:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800367c:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003680:	4b12      	ldr	r3, [pc, #72]	; (80036cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8003688:	461e      	mov	r6, r3
 800368a:	2700      	movs	r7, #0
 800368c:	015c      	lsls	r4, r3, #5
 800368e:	2500      	movs	r5, #0
 8003690:	1ae4      	subs	r4, r4, r3
 8003692:	eb65 0507 	sbc.w	r5, r5, r7
 8003696:	01a9      	lsls	r1, r5, #6
 8003698:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 800369c:	01a0      	lsls	r0, r4, #6
 800369e:	1b00      	subs	r0, r0, r4
 80036a0:	eb61 0105 	sbc.w	r1, r1, r5
 80036a4:	00cb      	lsls	r3, r1, #3
 80036a6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80036aa:	00c4      	lsls	r4, r0, #3
 80036ac:	19a0      	adds	r0, r4, r6
 80036ae:	eb43 0107 	adc.w	r1, r3, r7
 80036b2:	028b      	lsls	r3, r1, #10
 80036b4:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 80036b8:	0284      	lsls	r4, r0, #10
 80036ba:	4620      	mov	r0, r4
 80036bc:	4619      	mov	r1, r3
 80036be:	2300      	movs	r3, #0
 80036c0:	f7fd f9c0 	bl	8000a44 <__aeabi_uldivmod>
 80036c4:	e7d2      	b.n	800366c <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = HSE_VALUE;
 80036c6:	4803      	ldr	r0, [pc, #12]	; (80036d4 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	40023800 	.word	0x40023800
 80036d0:	00f42400 	.word	0x00f42400
 80036d4:	017d7840 	.word	0x017d7840

080036d8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80036d8:	2800      	cmp	r0, #0
 80036da:	f000 80a3 	beq.w	8003824 <HAL_RCC_ClockConfig+0x14c>
{
 80036de:	b570      	push	{r4, r5, r6, lr}
 80036e0:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036e2:	4b52      	ldr	r3, [pc, #328]	; (800382c <HAL_RCC_ClockConfig+0x154>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	428b      	cmp	r3, r1
 80036ec:	d20c      	bcs.n	8003708 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ee:	4a4f      	ldr	r2, [pc, #316]	; (800382c <HAL_RCC_ClockConfig+0x154>)
 80036f0:	6813      	ldr	r3, [r2, #0]
 80036f2:	f023 030f 	bic.w	r3, r3, #15
 80036f6:	430b      	orrs	r3, r1
 80036f8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036fa:	6813      	ldr	r3, [r2, #0]
 80036fc:	f003 030f 	and.w	r3, r3, #15
 8003700:	428b      	cmp	r3, r1
 8003702:	d001      	beq.n	8003708 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 8003704:	2001      	movs	r0, #1
}
 8003706:	bd70      	pop	{r4, r5, r6, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003708:	6823      	ldr	r3, [r4, #0]
 800370a:	f013 0f02 	tst.w	r3, #2
 800370e:	d017      	beq.n	8003740 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003710:	f013 0f04 	tst.w	r3, #4
 8003714:	d004      	beq.n	8003720 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003716:	4a46      	ldr	r2, [pc, #280]	; (8003830 <HAL_RCC_ClockConfig+0x158>)
 8003718:	6893      	ldr	r3, [r2, #8]
 800371a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800371e:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003720:	6823      	ldr	r3, [r4, #0]
 8003722:	f013 0f08 	tst.w	r3, #8
 8003726:	d004      	beq.n	8003732 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003728:	4a41      	ldr	r2, [pc, #260]	; (8003830 <HAL_RCC_ClockConfig+0x158>)
 800372a:	6893      	ldr	r3, [r2, #8]
 800372c:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003730:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003732:	4a3f      	ldr	r2, [pc, #252]	; (8003830 <HAL_RCC_ClockConfig+0x158>)
 8003734:	6893      	ldr	r3, [r2, #8]
 8003736:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800373a:	68a0      	ldr	r0, [r4, #8]
 800373c:	4303      	orrs	r3, r0
 800373e:	6093      	str	r3, [r2, #8]
 8003740:	460d      	mov	r5, r1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003742:	6823      	ldr	r3, [r4, #0]
 8003744:	f013 0f01 	tst.w	r3, #1
 8003748:	d031      	beq.n	80037ae <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800374a:	6863      	ldr	r3, [r4, #4]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d020      	beq.n	8003792 <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003750:	2b02      	cmp	r3, #2
 8003752:	d025      	beq.n	80037a0 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003754:	4a36      	ldr	r2, [pc, #216]	; (8003830 <HAL_RCC_ClockConfig+0x158>)
 8003756:	6812      	ldr	r2, [r2, #0]
 8003758:	f012 0f02 	tst.w	r2, #2
 800375c:	d064      	beq.n	8003828 <HAL_RCC_ClockConfig+0x150>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800375e:	4934      	ldr	r1, [pc, #208]	; (8003830 <HAL_RCC_ClockConfig+0x158>)
 8003760:	688a      	ldr	r2, [r1, #8]
 8003762:	f022 0203 	bic.w	r2, r2, #3
 8003766:	4313      	orrs	r3, r2
 8003768:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800376a:	f7fe ff69 	bl	8002640 <HAL_GetTick>
 800376e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003770:	4b2f      	ldr	r3, [pc, #188]	; (8003830 <HAL_RCC_ClockConfig+0x158>)
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f003 030c 	and.w	r3, r3, #12
 8003778:	6862      	ldr	r2, [r4, #4]
 800377a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800377e:	d016      	beq.n	80037ae <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003780:	f7fe ff5e 	bl	8002640 <HAL_GetTick>
 8003784:	1b80      	subs	r0, r0, r6
 8003786:	f241 3388 	movw	r3, #5000	; 0x1388
 800378a:	4298      	cmp	r0, r3
 800378c:	d9f0      	bls.n	8003770 <HAL_RCC_ClockConfig+0x98>
        return HAL_TIMEOUT;
 800378e:	2003      	movs	r0, #3
 8003790:	e7b9      	b.n	8003706 <HAL_RCC_ClockConfig+0x2e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003792:	4a27      	ldr	r2, [pc, #156]	; (8003830 <HAL_RCC_ClockConfig+0x158>)
 8003794:	6812      	ldr	r2, [r2, #0]
 8003796:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800379a:	d1e0      	bne.n	800375e <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 800379c:	2001      	movs	r0, #1
 800379e:	e7b2      	b.n	8003706 <HAL_RCC_ClockConfig+0x2e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037a0:	4a23      	ldr	r2, [pc, #140]	; (8003830 <HAL_RCC_ClockConfig+0x158>)
 80037a2:	6812      	ldr	r2, [r2, #0]
 80037a4:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80037a8:	d1d9      	bne.n	800375e <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 80037aa:	2001      	movs	r0, #1
 80037ac:	e7ab      	b.n	8003706 <HAL_RCC_ClockConfig+0x2e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037ae:	4b1f      	ldr	r3, [pc, #124]	; (800382c <HAL_RCC_ClockConfig+0x154>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 030f 	and.w	r3, r3, #15
 80037b6:	42ab      	cmp	r3, r5
 80037b8:	d90c      	bls.n	80037d4 <HAL_RCC_ClockConfig+0xfc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ba:	4a1c      	ldr	r2, [pc, #112]	; (800382c <HAL_RCC_ClockConfig+0x154>)
 80037bc:	6813      	ldr	r3, [r2, #0]
 80037be:	f023 030f 	bic.w	r3, r3, #15
 80037c2:	432b      	orrs	r3, r5
 80037c4:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037c6:	6813      	ldr	r3, [r2, #0]
 80037c8:	f003 030f 	and.w	r3, r3, #15
 80037cc:	42ab      	cmp	r3, r5
 80037ce:	d001      	beq.n	80037d4 <HAL_RCC_ClockConfig+0xfc>
      return HAL_ERROR;
 80037d0:	2001      	movs	r0, #1
 80037d2:	e798      	b.n	8003706 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037d4:	6823      	ldr	r3, [r4, #0]
 80037d6:	f013 0f04 	tst.w	r3, #4
 80037da:	d006      	beq.n	80037ea <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037dc:	4a14      	ldr	r2, [pc, #80]	; (8003830 <HAL_RCC_ClockConfig+0x158>)
 80037de:	6893      	ldr	r3, [r2, #8]
 80037e0:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80037e4:	68e1      	ldr	r1, [r4, #12]
 80037e6:	430b      	orrs	r3, r1
 80037e8:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	f013 0f08 	tst.w	r3, #8
 80037f0:	d007      	beq.n	8003802 <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037f2:	4a0f      	ldr	r2, [pc, #60]	; (8003830 <HAL_RCC_ClockConfig+0x158>)
 80037f4:	6893      	ldr	r3, [r2, #8]
 80037f6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80037fa:	6921      	ldr	r1, [r4, #16]
 80037fc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003800:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003802:	f7ff ff15 	bl	8003630 <HAL_RCC_GetSysClockFreq>
 8003806:	4b0a      	ldr	r3, [pc, #40]	; (8003830 <HAL_RCC_ClockConfig+0x158>)
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800380e:	4a09      	ldr	r2, [pc, #36]	; (8003834 <HAL_RCC_ClockConfig+0x15c>)
 8003810:	5cd3      	ldrb	r3, [r2, r3]
 8003812:	40d8      	lsrs	r0, r3
 8003814:	4b08      	ldr	r3, [pc, #32]	; (8003838 <HAL_RCC_ClockConfig+0x160>)
 8003816:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8003818:	4b08      	ldr	r3, [pc, #32]	; (800383c <HAL_RCC_ClockConfig+0x164>)
 800381a:	6818      	ldr	r0, [r3, #0]
 800381c:	f7fe fe5e 	bl	80024dc <HAL_InitTick>
  return HAL_OK;
 8003820:	2000      	movs	r0, #0
 8003822:	e770      	b.n	8003706 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8003824:	2001      	movs	r0, #1
}
 8003826:	4770      	bx	lr
        return HAL_ERROR;
 8003828:	2001      	movs	r0, #1
 800382a:	e76c      	b.n	8003706 <HAL_RCC_ClockConfig+0x2e>
 800382c:	40023c00 	.word	0x40023c00
 8003830:	40023800 	.word	0x40023800
 8003834:	080048b8 	.word	0x080048b8
 8003838:	20000000 	.word	0x20000000
 800383c:	20000008 	.word	0x20000008

08003840 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8003840:	4b01      	ldr	r3, [pc, #4]	; (8003848 <HAL_RCC_GetHCLKFreq+0x8>)
 8003842:	6818      	ldr	r0, [r3, #0]
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	20000000 	.word	0x20000000

0800384c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800384c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800384e:	f7ff fff7 	bl	8003840 <HAL_RCC_GetHCLKFreq>
 8003852:	4b04      	ldr	r3, [pc, #16]	; (8003864 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800385a:	4a03      	ldr	r2, [pc, #12]	; (8003868 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800385c:	5cd3      	ldrb	r3, [r2, r3]
}
 800385e:	40d8      	lsrs	r0, r3
 8003860:	bd08      	pop	{r3, pc}
 8003862:	bf00      	nop
 8003864:	40023800 	.word	0x40023800
 8003868:	080048c8 	.word	0x080048c8

0800386c <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800386c:	230f      	movs	r3, #15
 800386e:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003870:	4b0b      	ldr	r3, [pc, #44]	; (80038a0 <HAL_RCC_GetClockConfig+0x34>)
 8003872:	689a      	ldr	r2, [r3, #8]
 8003874:	f002 0203 	and.w	r2, r2, #3
 8003878:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8003880:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003882:	689a      	ldr	r2, [r3, #8]
 8003884:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8003888:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	08db      	lsrs	r3, r3, #3
 800388e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8003892:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003894:	4b03      	ldr	r3, [pc, #12]	; (80038a4 <HAL_RCC_GetClockConfig+0x38>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 030f 	and.w	r3, r3, #15
 800389c:	600b      	str	r3, [r1, #0]
}
 800389e:	4770      	bx	lr
 80038a0:	40023800 	.word	0x40023800
 80038a4:	40023c00 	.word	0x40023c00

080038a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038aa:	b083      	sub	sp, #12
 80038ac:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80038ae:	6803      	ldr	r3, [r0, #0]
 80038b0:	f013 0f01 	tst.w	r3, #1
 80038b4:	d00c      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80038b6:	4bb6      	ldr	r3, [pc, #728]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80038b8:	689a      	ldr	r2, [r3, #8]
 80038ba:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80038be:	609a      	str	r2, [r3, #8]
 80038c0:	689a      	ldr	r2, [r3, #8]
 80038c2:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80038c4:	430a      	orrs	r2, r1
 80038c6:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80038c8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80038ca:	b1c3      	cbz	r3, 80038fe <HAL_RCCEx_PeriphCLKConfig+0x56>
  uint32_t plli2sused = 0;
 80038cc:	2600      	movs	r6, #0
 80038ce:	e000      	b.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
 80038d0:	2600      	movs	r6, #0
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80038d2:	6823      	ldr	r3, [r4, #0]
 80038d4:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80038d8:	d015      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038da:	4aad      	ldr	r2, [pc, #692]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80038dc:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80038e0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80038e4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80038e6:	430b      	orrs	r3, r1
 80038e8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80038ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80038ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038f2:	d006      	beq.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 8129 	beq.w	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
  uint32_t pllsaiused = 0;
 80038fa:	2500      	movs	r5, #0
 80038fc:	e004      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x60>
      plli2sused = 1;
 80038fe:	2601      	movs	r6, #1
 8003900:	e7e7      	b.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1;
 8003902:	2601      	movs	r6, #1
 8003904:	e7f6      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  uint32_t pllsaiused = 0;
 8003906:	2500      	movs	r5, #0
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003908:	6823      	ldr	r3, [r4, #0]
 800390a:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800390e:	d00f      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003910:	4a9f      	ldr	r2, [pc, #636]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003912:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003916:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800391a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800391c:	430b      	orrs	r3, r1
 800391e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003922:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003924:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003928:	f000 8112 	beq.w	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800392c:	b903      	cbnz	r3, 8003930 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      pllsaiused = 1;
 800392e:	2501      	movs	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003930:	6823      	ldr	r3, [r4, #0]
 8003932:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003936:	d000      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
      plli2sused = 1;
 8003938:	2601      	movs	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800393a:	f013 0f20 	tst.w	r3, #32
 800393e:	f040 8109 	bne.w	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003942:	6823      	ldr	r3, [r4, #0]
 8003944:	f013 0f10 	tst.w	r3, #16
 8003948:	d00c      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800394a:	4b91      	ldr	r3, [pc, #580]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800394c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003950:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003954:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003958:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800395c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800395e:	430a      	orrs	r2, r1
 8003960:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003964:	6823      	ldr	r3, [r4, #0]
 8003966:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800396a:	d008      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800396c:	4a88      	ldr	r2, [pc, #544]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800396e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003972:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003976:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8003978:	430b      	orrs	r3, r1
 800397a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800397e:	6823      	ldr	r3, [r4, #0]
 8003980:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003984:	d008      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003986:	4a82      	ldr	r2, [pc, #520]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003988:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800398c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003990:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003992:	430b      	orrs	r3, r1
 8003994:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003998:	6823      	ldr	r3, [r4, #0]
 800399a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800399e:	d008      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80039a0:	4a7b      	ldr	r2, [pc, #492]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80039a2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80039a6:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80039aa:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80039ac:	430b      	orrs	r3, r1
 80039ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80039b2:	6823      	ldr	r3, [r4, #0]
 80039b4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80039b8:	d008      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80039ba:	4a75      	ldr	r2, [pc, #468]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80039bc:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80039c0:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80039c4:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80039c6:	430b      	orrs	r3, r1
 80039c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039cc:	6823      	ldr	r3, [r4, #0]
 80039ce:	f013 0f40 	tst.w	r3, #64	; 0x40
 80039d2:	d008      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039d4:	4a6e      	ldr	r2, [pc, #440]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80039d6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80039da:	f023 0303 	bic.w	r3, r3, #3
 80039de:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80039e0:	430b      	orrs	r3, r1
 80039e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039e6:	6823      	ldr	r3, [r4, #0]
 80039e8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80039ec:	d008      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039ee:	4a68      	ldr	r2, [pc, #416]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80039f0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80039f4:	f023 030c 	bic.w	r3, r3, #12
 80039f8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80039fa:	430b      	orrs	r3, r1
 80039fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a00:	6823      	ldr	r3, [r4, #0]
 8003a02:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003a06:	d008      	beq.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x172>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a08:	4a61      	ldr	r2, [pc, #388]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a0a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003a0e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003a12:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8003a14:	430b      	orrs	r3, r1
 8003a16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a1a:	6823      	ldr	r3, [r4, #0]
 8003a1c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003a20:	d008      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a22:	4a5b      	ldr	r2, [pc, #364]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a24:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003a28:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003a2c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003a2e:	430b      	orrs	r3, r1
 8003a30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a34:	6823      	ldr	r3, [r4, #0]
 8003a36:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003a3a:	d008      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a3c:	4a54      	ldr	r2, [pc, #336]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a3e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003a42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a46:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8003a48:	430b      	orrs	r3, r1
 8003a4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003a4e:	6823      	ldr	r3, [r4, #0]
 8003a50:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003a54:	d008      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003a56:	4a4e      	ldr	r2, [pc, #312]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a58:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003a5c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003a60:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003a62:	430b      	orrs	r3, r1
 8003a64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003a68:	6823      	ldr	r3, [r4, #0]
 8003a6a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003a6e:	d008      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003a70:	4a47      	ldr	r2, [pc, #284]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a72:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003a76:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a7a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003a82:	6823      	ldr	r3, [r4, #0]
 8003a84:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8003a88:	d008      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003a8a:	4a41      	ldr	r2, [pc, #260]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a8c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003a90:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003a94:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8003a96:	430b      	orrs	r3, r1
 8003a98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003a9c:	6823      	ldr	r3, [r4, #0]
 8003a9e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003aa2:	d008      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003aa4:	4a3a      	ldr	r2, [pc, #232]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003aa6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003aaa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003aae:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8003ab0:	430b      	orrs	r3, r1
 8003ab2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003ab6:	6823      	ldr	r3, [r4, #0]
 8003ab8:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8003abc:	d00d      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003abe:	4a34      	ldr	r2, [pc, #208]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003ac0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003ac4:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8003ac8:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8003aca:	430b      	orrs	r3, r1
 8003acc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003ad0:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8003ad2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ad6:	f000 80a7 	beq.w	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x380>
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003ada:	6823      	ldr	r3, [r4, #0]
 8003adc:	f013 0f08 	tst.w	r3, #8
 8003ae0:	d000      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    pllsaiused = 1;
 8003ae2:	2501      	movs	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ae4:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003ae8:	d008      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003aea:	4a29      	ldr	r2, [pc, #164]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003aec:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003af0:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8003af4:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8003af6:	430b      	orrs	r3, r1
 8003af8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003afc:	6823      	ldr	r3, [r4, #0]
 8003afe:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8003b02:	d009      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b04:	4a22      	ldr	r2, [pc, #136]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b06:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003b0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b0e:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8003b12:	430b      	orrs	r3, r1
 8003b14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003b18:	b926      	cbnz	r6, 8003b24 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003b1a:	6823      	ldr	r3, [r4, #0]
 8003b1c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003b20:	f000 8102 	beq.w	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x480>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003b24:	4a1a      	ldr	r2, [pc, #104]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b26:	6813      	ldr	r3, [r2, #0]
 8003b28:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003b2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b2e:	f7fe fd87 	bl	8002640 <HAL_GetTick>
 8003b32:	4606      	mov	r6, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b34:	4b16      	ldr	r3, [pc, #88]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003b3c:	d076      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x384>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003b3e:	f7fe fd7f 	bl	8002640 <HAL_GetTick>
 8003b42:	1b80      	subs	r0, r0, r6
 8003b44:	2864      	cmp	r0, #100	; 0x64
 8003b46:	d9f5      	bls.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b48:	2003      	movs	r0, #3
 8003b4a:	e0ef      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x484>
      pllsaiused = 1;
 8003b4c:	2501      	movs	r5, #1
 8003b4e:	e6db      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x60>
      plli2sused = 1;
 8003b50:	2601      	movs	r6, #1
 8003b52:	e6eb      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x84>
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b54:	4b0e      	ldr	r3, [pc, #56]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b58:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003b5c:	641a      	str	r2, [r3, #64]	; 0x40
 8003b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b64:	9301      	str	r3, [sp, #4]
 8003b66:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8003b68:	4a0a      	ldr	r2, [pc, #40]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003b6a:	6813      	ldr	r3, [r2, #0]
 8003b6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b70:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003b72:	f7fe fd65 	bl	8002640 <HAL_GetTick>
 8003b76:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b78:	4b06      	ldr	r3, [pc, #24]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003b80:	d10a      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b82:	f7fe fd5d 	bl	8002640 <HAL_GetTick>
 8003b86:	1bc0      	subs	r0, r0, r7
 8003b88:	2864      	cmp	r0, #100	; 0x64
 8003b8a:	d9f5      	bls.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
        return HAL_TIMEOUT;
 8003b8c:	2003      	movs	r0, #3
 8003b8e:	e0cd      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x484>
 8003b90:	40023800 	.word	0x40023800
 8003b94:	40007000 	.word	0x40007000
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b98:	4baa      	ldr	r3, [pc, #680]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b9c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003ba0:	d015      	beq.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x326>
 8003ba2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003ba4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d010      	beq.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x326>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003bac:	4ba5      	ldr	r3, [pc, #660]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003bae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003bb0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8003bb4:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003bb6:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8003bba:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bbc:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003bbe:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8003bc2:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8003bc4:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc8:	f013 0f01 	tst.w	r3, #1
 8003bcc:	d112      	bne.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x34c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003bd0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8003bd4:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8003bd8:	d01d      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8003bda:	4a9a      	ldr	r2, [pc, #616]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003bdc:	6893      	ldr	r3, [r2, #8]
 8003bde:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003be2:	6093      	str	r3, [r2, #8]
 8003be4:	4997      	ldr	r1, [pc, #604]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003be6:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8003be8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003bea:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	670b      	str	r3, [r1, #112]	; 0x70
 8003bf2:	e6a6      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        tickstart = HAL_GetTick();
 8003bf4:	f7fe fd24 	bl	8002640 <HAL_GetTick>
 8003bf8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bfa:	4b92      	ldr	r3, [pc, #584]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bfe:	f013 0f02 	tst.w	r3, #2
 8003c02:	d1e4      	bne.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x326>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c04:	f7fe fd1c 	bl	8002640 <HAL_GetTick>
 8003c08:	1bc0      	subs	r0, r0, r7
 8003c0a:	f241 3388 	movw	r3, #5000	; 0x1388
 8003c0e:	4298      	cmp	r0, r3
 8003c10:	d9f3      	bls.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x352>
            return HAL_TIMEOUT;
 8003c12:	2003      	movs	r0, #3
 8003c14:	e08a      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x484>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c16:	488b      	ldr	r0, [pc, #556]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003c18:	6882      	ldr	r2, [r0, #8]
 8003c1a:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8003c1e:	498a      	ldr	r1, [pc, #552]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 8003c20:	4019      	ands	r1, r3
 8003c22:	430a      	orrs	r2, r1
 8003c24:	6082      	str	r2, [r0, #8]
 8003c26:	e7dd      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      pllsaiused = 1;
 8003c28:	2501      	movs	r5, #1
 8003c2a:	e756      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x232>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003c2c:	6823      	ldr	r3, [r4, #0]
 8003c2e:	f013 0f01 	tst.w	r3, #1
 8003c32:	d013      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8003c34:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003c36:	b98b      	cbnz	r3, 8003c5c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003c38:	4a82      	ldr	r2, [pc, #520]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003c3a:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003c3e:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003c42:	6860      	ldr	r0, [r4, #4]
 8003c44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c48:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8003c4c:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8003c50:	430b      	orrs	r3, r1
 8003c52:	68a1      	ldr	r1, [r4, #8]
 8003c54:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8003c58:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003c5c:	6823      	ldr	r3, [r4, #0]
 8003c5e:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003c62:	d003      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8003c64:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003c66:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8003c6a:	d006      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 8003c6c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003c70:	d01e      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x408>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003c72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c78:	d11a      	bne.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x408>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003c7a:	4a72      	ldr	r2, [pc, #456]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003c7c:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003c80:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003c84:	6860      	ldr	r0, [r4, #4]
 8003c86:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c8a:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8003c8e:	68e0      	ldr	r0, [r4, #12]
 8003c90:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003c94:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8003c98:	430b      	orrs	r3, r1
 8003c9a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003c9e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003ca2:	f023 031f 	bic.w	r3, r3, #31
 8003ca6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003ca8:	3901      	subs	r1, #1
 8003caa:	430b      	orrs	r3, r1
 8003cac:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003cb0:	6823      	ldr	r3, [r4, #0]
 8003cb2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003cb6:	d011      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003cb8:	4a62      	ldr	r2, [pc, #392]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003cba:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003cbe:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003cc2:	6866      	ldr	r6, [r4, #4]
 8003cc4:	6923      	ldr	r3, [r4, #16]
 8003cc6:	041b      	lsls	r3, r3, #16
 8003cc8:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 8003ccc:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8003cd0:	4303      	orrs	r3, r0
 8003cd2:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8003cd6:	430b      	orrs	r3, r1
 8003cd8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003cdc:	6823      	ldr	r3, [r4, #0]
 8003cde:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003ce2:	d00d      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x458>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003ce4:	6862      	ldr	r2, [r4, #4]
 8003ce6:	6923      	ldr	r3, [r4, #16]
 8003ce8:	041b      	lsls	r3, r3, #16
 8003cea:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003cee:	68e2      	ldr	r2, [r4, #12]
 8003cf0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003cf4:	68a2      	ldr	r2, [r4, #8]
 8003cf6:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8003cfa:	4a52      	ldr	r2, [pc, #328]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003cfc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003d00:	4a50      	ldr	r2, [pc, #320]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003d02:	6813      	ldr	r3, [r2, #0]
 8003d04:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003d08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d0a:	f7fe fc99 	bl	8002640 <HAL_GetTick>
 8003d0e:	4606      	mov	r6, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d10:	4b4c      	ldr	r3, [pc, #304]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003d18:	d106      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003d1a:	f7fe fc91 	bl	8002640 <HAL_GetTick>
 8003d1e:	1b80      	subs	r0, r0, r6
 8003d20:	2864      	cmp	r0, #100	; 0x64
 8003d22:	d9f5      	bls.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x468>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d24:	2003      	movs	r0, #3
 8003d26:	e001      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x484>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003d28:	b915      	cbnz	r5, 8003d30 <HAL_RCCEx_PeriphCLKConfig+0x488>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003d2a:	2000      	movs	r0, #0
}
 8003d2c:	b003      	add	sp, #12
 8003d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 8003d30:	4a44      	ldr	r2, [pc, #272]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003d32:	6813      	ldr	r3, [r2, #0]
 8003d34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d38:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003d3a:	f7fe fc81 	bl	8002640 <HAL_GetTick>
 8003d3e:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003d40:	4b40      	ldr	r3, [pc, #256]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8003d48:	d006      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003d4a:	f7fe fc79 	bl	8002640 <HAL_GetTick>
 8003d4e:	1b40      	subs	r0, r0, r5
 8003d50:	2864      	cmp	r0, #100	; 0x64
 8003d52:	d9f5      	bls.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x498>
        return HAL_TIMEOUT;
 8003d54:	2003      	movs	r0, #3
 8003d56:	e7e9      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x484>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003d58:	6823      	ldr	r3, [r4, #0]
 8003d5a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003d5e:	d001      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003d60:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003d62:	b122      	cbz	r2, 8003d6e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8003d64:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003d68:	d01d      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003d6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d6c:	b9db      	cbnz	r3, 8003da6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003d6e:	4a35      	ldr	r2, [pc, #212]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003d70:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003d74:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003d78:	6960      	ldr	r0, [r4, #20]
 8003d7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d7e:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8003d82:	69a0      	ldr	r0, [r4, #24]
 8003d84:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003d88:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8003d8c:	430b      	orrs	r3, r1
 8003d8e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003d92:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003d96:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8003d9a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003d9c:	3901      	subs	r1, #1
 8003d9e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003da2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003da6:	6823      	ldr	r3, [r4, #0]
 8003da8:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8003dac:	d003      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
 8003dae:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8003db0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003db4:	d031      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x572>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003db6:	6823      	ldr	r3, [r4, #0]
 8003db8:	f013 0f08 	tst.w	r3, #8
 8003dbc:	d019      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x54a>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003dbe:	4a21      	ldr	r2, [pc, #132]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003dc0:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003dc4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003dc8:	6960      	ldr	r0, [r4, #20]
 8003dca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003dce:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8003dd2:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8003dd6:	430b      	orrs	r3, r1
 8003dd8:	69e1      	ldr	r1, [r4, #28]
 8003dda:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8003dde:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003de2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003de6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003dea:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003dec:	430b      	orrs	r3, r1
 8003dee:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8003df2:	4a14      	ldr	r2, [pc, #80]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003df4:	6813      	ldr	r3, [r2, #0]
 8003df6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dfa:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003dfc:	f7fe fc20 	bl	8002640 <HAL_GetTick>
 8003e00:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003e02:	4b10      	ldr	r3, [pc, #64]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8003e0a:	d119      	bne.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x598>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003e0c:	f7fe fc18 	bl	8002640 <HAL_GetTick>
 8003e10:	1b00      	subs	r0, r0, r4
 8003e12:	2864      	cmp	r0, #100	; 0x64
 8003e14:	d9f5      	bls.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x55a>
        return HAL_TIMEOUT;
 8003e16:	2003      	movs	r0, #3
 8003e18:	e788      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x484>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003e1a:	4a0a      	ldr	r2, [pc, #40]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8003e1c:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003e20:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003e24:	6965      	ldr	r5, [r4, #20]
 8003e26:	6a23      	ldr	r3, [r4, #32]
 8003e28:	041b      	lsls	r3, r3, #16
 8003e2a:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8003e2e:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8003e32:	4303      	orrs	r3, r0
 8003e34:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8003e38:	430b      	orrs	r3, r1
 8003e3a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8003e3e:	e7ba      	b.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  return HAL_OK;
 8003e40:	2000      	movs	r0, #0
 8003e42:	e773      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x484>
 8003e44:	40023800 	.word	0x40023800
 8003e48:	0ffffcff 	.word	0x0ffffcff

08003e4c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003e4c:	b538      	push	{r3, r4, r5, lr}
 8003e4e:	4604      	mov	r4, r0
  uint32_t tickstart = 0;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003e50:	6802      	ldr	r2, [r0, #0]
 8003e52:	68d3      	ldr	r3, [r2, #12]
 8003e54:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003e58:	60d3      	str	r3, [r2, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003e5a:	f7fe fbf1 	bl	8002640 <HAL_GetTick>
 8003e5e:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003e60:	6823      	ldr	r3, [r4, #0]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	f013 0f20 	tst.w	r3, #32
 8003e68:	d107      	bne.n	8003e7a <HAL_RTC_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003e6a:	f7fe fbe9 	bl	8002640 <HAL_GetTick>
 8003e6e:	1b40      	subs	r0, r0, r5
 8003e70:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003e74:	d9f4      	bls.n	8003e60 <HAL_RTC_WaitForSynchro+0x14>
    {
      return HAL_TIMEOUT;
 8003e76:	2003      	movs	r0, #3
 8003e78:	e000      	b.n	8003e7c <HAL_RTC_WaitForSynchro+0x30>
    }
  }

  return HAL_OK;
 8003e7a:	2000      	movs	r0, #0
}
 8003e7c:	bd38      	pop	{r3, r4, r5, pc}

08003e7e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003e7e:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003e80:	6803      	ldr	r3, [r0, #0]
 8003e82:	68da      	ldr	r2, [r3, #12]
 8003e84:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003e88:	d001      	beq.n	8003e8e <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8003e8a:	2000      	movs	r0, #0
}
 8003e8c:	bd38      	pop	{r3, r4, r5, pc}
 8003e8e:	4604      	mov	r4, r0
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003e90:	f04f 32ff 	mov.w	r2, #4294967295
 8003e94:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8003e96:	f7fe fbd3 	bl	8002640 <HAL_GetTick>
 8003e9a:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003e9c:	6823      	ldr	r3, [r4, #0]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003ea4:	d107      	bne.n	8003eb6 <RTC_EnterInitMode+0x38>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003ea6:	f7fe fbcb 	bl	8002640 <HAL_GetTick>
 8003eaa:	1b40      	subs	r0, r0, r5
 8003eac:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003eb0:	d9f4      	bls.n	8003e9c <RTC_EnterInitMode+0x1e>
        return HAL_TIMEOUT;
 8003eb2:	2003      	movs	r0, #3
 8003eb4:	e7ea      	b.n	8003e8c <RTC_EnterInitMode+0xe>
  return HAL_OK;
 8003eb6:	2000      	movs	r0, #0
 8003eb8:	e7e8      	b.n	8003e8c <RTC_EnterInitMode+0xe>
	...

08003ebc <HAL_RTC_Init>:
{
 8003ebc:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 8003ebe:	2800      	cmp	r0, #0
 8003ec0:	d05a      	beq.n	8003f78 <HAL_RTC_Init+0xbc>
 8003ec2:	4604      	mov	r4, r0
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8003ec4:	7f43      	ldrb	r3, [r0, #29]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d03e      	beq.n	8003f48 <HAL_RTC_Init+0x8c>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003eca:	2302      	movs	r3, #2
 8003ecc:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ece:	6823      	ldr	r3, [r4, #0]
 8003ed0:	22ca      	movs	r2, #202	; 0xca
 8003ed2:	625a      	str	r2, [r3, #36]	; 0x24
 8003ed4:	6823      	ldr	r3, [r4, #0]
 8003ed6:	2253      	movs	r2, #83	; 0x53
 8003ed8:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003eda:	4620      	mov	r0, r4
 8003edc:	f7ff ffcf 	bl	8003e7e <RTC_EnterInitMode>
 8003ee0:	4605      	mov	r5, r0
 8003ee2:	2800      	cmp	r0, #0
 8003ee4:	d134      	bne.n	8003f50 <HAL_RTC_Init+0x94>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003ee6:	6822      	ldr	r2, [r4, #0]
 8003ee8:	6891      	ldr	r1, [r2, #8]
 8003eea:	4b24      	ldr	r3, [pc, #144]	; (8003f7c <HAL_RTC_Init+0xc0>)
 8003eec:	400b      	ands	r3, r1
 8003eee:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003ef0:	6821      	ldr	r1, [r4, #0]
 8003ef2:	688a      	ldr	r2, [r1, #8]
 8003ef4:	6863      	ldr	r3, [r4, #4]
 8003ef6:	6920      	ldr	r0, [r4, #16]
 8003ef8:	4303      	orrs	r3, r0
 8003efa:	6960      	ldr	r0, [r4, #20]
 8003efc:	4303      	orrs	r3, r0
 8003efe:	4313      	orrs	r3, r2
 8003f00:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003f02:	6823      	ldr	r3, [r4, #0]
 8003f04:	68e2      	ldr	r2, [r4, #12]
 8003f06:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8003f08:	6822      	ldr	r2, [r4, #0]
 8003f0a:	6913      	ldr	r3, [r2, #16]
 8003f0c:	68a1      	ldr	r1, [r4, #8]
 8003f0e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8003f12:	6113      	str	r3, [r2, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003f14:	6822      	ldr	r2, [r4, #0]
 8003f16:	68d3      	ldr	r3, [r2, #12]
 8003f18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f1c:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003f1e:	6823      	ldr	r3, [r4, #0]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f013 0f20 	tst.w	r3, #32
 8003f26:	d01b      	beq.n	8003f60 <HAL_RTC_Init+0xa4>
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8003f28:	6822      	ldr	r2, [r4, #0]
 8003f2a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003f2c:	f023 0308 	bic.w	r3, r3, #8
 8003f30:	64d3      	str	r3, [r2, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8003f32:	6822      	ldr	r2, [r4, #0]
 8003f34:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003f36:	69a1      	ldr	r1, [r4, #24]
 8003f38:	430b      	orrs	r3, r1
 8003f3a:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f3c:	6823      	ldr	r3, [r4, #0]
 8003f3e:	22ff      	movs	r2, #255	; 0xff
 8003f40:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8003f42:	2301      	movs	r3, #1
 8003f44:	7763      	strb	r3, [r4, #29]
    return HAL_OK;
 8003f46:	e009      	b.n	8003f5c <HAL_RTC_Init+0xa0>
    hrtc->Lock = HAL_UNLOCKED;
 8003f48:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8003f4a:	f7fe fab3 	bl	80024b4 <HAL_RTC_MspInit>
 8003f4e:	e7bc      	b.n	8003eca <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f50:	6823      	ldr	r3, [r4, #0]
 8003f52:	22ff      	movs	r2, #255	; 0xff
 8003f54:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003f56:	2304      	movs	r3, #4
 8003f58:	7763      	strb	r3, [r4, #29]
    return HAL_ERROR;
 8003f5a:	2501      	movs	r5, #1
}
 8003f5c:	4628      	mov	r0, r5
 8003f5e:	bd38      	pop	{r3, r4, r5, pc}
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003f60:	4620      	mov	r0, r4
 8003f62:	f7ff ff73 	bl	8003e4c <HAL_RTC_WaitForSynchro>
 8003f66:	2800      	cmp	r0, #0
 8003f68:	d0de      	beq.n	8003f28 <HAL_RTC_Init+0x6c>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f6a:	6823      	ldr	r3, [r4, #0]
 8003f6c:	22ff      	movs	r2, #255	; 0xff
 8003f6e:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003f70:	2304      	movs	r3, #4
 8003f72:	7763      	strb	r3, [r4, #29]
        return HAL_ERROR;
 8003f74:	2501      	movs	r5, #1
 8003f76:	e7f1      	b.n	8003f5c <HAL_RTC_Init+0xa0>
     return HAL_ERROR;
 8003f78:	2501      	movs	r5, #1
 8003f7a:	e7ef      	b.n	8003f5c <HAL_RTC_Init+0xa0>
 8003f7c:	ff8fffbf 	.word	0xff8fffbf

08003f80 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0;
 8003f80:	2300      	movs	r3, #0

  while(Value >= 10)
 8003f82:	e002      	b.n	8003f8a <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8003f84:	3301      	adds	r3, #1
    Value -= 10;
 8003f86:	380a      	subs	r0, #10
 8003f88:	b2c0      	uxtb	r0, r0
  while(Value >= 10)
 8003f8a:	2809      	cmp	r0, #9
 8003f8c:	d8fa      	bhi.n	8003f84 <RTC_ByteToBcd2+0x4>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8003f8e:	011b      	lsls	r3, r3, #4
 8003f90:	b2db      	uxtb	r3, r3
}
 8003f92:	4318      	orrs	r0, r3
 8003f94:	4770      	bx	lr
	...

08003f98 <HAL_RTC_SetTime>:
{
 8003f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8003f9a:	7f03      	ldrb	r3, [r0, #28]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d076      	beq.n	800408e <HAL_RTC_SetTime+0xf6>
 8003fa0:	460d      	mov	r5, r1
 8003fa2:	4604      	mov	r4, r0
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003fa8:	2302      	movs	r3, #2
 8003faa:	7743      	strb	r3, [r0, #29]
  if(Format == RTC_FORMAT_BIN)
 8003fac:	2a00      	cmp	r2, #0
 8003fae:	d144      	bne.n	800403a <HAL_RTC_SetTime+0xa2>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003fb0:	6803      	ldr	r3, [r0, #0]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003fb8:	d101      	bne.n	8003fbe <HAL_RTC_SetTime+0x26>
      sTime->TimeFormat = 0x00;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	730b      	strb	r3, [r1, #12]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8003fbe:	7828      	ldrb	r0, [r5, #0]
 8003fc0:	f7ff ffde 	bl	8003f80 <RTC_ByteToBcd2>
 8003fc4:	0406      	lsls	r6, r0, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8003fc6:	7868      	ldrb	r0, [r5, #1]
 8003fc8:	f7ff ffda 	bl	8003f80 <RTC_ByteToBcd2>
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8003fcc:	ea46 2600 	orr.w	r6, r6, r0, lsl #8
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003fd0:	78a8      	ldrb	r0, [r5, #2]
 8003fd2:	f7ff ffd5 	bl	8003f80 <RTC_ByteToBcd2>
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8003fd6:	4306      	orrs	r6, r0
                        (((uint32_t)sTime->TimeFormat) << 16));
 8003fd8:	7b28      	ldrb	r0, [r5, #12]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8003fda:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003fde:	6823      	ldr	r3, [r4, #0]
 8003fe0:	22ca      	movs	r2, #202	; 0xca
 8003fe2:	625a      	str	r2, [r3, #36]	; 0x24
 8003fe4:	6823      	ldr	r3, [r4, #0]
 8003fe6:	2253      	movs	r2, #83	; 0x53
 8003fe8:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003fea:	4620      	mov	r0, r4
 8003fec:	f7ff ff47 	bl	8003e7e <RTC_EnterInitMode>
 8003ff0:	4607      	mov	r7, r0
 8003ff2:	2800      	cmp	r0, #0
 8003ff4:	d133      	bne.n	800405e <HAL_RTC_SetTime+0xc6>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003ff6:	6822      	ldr	r2, [r4, #0]
 8003ff8:	4b26      	ldr	r3, [pc, #152]	; (8004094 <HAL_RTC_SetTime+0xfc>)
 8003ffa:	4033      	ands	r3, r6
 8003ffc:	6013      	str	r3, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003ffe:	6822      	ldr	r2, [r4, #0]
 8004000:	6893      	ldr	r3, [r2, #8]
 8004002:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004006:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004008:	6821      	ldr	r1, [r4, #0]
 800400a:	688b      	ldr	r3, [r1, #8]
 800400c:	692a      	ldr	r2, [r5, #16]
 800400e:	6968      	ldr	r0, [r5, #20]
 8004010:	4302      	orrs	r2, r0
 8004012:	4313      	orrs	r3, r2
 8004014:	608b      	str	r3, [r1, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004016:	6822      	ldr	r2, [r4, #0]
 8004018:	68d3      	ldr	r3, [r2, #12]
 800401a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800401e:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004020:	6823      	ldr	r3, [r4, #0]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	f013 0f20 	tst.w	r3, #32
 8004028:	d023      	beq.n	8004072 <HAL_RTC_SetTime+0xda>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800402a:	6823      	ldr	r3, [r4, #0]
 800402c:	22ff      	movs	r2, #255	; 0xff
 800402e:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8004030:	2301      	movs	r3, #1
 8004032:	7763      	strb	r3, [r4, #29]
   __HAL_UNLOCK(hrtc);
 8004034:	2300      	movs	r3, #0
 8004036:	7723      	strb	r3, [r4, #28]
   return HAL_OK;
 8004038:	e019      	b.n	800406e <HAL_RTC_SetTime+0xd6>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800403a:	6803      	ldr	r3, [r0, #0]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004042:	d101      	bne.n	8004048 <HAL_RTC_SetTime+0xb0>
      sTime->TimeFormat = 0x00;
 8004044:	2300      	movs	r3, #0
 8004046:	730b      	strb	r3, [r1, #12]
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8004048:	7828      	ldrb	r0, [r5, #0]
              ((uint32_t)(sTime->Minutes) << 8) | \
 800404a:	786e      	ldrb	r6, [r5, #1]
 800404c:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800404e:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
              ((uint32_t)sTime->Seconds) | \
 8004052:	78a8      	ldrb	r0, [r5, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8004054:	4306      	orrs	r6, r0
              ((uint32_t)(sTime->TimeFormat) << 16));
 8004056:	7b28      	ldrb	r0, [r5, #12]
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8004058:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800405c:	e7bf      	b.n	8003fde <HAL_RTC_SetTime+0x46>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800405e:	6823      	ldr	r3, [r4, #0]
 8004060:	22ff      	movs	r2, #255	; 0xff
 8004062:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004064:	2304      	movs	r3, #4
 8004066:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8004068:	2300      	movs	r3, #0
 800406a:	7723      	strb	r3, [r4, #28]
    return HAL_ERROR;
 800406c:	2701      	movs	r7, #1
}
 800406e:	4638      	mov	r0, r7
 8004070:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004072:	4620      	mov	r0, r4
 8004074:	f7ff feea 	bl	8003e4c <HAL_RTC_WaitForSynchro>
 8004078:	2800      	cmp	r0, #0
 800407a:	d0d6      	beq.n	800402a <HAL_RTC_SetTime+0x92>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800407c:	6823      	ldr	r3, [r4, #0]
 800407e:	22ff      	movs	r2, #255	; 0xff
 8004080:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004082:	2304      	movs	r3, #4
 8004084:	7763      	strb	r3, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8004086:	2300      	movs	r3, #0
 8004088:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 800408a:	2701      	movs	r7, #1
 800408c:	e7ef      	b.n	800406e <HAL_RTC_SetTime+0xd6>
  __HAL_LOCK(hrtc);
 800408e:	2702      	movs	r7, #2
 8004090:	e7ed      	b.n	800406e <HAL_RTC_SetTime+0xd6>
 8004092:	bf00      	nop
 8004094:	007f7f7f 	.word	0x007f7f7f

08004098 <HAL_RTC_SetDate>:
{
 8004098:	b570      	push	{r4, r5, r6, lr}
 __HAL_LOCK(hrtc);
 800409a:	7f03      	ldrb	r3, [r0, #28]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d064      	beq.n	800416a <HAL_RTC_SetDate+0xd2>
 80040a0:	2301      	movs	r3, #1
 80040a2:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80040a4:	2302      	movs	r3, #2
 80040a6:	7743      	strb	r3, [r0, #29]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80040a8:	b93a      	cbnz	r2, 80040ba <HAL_RTC_SetDate+0x22>
 80040aa:	784b      	ldrb	r3, [r1, #1]
 80040ac:	f013 0f10 	tst.w	r3, #16
 80040b0:	d003      	beq.n	80040ba <HAL_RTC_SetDate+0x22>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80040b2:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 80040b6:	330a      	adds	r3, #10
 80040b8:	704b      	strb	r3, [r1, #1]
 80040ba:	460e      	mov	r6, r1
 80040bc:	4604      	mov	r4, r0
  if(Format == RTC_FORMAT_BIN)
 80040be:	2a00      	cmp	r2, #0
 80040c0:	d130      	bne.n	8004124 <HAL_RTC_SetDate+0x8c>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 80040c2:	78c8      	ldrb	r0, [r1, #3]
 80040c4:	f7ff ff5c 	bl	8003f80 <RTC_ByteToBcd2>
 80040c8:	0405      	lsls	r5, r0, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 80040ca:	7870      	ldrb	r0, [r6, #1]
 80040cc:	f7ff ff58 	bl	8003f80 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 80040d0:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80040d4:	78b0      	ldrb	r0, [r6, #2]
 80040d6:	f7ff ff53 	bl	8003f80 <RTC_ByteToBcd2>
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 80040da:	4305      	orrs	r5, r0
                 ((uint32_t)sDate->WeekDay << 13));
 80040dc:	7830      	ldrb	r0, [r6, #0]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 80040de:	ea45 3540 	orr.w	r5, r5, r0, lsl #13
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80040e2:	6823      	ldr	r3, [r4, #0]
 80040e4:	22ca      	movs	r2, #202	; 0xca
 80040e6:	625a      	str	r2, [r3, #36]	; 0x24
 80040e8:	6823      	ldr	r3, [r4, #0]
 80040ea:	2253      	movs	r2, #83	; 0x53
 80040ec:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80040ee:	4620      	mov	r0, r4
 80040f0:	f7ff fec5 	bl	8003e7e <RTC_EnterInitMode>
 80040f4:	4606      	mov	r6, r0
 80040f6:	bb00      	cbnz	r0, 800413a <HAL_RTC_SetDate+0xa2>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80040f8:	6822      	ldr	r2, [r4, #0]
 80040fa:	4b1d      	ldr	r3, [pc, #116]	; (8004170 <HAL_RTC_SetDate+0xd8>)
 80040fc:	402b      	ands	r3, r5
 80040fe:	6053      	str	r3, [r2, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004100:	6822      	ldr	r2, [r4, #0]
 8004102:	68d3      	ldr	r3, [r2, #12]
 8004104:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004108:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800410a:	6823      	ldr	r3, [r4, #0]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f013 0f20 	tst.w	r3, #32
 8004112:	d01c      	beq.n	800414e <HAL_RTC_SetDate+0xb6>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004114:	6823      	ldr	r3, [r4, #0]
 8004116:	22ff      	movs	r2, #255	; 0xff
 8004118:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 800411a:	2301      	movs	r3, #1
 800411c:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 800411e:	2300      	movs	r3, #0
 8004120:	7723      	strb	r3, [r4, #28]
    return HAL_OK;
 8004122:	e012      	b.n	800414a <HAL_RTC_SetDate+0xb2>
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8004124:	78c8      	ldrb	r0, [r1, #3]
                  (((uint32_t)sDate->Month) << 8) | \
 8004126:	784d      	ldrb	r5, [r1, #1]
 8004128:	022d      	lsls	r5, r5, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800412a:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
                  ((uint32_t)sDate->Date) | \
 800412e:	7888      	ldrb	r0, [r1, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8004130:	4305      	orrs	r5, r0
                  (((uint32_t)sDate->WeekDay) << 13));
 8004132:	7808      	ldrb	r0, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8004134:	ea45 3540 	orr.w	r5, r5, r0, lsl #13
 8004138:	e7d3      	b.n	80040e2 <HAL_RTC_SetDate+0x4a>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800413a:	6823      	ldr	r3, [r4, #0]
 800413c:	22ff      	movs	r2, #255	; 0xff
 800413e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004140:	2304      	movs	r3, #4
 8004142:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8004144:	2300      	movs	r3, #0
 8004146:	7723      	strb	r3, [r4, #28]
    return HAL_ERROR;
 8004148:	2601      	movs	r6, #1
}
 800414a:	4630      	mov	r0, r6
 800414c:	bd70      	pop	{r4, r5, r6, pc}
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800414e:	4620      	mov	r0, r4
 8004150:	f7ff fe7c 	bl	8003e4c <HAL_RTC_WaitForSynchro>
 8004154:	2800      	cmp	r0, #0
 8004156:	d0dd      	beq.n	8004114 <HAL_RTC_SetDate+0x7c>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004158:	6823      	ldr	r3, [r4, #0]
 800415a:	22ff      	movs	r2, #255	; 0xff
 800415c:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800415e:	2304      	movs	r3, #4
 8004160:	7763      	strb	r3, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8004162:	2300      	movs	r3, #0
 8004164:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8004166:	2601      	movs	r6, #1
 8004168:	e7ef      	b.n	800414a <HAL_RTC_SetDate+0xb2>
 __HAL_LOCK(hrtc);
 800416a:	2602      	movs	r6, #2
 800416c:	e7ed      	b.n	800414a <HAL_RTC_SetDate+0xb2>
 800416e:	bf00      	nop
 8004170:	00ffff3f 	.word	0x00ffff3f

08004174 <HAL_RTC_SetAlarm>:
{
 8004174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8004176:	7f03      	ldrb	r3, [r0, #28]
 8004178:	2b01      	cmp	r3, #1
 800417a:	f000 80a9 	beq.w	80042d0 <HAL_RTC_SetAlarm+0x15c>
 800417e:	460d      	mov	r5, r1
 8004180:	4604      	mov	r4, r0
 8004182:	2301      	movs	r3, #1
 8004184:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004186:	2302      	movs	r3, #2
 8004188:	7743      	strb	r3, [r0, #29]
  if(Format == RTC_FORMAT_BIN)
 800418a:	2a00      	cmp	r2, #0
 800418c:	d14d      	bne.n	800422a <HAL_RTC_SetAlarm+0xb6>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800418e:	6803      	ldr	r3, [r0, #0]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004196:	d101      	bne.n	800419c <HAL_RTC_SetAlarm+0x28>
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8004198:	2300      	movs	r3, #0
 800419a:	730b      	strb	r3, [r1, #12]
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 800419c:	6a2e      	ldr	r6, [r5, #32]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800419e:	7828      	ldrb	r0, [r5, #0]
 80041a0:	f7ff feee 	bl	8003f80 <RTC_ByteToBcd2>
 80041a4:	0407      	lsls	r7, r0, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 80041a6:	7868      	ldrb	r0, [r5, #1]
 80041a8:	f7ff feea 	bl	8003f80 <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 80041ac:	ea47 2700 	orr.w	r7, r7, r0, lsl #8
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80041b0:	78a8      	ldrb	r0, [r5, #2]
 80041b2:	f7ff fee5 	bl	8003f80 <RTC_ByteToBcd2>
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 80041b6:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80041b8:	7b28      	ldrb	r0, [r5, #12]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80041ba:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 80041be:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
 80041c2:	f7ff fedd 	bl	8003f80 <RTC_ByteToBcd2>
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80041c6:	ea47 6000 	orr.w	r0, r7, r0, lsl #24
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 80041ca:	4306      	orrs	r6, r0
              ((uint32_t)sAlarm->AlarmMask));
 80041cc:	69ab      	ldr	r3, [r5, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 80041ce:	431e      	orrs	r6, r3
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80041d0:	686f      	ldr	r7, [r5, #4]
 80041d2:	69eb      	ldr	r3, [r5, #28]
 80041d4:	431f      	orrs	r7, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80041d6:	6823      	ldr	r3, [r4, #0]
 80041d8:	22ca      	movs	r2, #202	; 0xca
 80041da:	625a      	str	r2, [r3, #36]	; 0x24
 80041dc:	6823      	ldr	r3, [r4, #0]
 80041de:	2253      	movs	r2, #83	; 0x53
 80041e0:	625a      	str	r2, [r3, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 80041e2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80041e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041e8:	d039      	beq.n	800425e <HAL_RTC_SetAlarm+0xea>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80041ea:	6822      	ldr	r2, [r4, #0]
 80041ec:	6893      	ldr	r3, [r2, #8]
 80041ee:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041f2:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 80041f4:	6822      	ldr	r2, [r4, #0]
 80041f6:	6893      	ldr	r3, [r2, #8]
 80041f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041fc:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80041fe:	f7fe fa1f 	bl	8002640 <HAL_GetTick>
 8004202:	4605      	mov	r5, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8004204:	6823      	ldr	r3, [r4, #0]
 8004206:	68da      	ldr	r2, [r3, #12]
 8004208:	f012 0f02 	tst.w	r2, #2
 800420c:	d150      	bne.n	80042b0 <HAL_RTC_SetAlarm+0x13c>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800420e:	f7fe fa17 	bl	8002640 <HAL_GetTick>
 8004212:	1b40      	subs	r0, r0, r5
 8004214:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004218:	d9f4      	bls.n	8004204 <HAL_RTC_SetAlarm+0x90>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800421a:	6823      	ldr	r3, [r4, #0]
 800421c:	22ff      	movs	r2, #255	; 0xff
 800421e:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004220:	2003      	movs	r0, #3
 8004222:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8004224:	2300      	movs	r3, #0
 8004226:	7723      	strb	r3, [r4, #28]
        return HAL_TIMEOUT;
 8004228:	e051      	b.n	80042ce <HAL_RTC_SetAlarm+0x15a>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800422a:	6803      	ldr	r3, [r0, #0]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004232:	d101      	bne.n	8004238 <HAL_RTC_SetAlarm+0xc4>
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8004234:	2300      	movs	r3, #0
 8004236:	730b      	strb	r3, [r1, #12]
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8004238:	6a2a      	ldr	r2, [r5, #32]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800423a:	7829      	ldrb	r1, [r5, #0]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 800423c:	786b      	ldrb	r3, [r5, #1]
 800423e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8004240:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8004244:	78a9      	ldrb	r1, [r5, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8004246:	430b      	orrs	r3, r1
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8004248:	7b29      	ldrb	r1, [r5, #12]
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800424a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 800424e:	f895 1024 	ldrb.w	r1, [r5, #36]	; 0x24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8004252:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8004256:	4313      	orrs	r3, r2
              ((uint32_t)sAlarm->AlarmMask));
 8004258:	69ae      	ldr	r6, [r5, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800425a:	431e      	orrs	r6, r3
 800425c:	e7b8      	b.n	80041d0 <HAL_RTC_SetAlarm+0x5c>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800425e:	6822      	ldr	r2, [r4, #0]
 8004260:	6893      	ldr	r3, [r2, #8]
 8004262:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004266:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8004268:	6822      	ldr	r2, [r4, #0]
 800426a:	6893      	ldr	r3, [r2, #8]
 800426c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004270:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8004272:	f7fe f9e5 	bl	8002640 <HAL_GetTick>
 8004276:	4605      	mov	r5, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8004278:	6823      	ldr	r3, [r4, #0]
 800427a:	68da      	ldr	r2, [r3, #12]
 800427c:	f012 0f01 	tst.w	r2, #1
 8004280:	d10d      	bne.n	800429e <HAL_RTC_SetAlarm+0x12a>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004282:	f7fe f9dd 	bl	8002640 <HAL_GetTick>
 8004286:	1b40      	subs	r0, r0, r5
 8004288:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800428c:	d9f4      	bls.n	8004278 <HAL_RTC_SetAlarm+0x104>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800428e:	6823      	ldr	r3, [r4, #0]
 8004290:	22ff      	movs	r2, #255	; 0xff
 8004292:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004294:	2003      	movs	r0, #3
 8004296:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8004298:	2300      	movs	r3, #0
 800429a:	7723      	strb	r3, [r4, #28]
        return HAL_TIMEOUT;
 800429c:	e017      	b.n	80042ce <HAL_RTC_SetAlarm+0x15a>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800429e:	61de      	str	r6, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80042a0:	6823      	ldr	r3, [r4, #0]
 80042a2:	645f      	str	r7, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80042a4:	6822      	ldr	r2, [r4, #0]
 80042a6:	6893      	ldr	r3, [r2, #8]
 80042a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042ac:	6093      	str	r3, [r2, #8]
 80042ae:	e007      	b.n	80042c0 <HAL_RTC_SetAlarm+0x14c>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80042b0:	621e      	str	r6, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80042b2:	6823      	ldr	r3, [r4, #0]
 80042b4:	649f      	str	r7, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80042b6:	6822      	ldr	r2, [r4, #0]
 80042b8:	6893      	ldr	r3, [r2, #8]
 80042ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042be:	6093      	str	r3, [r2, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042c0:	6823      	ldr	r3, [r4, #0]
 80042c2:	22ff      	movs	r2, #255	; 0xff
 80042c4:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 80042c6:	2301      	movs	r3, #1
 80042c8:	7763      	strb	r3, [r4, #29]
  __HAL_UNLOCK(hrtc);
 80042ca:	2000      	movs	r0, #0
 80042cc:	7720      	strb	r0, [r4, #28]
}
 80042ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hrtc);
 80042d0:	2002      	movs	r0, #2
 80042d2:	e7fc      	b.n	80042ce <HAL_RTC_SetAlarm+0x15a>

080042d4 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 80042d4:	b470      	push	{r4, r5, r6}
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80042d6:	7f04      	ldrb	r4, [r0, #28]
 80042d8:	2c01      	cmp	r4, #1
 80042da:	d027      	beq.n	800432c <HAL_RTCEx_SetTimeStamp+0x58>
 80042dc:	2401      	movs	r4, #1
 80042de:	7704      	strb	r4, [r0, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80042e0:	2302      	movs	r3, #2
 80042e2:	7743      	strb	r3, [r0, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 80042e4:	6805      	ldr	r5, [r0, #0]
 80042e6:	68ae      	ldr	r6, [r5, #8]
 80042e8:	f6a3 030b 	subw	r3, r3, #2059	; 0x80b
 80042ec:	4033      	ands	r3, r6

  tmpreg|= TimeStampEdge;
 80042ee:	4319      	orrs	r1, r3

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042f0:	23ca      	movs	r3, #202	; 0xca
 80042f2:	626b      	str	r3, [r5, #36]	; 0x24
 80042f4:	6803      	ldr	r3, [r0, #0]
 80042f6:	2553      	movs	r5, #83	; 0x53
 80042f8:	625d      	str	r5, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 80042fa:	6805      	ldr	r5, [r0, #0]
 80042fc:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80042fe:	f023 0306 	bic.w	r3, r3, #6
 8004302:	64eb      	str	r3, [r5, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8004304:	6805      	ldr	r5, [r0, #0]
 8004306:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8004308:	431a      	orrs	r2, r3
 800430a:	64ea      	str	r2, [r5, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800430c:	6803      	ldr	r3, [r0, #0]
 800430e:	6099      	str	r1, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8004310:	6802      	ldr	r2, [r0, #0]
 8004312:	6893      	ldr	r3, [r2, #8]
 8004314:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004318:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800431a:	6803      	ldr	r3, [r0, #0]
 800431c:	22ff      	movs	r2, #255	; 0xff
 800431e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004320:	7744      	strb	r4, [r0, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004322:	2300      	movs	r3, #0
 8004324:	7703      	strb	r3, [r0, #28]

  return HAL_OK;
 8004326:	4618      	mov	r0, r3
}
 8004328:	bc70      	pop	{r4, r5, r6}
 800432a:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 800432c:	2002      	movs	r0, #2
 800432e:	e7fb      	b.n	8004328 <HAL_RTCEx_SetTimeStamp+0x54>

08004330 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8004330:	b1d8      	cbz	r0, 800436a <HAL_SDRAM_Init+0x3a>
{   
 8004332:	b538      	push	{r3, r4, r5, lr}
 8004334:	4604      	mov	r4, r0
 8004336:	460d      	mov	r5, r1
  {
    return HAL_ERROR;
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8004338:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800433c:	b183      	cbz	r3, 8004360 <HAL_SDRAM_Init+0x30>
    HAL_SDRAM_MspInit(hsdram);
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800433e:	2302      	movs	r3, #2
 8004340:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8004344:	1d21      	adds	r1, r4, #4
 8004346:	6820      	ldr	r0, [r4, #0]
 8004348:	f000 f9e4 	bl	8004714 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800434c:	6862      	ldr	r2, [r4, #4]
 800434e:	4629      	mov	r1, r5
 8004350:	6820      	ldr	r0, [r4, #0]
 8004352:	f000 fa19 	bl	8004788 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8004356:	2301      	movs	r3, #1
 8004358:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 800435c:	2000      	movs	r0, #0
}
 800435e:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8004360:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8004364:	f7fe f8b6 	bl	80024d4 <HAL_SDRAM_MspInit>
 8004368:	e7e9      	b.n	800433e <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 800436a:	2001      	movs	r0, #1
}
 800436c:	4770      	bx	lr

0800436e <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800436e:	4770      	bx	lr

08004370 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004370:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b01      	cmp	r3, #1
 8004378:	d001      	beq.n	800437e <HAL_TIM_Base_Start_IT+0xe>
  {
    return HAL_ERROR;
 800437a:	2001      	movs	r0, #1
 800437c:	4770      	bx	lr
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800437e:	2302      	movs	r3, #2
 8004380:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004384:	6802      	ldr	r2, [r0, #0]
 8004386:	68d3      	ldr	r3, [r2, #12]
 8004388:	f043 0301 	orr.w	r3, r3, #1
 800438c:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800438e:	6803      	ldr	r3, [r0, #0]
 8004390:	4a19      	ldr	r2, [pc, #100]	; (80043f8 <HAL_TIM_Base_Start_IT+0x88>)
 8004392:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004396:	bf18      	it	ne
 8004398:	4293      	cmpne	r3, r2
 800439a:	d01d      	beq.n	80043d8 <HAL_TIM_Base_Start_IT+0x68>
 800439c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d019      	beq.n	80043d8 <HAL_TIM_Base_Start_IT+0x68>
 80043a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d015      	beq.n	80043d8 <HAL_TIM_Base_Start_IT+0x68>
 80043ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d011      	beq.n	80043d8 <HAL_TIM_Base_Start_IT+0x68>
 80043b4:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d00d      	beq.n	80043d8 <HAL_TIM_Base_Start_IT+0x68>
 80043bc:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d009      	beq.n	80043d8 <HAL_TIM_Base_Start_IT+0x68>
 80043c4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d005      	beq.n	80043d8 <HAL_TIM_Base_Start_IT+0x68>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	f042 0201 	orr.w	r2, r2, #1
 80043d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043d4:	2000      	movs	r0, #0
 80043d6:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043d8:	6899      	ldr	r1, [r3, #8]
 80043da:	4a08      	ldr	r2, [pc, #32]	; (80043fc <HAL_TIM_Base_Start_IT+0x8c>)
 80043dc:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043de:	2a06      	cmp	r2, #6
 80043e0:	bf18      	it	ne
 80043e2:	f5b2 3f80 	cmpne.w	r2, #65536	; 0x10000
 80043e6:	d005      	beq.n	80043f4 <HAL_TIM_Base_Start_IT+0x84>
      __HAL_TIM_ENABLE(htim);
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	f042 0201 	orr.w	r2, r2, #1
 80043ee:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80043f0:	2000      	movs	r0, #0
 80043f2:	4770      	bx	lr
 80043f4:	2000      	movs	r0, #0
}
 80043f6:	4770      	bx	lr
 80043f8:	40010000 	.word	0x40010000
 80043fc:	00010007 	.word	0x00010007

08004400 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004400:	4770      	bx	lr

08004402 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004402:	4770      	bx	lr

08004404 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004404:	4770      	bx	lr

08004406 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004406:	4770      	bx	lr

08004408 <HAL_TIM_IRQHandler>:
{
 8004408:	b510      	push	{r4, lr}
 800440a:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800440c:	6803      	ldr	r3, [r0, #0]
 800440e:	691a      	ldr	r2, [r3, #16]
 8004410:	f012 0f02 	tst.w	r2, #2
 8004414:	d011      	beq.n	800443a <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004416:	68da      	ldr	r2, [r3, #12]
 8004418:	f012 0f02 	tst.w	r2, #2
 800441c:	d00d      	beq.n	800443a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800441e:	f06f 0202 	mvn.w	r2, #2
 8004422:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004424:	2301      	movs	r3, #1
 8004426:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004428:	6803      	ldr	r3, [r0, #0]
 800442a:	699b      	ldr	r3, [r3, #24]
 800442c:	f013 0f03 	tst.w	r3, #3
 8004430:	d079      	beq.n	8004526 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8004432:	f7ff ffe6 	bl	8004402 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004436:	2300      	movs	r3, #0
 8004438:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800443a:	6823      	ldr	r3, [r4, #0]
 800443c:	691a      	ldr	r2, [r3, #16]
 800443e:	f012 0f04 	tst.w	r2, #4
 8004442:	d012      	beq.n	800446a <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004444:	68da      	ldr	r2, [r3, #12]
 8004446:	f012 0f04 	tst.w	r2, #4
 800444a:	d00e      	beq.n	800446a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800444c:	f06f 0204 	mvn.w	r2, #4
 8004450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004452:	2302      	movs	r3, #2
 8004454:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004456:	6823      	ldr	r3, [r4, #0]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800445e:	d068      	beq.n	8004532 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8004460:	4620      	mov	r0, r4
 8004462:	f7ff ffce 	bl	8004402 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004466:	2300      	movs	r3, #0
 8004468:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800446a:	6823      	ldr	r3, [r4, #0]
 800446c:	691a      	ldr	r2, [r3, #16]
 800446e:	f012 0f08 	tst.w	r2, #8
 8004472:	d012      	beq.n	800449a <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004474:	68da      	ldr	r2, [r3, #12]
 8004476:	f012 0f08 	tst.w	r2, #8
 800447a:	d00e      	beq.n	800449a <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800447c:	f06f 0208 	mvn.w	r2, #8
 8004480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004482:	2304      	movs	r3, #4
 8004484:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004486:	6823      	ldr	r3, [r4, #0]
 8004488:	69db      	ldr	r3, [r3, #28]
 800448a:	f013 0f03 	tst.w	r3, #3
 800448e:	d057      	beq.n	8004540 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8004490:	4620      	mov	r0, r4
 8004492:	f7ff ffb6 	bl	8004402 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004496:	2300      	movs	r3, #0
 8004498:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800449a:	6823      	ldr	r3, [r4, #0]
 800449c:	691a      	ldr	r2, [r3, #16]
 800449e:	f012 0f10 	tst.w	r2, #16
 80044a2:	d012      	beq.n	80044ca <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80044a4:	68da      	ldr	r2, [r3, #12]
 80044a6:	f012 0f10 	tst.w	r2, #16
 80044aa:	d00e      	beq.n	80044ca <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80044ac:	f06f 0210 	mvn.w	r2, #16
 80044b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044b2:	2308      	movs	r3, #8
 80044b4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044b6:	6823      	ldr	r3, [r4, #0]
 80044b8:	69db      	ldr	r3, [r3, #28]
 80044ba:	f413 7f40 	tst.w	r3, #768	; 0x300
 80044be:	d046      	beq.n	800454e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80044c0:	4620      	mov	r0, r4
 80044c2:	f7ff ff9e 	bl	8004402 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044c6:	2300      	movs	r3, #0
 80044c8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044ca:	6823      	ldr	r3, [r4, #0]
 80044cc:	691a      	ldr	r2, [r3, #16]
 80044ce:	f012 0f01 	tst.w	r2, #1
 80044d2:	d003      	beq.n	80044dc <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044d4:	68da      	ldr	r2, [r3, #12]
 80044d6:	f012 0f01 	tst.w	r2, #1
 80044da:	d13f      	bne.n	800455c <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	691a      	ldr	r2, [r3, #16]
 80044e0:	f012 0f80 	tst.w	r2, #128	; 0x80
 80044e4:	d003      	beq.n	80044ee <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044e6:	68da      	ldr	r2, [r3, #12]
 80044e8:	f012 0f80 	tst.w	r2, #128	; 0x80
 80044ec:	d13d      	bne.n	800456a <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80044ee:	6823      	ldr	r3, [r4, #0]
 80044f0:	691a      	ldr	r2, [r3, #16]
 80044f2:	f412 7f80 	tst.w	r2, #256	; 0x100
 80044f6:	d003      	beq.n	8004500 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044f8:	68da      	ldr	r2, [r3, #12]
 80044fa:	f012 0f80 	tst.w	r2, #128	; 0x80
 80044fe:	d13b      	bne.n	8004578 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004500:	6823      	ldr	r3, [r4, #0]
 8004502:	691a      	ldr	r2, [r3, #16]
 8004504:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004508:	d003      	beq.n	8004512 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800450a:	68da      	ldr	r2, [r3, #12]
 800450c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004510:	d139      	bne.n	8004586 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004512:	6823      	ldr	r3, [r4, #0]
 8004514:	691a      	ldr	r2, [r3, #16]
 8004516:	f012 0f20 	tst.w	r2, #32
 800451a:	d003      	beq.n	8004524 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	f012 0f20 	tst.w	r2, #32
 8004522:	d137      	bne.n	8004594 <HAL_TIM_IRQHandler+0x18c>
}
 8004524:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004526:	f7ff ff6b 	bl	8004400 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800452a:	4620      	mov	r0, r4
 800452c:	f7ff ff6a 	bl	8004404 <HAL_TIM_PWM_PulseFinishedCallback>
 8004530:	e781      	b.n	8004436 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004532:	4620      	mov	r0, r4
 8004534:	f7ff ff64 	bl	8004400 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004538:	4620      	mov	r0, r4
 800453a:	f7ff ff63 	bl	8004404 <HAL_TIM_PWM_PulseFinishedCallback>
 800453e:	e792      	b.n	8004466 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004540:	4620      	mov	r0, r4
 8004542:	f7ff ff5d 	bl	8004400 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004546:	4620      	mov	r0, r4
 8004548:	f7ff ff5c 	bl	8004404 <HAL_TIM_PWM_PulseFinishedCallback>
 800454c:	e7a3      	b.n	8004496 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800454e:	4620      	mov	r0, r4
 8004550:	f7ff ff56 	bl	8004400 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004554:	4620      	mov	r0, r4
 8004556:	f7ff ff55 	bl	8004404 <HAL_TIM_PWM_PulseFinishedCallback>
 800455a:	e7b4      	b.n	80044c6 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800455c:	f06f 0201 	mvn.w	r2, #1
 8004560:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004562:	4620      	mov	r0, r4
 8004564:	f7fd fc48 	bl	8001df8 <HAL_TIM_PeriodElapsedCallback>
 8004568:	e7b8      	b.n	80044dc <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800456a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800456e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004570:	4620      	mov	r0, r4
 8004572:	f000 f8cd 	bl	8004710 <HAL_TIMEx_BreakCallback>
 8004576:	e7ba      	b.n	80044ee <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004578:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800457c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800457e:	4620      	mov	r0, r4
 8004580:	f000 f8c7 	bl	8004712 <HAL_TIMEx_Break2Callback>
 8004584:	e7bc      	b.n	8004500 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004586:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800458a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800458c:	4620      	mov	r0, r4
 800458e:	f7ff ff3a 	bl	8004406 <HAL_TIM_TriggerCallback>
 8004592:	e7be      	b.n	8004512 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004594:	f06f 0220 	mvn.w	r2, #32
 8004598:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800459a:	4620      	mov	r0, r4
 800459c:	f000 f8b7 	bl	800470e <HAL_TIMEx_CommutCallback>
}
 80045a0:	e7c0      	b.n	8004524 <HAL_TIM_IRQHandler+0x11c>
	...

080045a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045a4:	b470      	push	{r4, r5, r6}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045a6:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045a8:	4c3a      	ldr	r4, [pc, #232]	; (8004694 <TIM_Base_SetConfig+0xf0>)
 80045aa:	42a0      	cmp	r0, r4
 80045ac:	bf14      	ite	ne
 80045ae:	2400      	movne	r4, #0
 80045b0:	2401      	moveq	r4, #1
 80045b2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80045b6:	bf14      	ite	ne
 80045b8:	4622      	movne	r2, r4
 80045ba:	f044 0201 	orreq.w	r2, r4, #1
 80045be:	b9aa      	cbnz	r2, 80045ec <TIM_Base_SetConfig+0x48>
 80045c0:	4d35      	ldr	r5, [pc, #212]	; (8004698 <TIM_Base_SetConfig+0xf4>)
 80045c2:	42a8      	cmp	r0, r5
 80045c4:	bf14      	ite	ne
 80045c6:	2500      	movne	r5, #0
 80045c8:	2501      	moveq	r5, #1
 80045ca:	4e34      	ldr	r6, [pc, #208]	; (800469c <TIM_Base_SetConfig+0xf8>)
 80045cc:	42b0      	cmp	r0, r6
 80045ce:	d00d      	beq.n	80045ec <TIM_Base_SetConfig+0x48>
 80045d0:	b965      	cbnz	r5, 80045ec <TIM_Base_SetConfig+0x48>
 80045d2:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 80045d6:	f505 3582 	add.w	r5, r5, #66560	; 0x10400
 80045da:	42a8      	cmp	r0, r5
 80045dc:	bf14      	ite	ne
 80045de:	2500      	movne	r5, #0
 80045e0:	2501      	moveq	r5, #1
 80045e2:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80045e6:	42b0      	cmp	r0, r6
 80045e8:	d000      	beq.n	80045ec <TIM_Base_SetConfig+0x48>
 80045ea:	b11d      	cbz	r5, 80045f4 <TIM_Base_SetConfig+0x50>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80045f0:	684d      	ldr	r5, [r1, #4]
 80045f2:	432b      	orrs	r3, r5
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045f4:	2a00      	cmp	r2, #0
 80045f6:	d133      	bne.n	8004660 <TIM_Base_SetConfig+0xbc>
 80045f8:	4a27      	ldr	r2, [pc, #156]	; (8004698 <TIM_Base_SetConfig+0xf4>)
 80045fa:	4290      	cmp	r0, r2
 80045fc:	bf14      	ite	ne
 80045fe:	2200      	movne	r2, #0
 8004600:	2201      	moveq	r2, #1
 8004602:	4d26      	ldr	r5, [pc, #152]	; (800469c <TIM_Base_SetConfig+0xf8>)
 8004604:	42a8      	cmp	r0, r5
 8004606:	d02b      	beq.n	8004660 <TIM_Base_SetConfig+0xbc>
 8004608:	bb52      	cbnz	r2, 8004660 <TIM_Base_SetConfig+0xbc>
 800460a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800460e:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 8004612:	4290      	cmp	r0, r2
 8004614:	bf14      	ite	ne
 8004616:	2200      	movne	r2, #0
 8004618:	2201      	moveq	r2, #1
 800461a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800461e:	42a8      	cmp	r0, r5
 8004620:	d01e      	beq.n	8004660 <TIM_Base_SetConfig+0xbc>
 8004622:	b9ea      	cbnz	r2, 8004660 <TIM_Base_SetConfig+0xbc>
 8004624:	4a1e      	ldr	r2, [pc, #120]	; (80046a0 <TIM_Base_SetConfig+0xfc>)
 8004626:	4290      	cmp	r0, r2
 8004628:	bf14      	ite	ne
 800462a:	2200      	movne	r2, #0
 800462c:	2201      	moveq	r2, #1
 800462e:	f505 359a 	add.w	r5, r5, #78848	; 0x13400
 8004632:	42a8      	cmp	r0, r5
 8004634:	d014      	beq.n	8004660 <TIM_Base_SetConfig+0xbc>
 8004636:	b99a      	cbnz	r2, 8004660 <TIM_Base_SetConfig+0xbc>
 8004638:	4a1a      	ldr	r2, [pc, #104]	; (80046a4 <TIM_Base_SetConfig+0x100>)
 800463a:	4290      	cmp	r0, r2
 800463c:	bf14      	ite	ne
 800463e:	2200      	movne	r2, #0
 8004640:	2201      	moveq	r2, #1
 8004642:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004646:	42a8      	cmp	r0, r5
 8004648:	d00a      	beq.n	8004660 <TIM_Base_SetConfig+0xbc>
 800464a:	b94a      	cbnz	r2, 8004660 <TIM_Base_SetConfig+0xbc>
 800464c:	4a16      	ldr	r2, [pc, #88]	; (80046a8 <TIM_Base_SetConfig+0x104>)
 800464e:	4290      	cmp	r0, r2
 8004650:	bf14      	ite	ne
 8004652:	2200      	movne	r2, #0
 8004654:	2201      	moveq	r2, #1
 8004656:	f5a5 3596 	sub.w	r5, r5, #76800	; 0x12c00
 800465a:	42a8      	cmp	r0, r5
 800465c:	d000      	beq.n	8004660 <TIM_Base_SetConfig+0xbc>
 800465e:	b11a      	cbz	r2, 8004668 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004660:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004664:	68ca      	ldr	r2, [r1, #12]
 8004666:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004668:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800466c:	694a      	ldr	r2, [r1, #20]
 800466e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8004670:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004672:	688a      	ldr	r2, [r1, #8]
 8004674:	62c2      	str	r2, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004676:	680a      	ldr	r2, [r1, #0]
 8004678:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800467a:	4b0c      	ldr	r3, [pc, #48]	; (80046ac <TIM_Base_SetConfig+0x108>)
 800467c:	4298      	cmp	r0, r3
 800467e:	bf14      	ite	ne
 8004680:	4623      	movne	r3, r4
 8004682:	f044 0301 	orreq.w	r3, r4, #1
 8004686:	b10b      	cbz	r3, 800468c <TIM_Base_SetConfig+0xe8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004688:	690b      	ldr	r3, [r1, #16]
 800468a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800468c:	2301      	movs	r3, #1
 800468e:	6143      	str	r3, [r0, #20]
}
 8004690:	bc70      	pop	{r4, r5, r6}
 8004692:	4770      	bx	lr
 8004694:	40010000 	.word	0x40010000
 8004698:	40000800 	.word	0x40000800
 800469c:	40000400 	.word	0x40000400
 80046a0:	40014400 	.word	0x40014400
 80046a4:	40001800 	.word	0x40001800
 80046a8:	40002000 	.word	0x40002000
 80046ac:	40010400 	.word	0x40010400

080046b0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80046b0:	b358      	cbz	r0, 800470a <HAL_TIM_Base_Init+0x5a>
{
 80046b2:	b510      	push	{r4, lr}
 80046b4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80046b6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80046ba:	b30b      	cbz	r3, 8004700 <HAL_TIM_Base_Init+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 80046bc:	2302      	movs	r3, #2
 80046be:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046c2:	1d21      	adds	r1, r4, #4
 80046c4:	6820      	ldr	r0, [r4, #0]
 80046c6:	f7ff ff6d 	bl	80045a4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046ca:	2301      	movs	r3, #1
 80046cc:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046d0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80046d4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80046d8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80046dc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80046e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80046e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80046ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80046f0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80046f4:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80046f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80046fc:	2000      	movs	r0, #0
}
 80046fe:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004700:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004704:	f7ff fe33 	bl	800436e <HAL_TIM_Base_MspInit>
 8004708:	e7d8      	b.n	80046bc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800470a:	2001      	movs	r0, #1
}
 800470c:	4770      	bx	lr

0800470e <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800470e:	4770      	bx	lr

08004710 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004710:	4770      	bx	lr

08004712 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004712:	4770      	bx	lr

08004714 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8004714:	b430      	push	{r4, r5}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8004716:	680b      	ldr	r3, [r1, #0]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d018      	beq.n	800474e <FMC_SDRAM_Init+0x3a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800471c:	6803      	ldr	r3, [r0, #0]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800471e:	4a19      	ldr	r2, [pc, #100]	; (8004784 <FMC_SDRAM_Init+0x70>)
 8004720:	401a      	ands	r2, r3
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004722:	684b      	ldr	r3, [r1, #4]
                        Init->RowBitsNumber      |\
 8004724:	688c      	ldr	r4, [r1, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004726:	4323      	orrs	r3, r4
                        Init->MemoryDataWidth    |\
 8004728:	68cc      	ldr	r4, [r1, #12]
                        Init->RowBitsNumber      |\
 800472a:	4323      	orrs	r3, r4
                        Init->InternalBankNumber |\
 800472c:	690c      	ldr	r4, [r1, #16]
                        Init->MemoryDataWidth    |\
 800472e:	4323      	orrs	r3, r4
                        Init->CASLatency         |\
 8004730:	694c      	ldr	r4, [r1, #20]
                        Init->InternalBankNumber |\
 8004732:	4323      	orrs	r3, r4
                        Init->WriteProtection    |\
 8004734:	698c      	ldr	r4, [r1, #24]
                        Init->CASLatency         |\
 8004736:	4323      	orrs	r3, r4
                        Init->SDClockPeriod      |\
 8004738:	69cc      	ldr	r4, [r1, #28]
                        Init->WriteProtection    |\
 800473a:	4323      	orrs	r3, r4
                        Init->ReadBurst          |\
 800473c:	6a0c      	ldr	r4, [r1, #32]
                        Init->SDClockPeriod      |\
 800473e:	4323      	orrs	r3, r4
                        Init->ReadPipeDelay
 8004740:	6a49      	ldr	r1, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 8004742:	430b      	orrs	r3, r1
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004744:	4313      	orrs	r3, r2
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8004746:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 8004748:	2000      	movs	r0, #0
 800474a:	bc30      	pop	{r4, r5}
 800474c:	4770      	bx	lr
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800474e:	6804      	ldr	r4, [r0, #0]
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8004750:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8004754:	69cb      	ldr	r3, [r1, #28]
                        Init->ReadBurst          |\
 8004756:	6a0a      	ldr	r2, [r1, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8004758:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 800475a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 800475c:	431a      	orrs	r2, r3
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800475e:	4322      	orrs	r2, r4
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8004760:	6843      	ldr	r3, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8004762:	4c08      	ldr	r4, [pc, #32]	; (8004784 <FMC_SDRAM_Init+0x70>)
 8004764:	401c      	ands	r4, r3
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004766:	684b      	ldr	r3, [r1, #4]
                       Init->RowBitsNumber       |\
 8004768:	688d      	ldr	r5, [r1, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800476a:	432b      	orrs	r3, r5
                       Init->MemoryDataWidth     |\
 800476c:	68cd      	ldr	r5, [r1, #12]
                       Init->RowBitsNumber       |\
 800476e:	432b      	orrs	r3, r5
                       Init->InternalBankNumber  |\
 8004770:	690d      	ldr	r5, [r1, #16]
                       Init->MemoryDataWidth     |\
 8004772:	432b      	orrs	r3, r5
                       Init->CASLatency          |\
 8004774:	694d      	ldr	r5, [r1, #20]
                       Init->InternalBankNumber  |\
 8004776:	432b      	orrs	r3, r5
                       Init->WriteProtection);
 8004778:	6989      	ldr	r1, [r1, #24]
                       Init->CASLatency          |\
 800477a:	430b      	orrs	r3, r1
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800477c:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800477e:	6002      	str	r2, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8004780:	6043      	str	r3, [r0, #4]
 8004782:	e7e1      	b.n	8004748 <FMC_SDRAM_Init+0x34>
 8004784:	ffff8000 	.word	0xffff8000

08004788 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004788:	b430      	push	{r4, r5}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800478a:	2a01      	cmp	r2, #1
 800478c:	d021      	beq.n	80047d2 <FMC_SDRAM_Timing_Init+0x4a>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800478e:	6882      	ldr	r2, [r0, #8]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8004790:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004794:	680b      	ldr	r3, [r1, #0]
 8004796:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8004798:	684c      	ldr	r4, [r1, #4]
 800479a:	3c01      	subs	r4, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800479c:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 80047a0:	688c      	ldr	r4, [r1, #8]
 80047a2:	3c01      	subs	r4, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 80047a4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 80047a8:	68cc      	ldr	r4, [r1, #12]
 80047aa:	3c01      	subs	r4, #1
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 80047ac:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 80047b0:	690c      	ldr	r4, [r1, #16]
 80047b2:	3c01      	subs	r4, #1
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 80047b4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
                       (((Timing->RPDelay)-1) << 20)             |\
 80047b8:	694c      	ldr	r4, [r1, #20]
 80047ba:	3c01      	subs	r4, #1
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 80047bc:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
                       (((Timing->RCDDelay)-1) << 24));
 80047c0:	6989      	ldr	r1, [r1, #24]
 80047c2:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80047c4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80047c8:	4313      	orrs	r3, r2
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80047ca:	6083      	str	r3, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 80047cc:	2000      	movs	r0, #0
 80047ce:	bc30      	pop	{r4, r5}
 80047d0:	4770      	bx	lr
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80047d2:	6883      	ldr	r3, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80047d4:	4c11      	ldr	r4, [pc, #68]	; (800481c <FMC_SDRAM_Timing_Init+0x94>)
 80047d6:	401c      	ands	r4, r3
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 80047d8:	68ca      	ldr	r2, [r1, #12]
 80047da:	1e55      	subs	r5, r2, #1
                        (((Timing->RPDelay)-1) << 20)); 
 80047dc:	694b      	ldr	r3, [r1, #20]
 80047de:	1e5a      	subs	r2, r3, #1
 80047e0:	0512      	lsls	r2, r2, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 80047e2:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
 80047e6:	4322      	orrs	r2, r4
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80047e8:	68c4      	ldr	r4, [r0, #12]
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80047ea:	f004 4470 	and.w	r4, r4, #4026531840	; 0xf0000000
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80047ee:	680b      	ldr	r3, [r1, #0]
 80047f0:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 80047f2:	684d      	ldr	r5, [r1, #4]
 80047f4:	3d01      	subs	r5, #1
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80047f6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 80047fa:	688d      	ldr	r5, [r1, #8]
 80047fc:	3d01      	subs	r5, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 80047fe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8004802:	690d      	ldr	r5, [r1, #16]
 8004804:	3d01      	subs	r5, #1
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8004806:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
                       (((Timing->RCDDelay)-1) << 24));   
 800480a:	6989      	ldr	r1, [r1, #24]
 800480c:	3901      	subs	r1, #1
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800480e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004812:	4323      	orrs	r3, r4
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8004814:	6082      	str	r2, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8004816:	60c3      	str	r3, [r0, #12]
 8004818:	e7d8      	b.n	80047cc <FMC_SDRAM_Timing_Init+0x44>
 800481a:	bf00      	nop
 800481c:	ff0f0fff 	.word	0xff0f0fff

08004820 <__libc_init_array>:
 8004820:	b570      	push	{r4, r5, r6, lr}
 8004822:	4e0d      	ldr	r6, [pc, #52]	; (8004858 <__libc_init_array+0x38>)
 8004824:	4c0d      	ldr	r4, [pc, #52]	; (800485c <__libc_init_array+0x3c>)
 8004826:	1ba4      	subs	r4, r4, r6
 8004828:	10a4      	asrs	r4, r4, #2
 800482a:	2500      	movs	r5, #0
 800482c:	42a5      	cmp	r5, r4
 800482e:	d109      	bne.n	8004844 <__libc_init_array+0x24>
 8004830:	4e0b      	ldr	r6, [pc, #44]	; (8004860 <__libc_init_array+0x40>)
 8004832:	4c0c      	ldr	r4, [pc, #48]	; (8004864 <__libc_init_array+0x44>)
 8004834:	f000 f820 	bl	8004878 <_init>
 8004838:	1ba4      	subs	r4, r4, r6
 800483a:	10a4      	asrs	r4, r4, #2
 800483c:	2500      	movs	r5, #0
 800483e:	42a5      	cmp	r5, r4
 8004840:	d105      	bne.n	800484e <__libc_init_array+0x2e>
 8004842:	bd70      	pop	{r4, r5, r6, pc}
 8004844:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004848:	4798      	blx	r3
 800484a:	3501      	adds	r5, #1
 800484c:	e7ee      	b.n	800482c <__libc_init_array+0xc>
 800484e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004852:	4798      	blx	r3
 8004854:	3501      	adds	r5, #1
 8004856:	e7f2      	b.n	800483e <__libc_init_array+0x1e>
 8004858:	080048d8 	.word	0x080048d8
 800485c:	080048d8 	.word	0x080048d8
 8004860:	080048d8 	.word	0x080048d8
 8004864:	080048dc 	.word	0x080048dc

08004868 <memset>:
 8004868:	4402      	add	r2, r0
 800486a:	4603      	mov	r3, r0
 800486c:	4293      	cmp	r3, r2
 800486e:	d100      	bne.n	8004872 <memset+0xa>
 8004870:	4770      	bx	lr
 8004872:	f803 1b01 	strb.w	r1, [r3], #1
 8004876:	e7f9      	b.n	800486c <memset+0x4>

08004878 <_init>:
 8004878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800487a:	bf00      	nop
 800487c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800487e:	bc08      	pop	{r3}
 8004880:	469e      	mov	lr, r3
 8004882:	4770      	bx	lr

08004884 <_fini>:
 8004884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004886:	bf00      	nop
 8004888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800488a:	bc08      	pop	{r3}
 800488c:	469e      	mov	lr, r3
 800488e:	4770      	bx	lr
